Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Oct  4 16:20:10 2018
| Host         : W0D063C98C19AD6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Danni_timing_summary_routed.rpt -pb Danni_timing_summary_routed.pb -rpx Danni_timing_summary_routed.rpx -warn_on_violation
| Design       : Danni
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 31 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.791        0.000                      0                   35        0.190        0.000                      0                   35        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
C100Mhz_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
i_C100Mhz               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C100Mhz_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.792        0.000                      0                   35        0.264        0.000                      0                   35        4.500        0.000                       0                    33  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
i_C100Mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.791        0.000                      0                   35        0.264        0.000                      0                   35        4.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.791        0.000                      0                   35        0.190        0.000                      0                   35  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.791        0.000                      0                   35        0.190        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  C100Mhz_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C100Mhz_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_C100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 r_Counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CE2Hz_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.828ns (26.364%)  route 2.313ns (73.636%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.639    -0.873    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 r  r_Counter_reg[10]/Q
                         net (fo=2, routed)           0.856     0.440    r_Counter_reg[10]
    SLICE_X0Y2           LUT5 (Prop_lut5_I0_O)        0.124     0.564 r  r_CE2Hz_i_7/O
                         net (fo=1, routed)           0.649     1.213    r_CE2Hz_i_7_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     1.337 r  r_CE2Hz_i_5/O
                         net (fo=29, routed)          0.807     2.144    r_CE2Hz_i_5_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.268 r  r_CE2Hz_i_1/O
                         net (fo=1, routed)           0.000     2.268    load
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     3.524    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.101    
                         clock uncertainty           -0.074     4.028    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.032     4.060    r_CE2Hz_reg
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.268    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.431ns  (logic 0.459ns (32.086%)  route 0.972ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.972     5.557    r_CE2Hz
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y12          FDCE (Setup_fdce_C_CE)      -0.205     8.803    r_DisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.425ns  (logic 0.459ns (32.213%)  route 0.966ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.966     5.551    r_CE2Hz
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y11          FDCE (Setup_fdce_C_CE)      -0.205     8.804    r_DisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.425ns  (logic 0.459ns (32.213%)  route 0.966ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.966     5.551    r_CE2Hz
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[2]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y11          FDCE (Setup_fdce_C_CE)      -0.205     8.804    r_DisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.144ns  (logic 0.459ns (40.124%)  route 0.685ns (59.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.685     5.270    r_CE2Hz
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.516     8.521    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.025    
    SLICE_X2Y11          FDCE (Setup_fdce_C_CE)      -0.169     8.856    r_DisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.258ns (42.663%)  route 3.035ns (57.337%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.085    r_Counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.419 r  r_Counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.419    r_Counter_reg[24]_i_1_n_6
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[25]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.062     9.090    r_Counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  4.671    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.147ns (41.435%)  route 3.035ns (58.565%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.085    r_Counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.308 r  r_Counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.308    r_Counter_reg[24]_i_1_n_7
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[24]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.062     9.090    r_Counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 2.144ns (41.401%)  route 3.035ns (58.599%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.305 r  r_Counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.305    r_Counter_reg[20]_i_1_n_6
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[21]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.062     9.115    r_Counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.123ns (41.163%)  route 3.035ns (58.837%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.284 r  r_Counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.284    r_Counter_reg[20]_i_1_n_4
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.062     9.115    r_Counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.030ns (40.082%)  route 3.035ns (59.918%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.191 r  r_Counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.191    r_Counter_reg[16]_i_1_n_6
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[17]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.028    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.062     9.090    r_Counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.588    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 f  r_DisplayCount_reg[3]/Q
                         net (fo=18, routed)          0.175    -0.249    r_DisplayCount_reg__0[3]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.204 r  o_LEDs_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.000    -0.204    o_LEDs_OBUF[0]
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.826    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.120    -0.468    r_DisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.192%)  route 0.220ns (53.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  r_DisplayCount_reg[0]/Q
                         net (fo=17, routed)          0.220    -0.230    r_DisplayCount_reg__0[0]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.048    -0.182 r  r_DisplayCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    p_0_in[1]
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.828    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.105    -0.469    r_DisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.275%)  route 0.221ns (54.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  r_DisplayCount_reg[0]/Q
                         net (fo=17, routed)          0.221    -0.229    r_DisplayCount_reg__0[0]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.042    -0.187 r  r_DisplayCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    p_0_in[0]
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.105    -0.486    r_DisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 r_Counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.276    r_Counter_reg[15]
    SLICE_X1Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.231 r  r_Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    r_Counter[12]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.168 r  r_Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    r_Counter_reg[12]_i_1_n_4
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.105    -0.481    r_Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 r_Counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[23]/Q
                         net (fo=2, routed)           0.169    -0.276    r_Counter_reg[23]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.231 r  r_Counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    r_Counter[20]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.168 r  r_Counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    r_Counter_reg[20]_i_1_n_4
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.105    -0.481    r_Counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 r_Counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.275    r_Counter_reg[11]
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  r_Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[8]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[8]_i_1_n_4
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.105    -0.480    r_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 r_Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.275    r_Counter_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.045    -0.230 r  r_Counter[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[0]_i_4_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[0]_i_1_n_4
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.105    -0.480    r_Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 r_Counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[19]/Q
                         net (fo=2, routed)           0.170    -0.275    r_Counter_reg[19]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  r_Counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[16]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[16]_i_1_n_4
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.105    -0.481    r_Counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 r_Counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.274    r_Counter_reg[7]
    SLICE_X1Y1           LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  r_Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.229    r_Counter[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.166 r  r_Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    r_Counter_reg[4]_i_1_n_4
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.105    -0.480    r_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 r_Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[12]/Q
                         net (fo=2, routed)           0.167    -0.278    r_Counter_reg[12]
    SLICE_X1Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  r_Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.233    r_Counter[12]_i_5_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.163 r  r_Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.163    r_Counter_reg[12]_i_1_n_7
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.105    -0.481    r_Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Demo_DCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       r_CE2Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y0       r_Counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y2       r_Counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y2       r_Counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3       r_Counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3       r_Counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3       r_Counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3       r_Counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y0       r_Counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y0       r_Counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3       r_Counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3       r_Counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3       r_Counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3       r_Counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       r_CE2Hz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y12      r_DisplayCount_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y11      r_DisplayCount_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y0       r_Counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y0       r_Counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3       r_Counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Demo_DCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_C100Mhz
  To Clock:  i_C100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_C100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_C100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 r_Counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CE2Hz_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.828ns (26.364%)  route 2.313ns (73.636%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.639    -0.873    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 r  r_Counter_reg[10]/Q
                         net (fo=2, routed)           0.856     0.440    r_Counter_reg[10]
    SLICE_X0Y2           LUT5 (Prop_lut5_I0_O)        0.124     0.564 r  r_CE2Hz_i_7/O
                         net (fo=1, routed)           0.649     1.213    r_CE2Hz_i_7_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     1.337 r  r_CE2Hz_i_5/O
                         net (fo=29, routed)          0.807     2.144    r_CE2Hz_i_5_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.268 r  r_CE2Hz_i_1/O
                         net (fo=1, routed)           0.000     2.268    load
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     3.524    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.101    
                         clock uncertainty           -0.074     4.027    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.032     4.059    r_CE2Hz_reg
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -2.268    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.431ns  (logic 0.459ns (32.086%)  route 0.972ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.972     5.557    r_CE2Hz
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y12          FDCE (Setup_fdce_C_CE)      -0.205     8.802    r_DisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.425ns  (logic 0.459ns (32.213%)  route 0.966ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.966     5.551    r_CE2Hz
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y11          FDCE (Setup_fdce_C_CE)      -0.205     8.803    r_DisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.425ns  (logic 0.459ns (32.213%)  route 0.966ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.966     5.551    r_CE2Hz
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[2]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y11          FDCE (Setup_fdce_C_CE)      -0.205     8.803    r_DisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.144ns  (logic 0.459ns (40.124%)  route 0.685ns (59.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.685     5.270    r_CE2Hz
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.516     8.521    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X2Y11          FDCE (Setup_fdce_C_CE)      -0.169     8.855    r_DisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.855    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.258ns (42.663%)  route 3.035ns (57.337%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.085    r_Counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.419 r  r_Counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.419    r_Counter_reg[24]_i_1_n_6
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[25]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.062     9.089    r_Counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.147ns (41.435%)  route 3.035ns (58.565%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.085    r_Counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.308 r  r_Counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.308    r_Counter_reg[24]_i_1_n_7
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[24]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.062     9.089    r_Counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 2.144ns (41.401%)  route 3.035ns (58.599%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.305 r  r_Counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.305    r_Counter_reg[20]_i_1_n_6
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[21]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.062     9.114    r_Counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.123ns (41.163%)  route 3.035ns (58.837%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.284 r  r_Counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.284    r_Counter_reg[20]_i_1_n_4
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.062     9.114    r_Counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.030ns (40.082%)  route 3.035ns (59.918%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.191 r  r_Counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.191    r_Counter_reg[16]_i_1_n_6
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[17]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.062     9.089    r_Counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.588    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 f  r_DisplayCount_reg[3]/Q
                         net (fo=18, routed)          0.175    -0.249    r_DisplayCount_reg__0[3]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.204 r  o_LEDs_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.000    -0.204    o_LEDs_OBUF[0]
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.826    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.120    -0.468    r_DisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.192%)  route 0.220ns (53.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  r_DisplayCount_reg[0]/Q
                         net (fo=17, routed)          0.220    -0.230    r_DisplayCount_reg__0[0]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.048    -0.182 r  r_DisplayCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    p_0_in[1]
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.828    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.105    -0.469    r_DisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.275%)  route 0.221ns (54.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  r_DisplayCount_reg[0]/Q
                         net (fo=17, routed)          0.221    -0.229    r_DisplayCount_reg__0[0]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.042    -0.187 r  r_DisplayCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    p_0_in[0]
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.105    -0.486    r_DisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 r_Counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.276    r_Counter_reg[15]
    SLICE_X1Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.231 r  r_Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    r_Counter[12]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.168 r  r_Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    r_Counter_reg[12]_i_1_n_4
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.105    -0.481    r_Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 r_Counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[23]/Q
                         net (fo=2, routed)           0.169    -0.276    r_Counter_reg[23]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.231 r  r_Counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    r_Counter[20]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.168 r  r_Counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    r_Counter_reg[20]_i_1_n_4
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.105    -0.481    r_Counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 r_Counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.275    r_Counter_reg[11]
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  r_Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[8]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[8]_i_1_n_4
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.105    -0.480    r_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 r_Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.275    r_Counter_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.045    -0.230 r  r_Counter[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[0]_i_4_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[0]_i_1_n_4
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.105    -0.480    r_Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 r_Counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[19]/Q
                         net (fo=2, routed)           0.170    -0.275    r_Counter_reg[19]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  r_Counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[16]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[16]_i_1_n_4
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.105    -0.481    r_Counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 r_Counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.274    r_Counter_reg[7]
    SLICE_X1Y1           LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  r_Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.229    r_Counter[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.166 r  r_Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    r_Counter_reg[4]_i_1_n_4
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.105    -0.480    r_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 r_Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[12]/Q
                         net (fo=2, routed)           0.167    -0.278    r_Counter_reg[12]
    SLICE_X1Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  r_Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.233    r_Counter[12]_i_5_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.163 r  r_Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.163    r_Counter_reg[12]_i_1_n_7
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.105    -0.481    r_Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Demo_DCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       r_CE2Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y0       r_Counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y2       r_Counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y2       r_Counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3       r_Counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3       r_Counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3       r_Counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3       r_Counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y0       r_Counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y0       r_Counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3       r_Counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3       r_Counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3       r_Counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3       r_Counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       r_CE2Hz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y12      r_DisplayCount_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y11      r_DisplayCount_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y0       r_Counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y0       r_Counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2       r_Counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3       r_Counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Demo_DCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 r_Counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CE2Hz_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.828ns (26.364%)  route 2.313ns (73.636%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.639    -0.873    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 r  r_Counter_reg[10]/Q
                         net (fo=2, routed)           0.856     0.440    r_Counter_reg[10]
    SLICE_X0Y2           LUT5 (Prop_lut5_I0_O)        0.124     0.564 r  r_CE2Hz_i_7/O
                         net (fo=1, routed)           0.649     1.213    r_CE2Hz_i_7_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     1.337 r  r_CE2Hz_i_5/O
                         net (fo=29, routed)          0.807     2.144    r_CE2Hz_i_5_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.268 r  r_CE2Hz_i_1/O
                         net (fo=1, routed)           0.000     2.268    load
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     3.524    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.101    
                         clock uncertainty           -0.074     4.027    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.032     4.059    r_CE2Hz_reg
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -2.268    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.431ns  (logic 0.459ns (32.086%)  route 0.972ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.972     5.557    r_CE2Hz
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y12          FDCE (Setup_fdce_C_CE)      -0.205     8.802    r_DisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.425ns  (logic 0.459ns (32.213%)  route 0.966ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.966     5.551    r_CE2Hz
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y11          FDCE (Setup_fdce_C_CE)      -0.205     8.803    r_DisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.425ns  (logic 0.459ns (32.213%)  route 0.966ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.966     5.551    r_CE2Hz
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[2]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y11          FDCE (Setup_fdce_C_CE)      -0.205     8.803    r_DisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.144ns  (logic 0.459ns (40.124%)  route 0.685ns (59.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.685     5.270    r_CE2Hz
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.516     8.521    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X2Y11          FDCE (Setup_fdce_C_CE)      -0.169     8.855    r_DisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.855    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.258ns (42.663%)  route 3.035ns (57.337%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.085    r_Counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.419 r  r_Counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.419    r_Counter_reg[24]_i_1_n_6
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[25]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.062     9.089    r_Counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.147ns (41.435%)  route 3.035ns (58.565%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.085    r_Counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.308 r  r_Counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.308    r_Counter_reg[24]_i_1_n_7
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[24]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.062     9.089    r_Counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 2.144ns (41.401%)  route 3.035ns (58.599%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.305 r  r_Counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.305    r_Counter_reg[20]_i_1_n_6
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[21]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.062     9.114    r_Counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.123ns (41.163%)  route 3.035ns (58.837%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.284 r  r_Counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.284    r_Counter_reg[20]_i_1_n_4
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.062     9.114    r_Counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.030ns (40.082%)  route 3.035ns (59.918%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.191 r  r_Counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.191    r_Counter_reg[16]_i_1_n_6
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[17]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.062     9.089    r_Counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.588    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 f  r_DisplayCount_reg[3]/Q
                         net (fo=18, routed)          0.175    -0.249    r_DisplayCount_reg__0[3]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.204 r  o_LEDs_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.000    -0.204    o_LEDs_OBUF[0]
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.826    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.120    -0.394    r_DisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.192%)  route 0.220ns (53.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  r_DisplayCount_reg[0]/Q
                         net (fo=17, routed)          0.220    -0.230    r_DisplayCount_reg__0[0]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.048    -0.182 r  r_DisplayCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    p_0_in[1]
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.828    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.105    -0.395    r_DisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.275%)  route 0.221ns (54.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  r_DisplayCount_reg[0]/Q
                         net (fo=17, routed)          0.221    -0.229    r_DisplayCount_reg__0[0]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.042    -0.187 r  r_DisplayCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    p_0_in[0]
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.105    -0.412    r_DisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 r_Counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.276    r_Counter_reg[15]
    SLICE_X1Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.231 r  r_Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    r_Counter[12]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.168 r  r_Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    r_Counter_reg[12]_i_1_n_4
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.105    -0.407    r_Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 r_Counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[23]/Q
                         net (fo=2, routed)           0.169    -0.276    r_Counter_reg[23]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.231 r  r_Counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    r_Counter[20]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.168 r  r_Counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    r_Counter_reg[20]_i_1_n_4
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.105    -0.407    r_Counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 r_Counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.275    r_Counter_reg[11]
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  r_Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[8]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[8]_i_1_n_4
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.105    -0.406    r_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 r_Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.275    r_Counter_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.045    -0.230 r  r_Counter[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[0]_i_4_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[0]_i_1_n_4
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.105    -0.406    r_Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 r_Counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[19]/Q
                         net (fo=2, routed)           0.170    -0.275    r_Counter_reg[19]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  r_Counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[16]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[16]_i_1_n_4
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.105    -0.407    r_Counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 r_Counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.274    r_Counter_reg[7]
    SLICE_X1Y1           LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  r_Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.229    r_Counter[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.166 r  r_Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    r_Counter_reg[4]_i_1_n_4
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.105    -0.406    r_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 r_Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[12]/Q
                         net (fo=2, routed)           0.167    -0.278    r_Counter_reg[12]
    SLICE_X1Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  r_Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.233    r_Counter[12]_i_5_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.163 r  r_Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.163    r_Counter_reg[12]_i_1_n_7
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.105    -0.407    r_Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 r_Counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_CE2Hz_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.828ns (26.364%)  route 2.313ns (73.636%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 3.524 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.639    -0.873    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.417 r  r_Counter_reg[10]/Q
                         net (fo=2, routed)           0.856     0.440    r_Counter_reg[10]
    SLICE_X0Y2           LUT5 (Prop_lut5_I0_O)        0.124     0.564 r  r_CE2Hz_i_7/O
                         net (fo=1, routed)           0.649     1.213    r_CE2Hz_i_7_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     1.337 r  r_CE2Hz_i_5/O
                         net (fo=29, routed)          0.807     2.144    r_CE2Hz_i_5_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124     2.268 r  r_CE2Hz_i_1/O
                         net (fo=1, routed)           0.000     2.268    load
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     3.524    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.101    
                         clock uncertainty           -0.074     4.027    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.032     4.059    r_CE2Hz_reg
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -2.268    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.431ns  (logic 0.459ns (32.086%)  route 0.972ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.972     5.557    r_CE2Hz
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y12          FDCE (Setup_fdce_C_CE)      -0.205     8.802    r_DisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.425ns  (logic 0.459ns (32.213%)  route 0.966ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.966     5.551    r_CE2Hz
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y11          FDCE (Setup_fdce_C_CE)      -0.205     8.803    r_DisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.425ns  (logic 0.459ns (32.213%)  route 0.966ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.966     5.551    r_CE2Hz
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[2]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y11          FDCE (Setup_fdce_C_CE)      -0.205     8.803    r_DisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 r_CE2Hz_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.144ns  (logic 0.459ns (40.124%)  route 0.685ns (59.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_C100Mhz (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638     4.126    r_SystemClock
    SLICE_X0Y6           FDCE                                         r  r_CE2Hz_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.459     4.585 r  r_CE2Hz_reg/Q
                         net (fo=4, routed)           0.685     5.270    r_CE2Hz
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.516     8.521    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
                         clock pessimism              0.578     9.098    
                         clock uncertainty           -0.074     9.024    
    SLICE_X2Y11          FDCE (Setup_fdce_C_CE)      -0.169     8.855    r_DisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.855    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.258ns (42.663%)  route 3.035ns (57.337%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.085    r_Counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.419 r  r_Counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.419    r_Counter_reg[24]_i_1_n_6
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[25]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.062     9.089    r_Counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.147ns (41.435%)  route 3.035ns (58.565%))
  Logic Levels:           10  (CARRY4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  r_Counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.085    r_Counter_reg[20]_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.308 r  r_Counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.308    r_Counter_reg[24]_i_1_n_7
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y6           FDCE                                         r  r_Counter_reg[24]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.062     9.089    r_Counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 2.144ns (41.401%)  route 3.035ns (58.599%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.305 r  r_Counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.305    r_Counter_reg[20]_i_1_n_6
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[21]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.062     9.114    r_Counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.123ns (41.163%)  route 3.035ns (58.837%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  r_Counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.971    r_Counter_reg[16]_i_1_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.284 r  r_Counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.284    r_Counter_reg[20]_i_1_n_4
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
                         clock pessimism              0.603     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.062     9.114    r_Counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 r_Counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.030ns (40.082%)  route 3.035ns (59.918%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.638    -0.874    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  r_Counter_reg[22]/Q
                         net (fo=2, routed)           0.856     0.439    r_Counter_reg[22]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     0.563 r  r_CE2Hz_i_3/O
                         net (fo=30, routed)          0.468     1.031    r_CE2Hz_i_3_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.155 f  r_Counter[0]_i_8/O
                         net (fo=26, routed)          1.190     2.345    r_Counter[0]_i_8_n_0
    SLICE_X0Y0           LUT5 (Prop_lut5_I4_O)        0.124     2.469 r  r_Counter[0]_i_3/O
                         net (fo=1, routed)           0.520     2.989    r_Counter[0]_i_3_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.515 r  r_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    r_Counter_reg[0]_i_1_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  r_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.629    r_Counter_reg[4]_i_1_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  r_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.743    r_Counter_reg[8]_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.857 r  r_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.857    r_Counter_reg[12]_i_1_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.191 r  r_Counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.191    r_Counter_reg[16]_i_1_n_6
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.519     8.524    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[17]/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.062     9.089    r_Counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.588    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.424 f  r_DisplayCount_reg[3]/Q
                         net (fo=18, routed)          0.175    -0.249    r_DisplayCount_reg__0[3]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.204 r  o_LEDs_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.000    -0.204    o_LEDs_OBUF[0]
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.826    r_SystemClock
    SLICE_X2Y11          FDCE                                         r  r_DisplayCount_reg[3]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.120    -0.394    r_DisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.192%)  route 0.220ns (53.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  r_DisplayCount_reg[0]/Q
                         net (fo=17, routed)          0.220    -0.230    r_DisplayCount_reg__0[0]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.048    -0.182 r  r_DisplayCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    p_0_in[1]
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.828    r_SystemClock
    SLICE_X4Y11          FDCE                                         r  r_DisplayCount_reg[1]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.105    -0.395    r_DisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 r_DisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_DisplayCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.275%)  route 0.221ns (54.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.591    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  r_DisplayCount_reg[0]/Q
                         net (fo=17, routed)          0.221    -0.229    r_DisplayCount_reg__0[0]
    SLICE_X4Y12          LUT2 (Prop_lut2_I0_O)        0.042    -0.187 r  r_DisplayCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    p_0_in[0]
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    r_SystemClock
    SLICE_X4Y12          FDCE                                         r  r_DisplayCount_reg[0]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.105    -0.412    r_DisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 r_Counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.276    r_Counter_reg[15]
    SLICE_X1Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.231 r  r_Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    r_Counter[12]_i_2_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.168 r  r_Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    r_Counter_reg[12]_i_1_n_4
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[15]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.105    -0.407    r_Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 r_Counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[23]/Q
                         net (fo=2, routed)           0.169    -0.276    r_Counter_reg[23]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.231 r  r_Counter[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    r_Counter[20]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.168 r  r_Counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    r_Counter_reg[20]_i_1_n_4
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y5           FDCE                                         r  r_Counter_reg[23]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.105    -0.407    r_Counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 r_Counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.275    r_Counter_reg[11]
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  r_Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[8]_i_2_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[8]_i_1_n_4
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y2           FDCE                                         r  r_Counter_reg[11]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.105    -0.406    r_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 r_Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.275    r_Counter_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.045    -0.230 r  r_Counter[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[0]_i_4_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[0]_i_1_n_4
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y0           FDCE                                         r  r_Counter_reg[3]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.105    -0.406    r_Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 r_Counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[19]/Q
                         net (fo=2, routed)           0.170    -0.275    r_Counter_reg[19]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  r_Counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    r_Counter[16]_i_2_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  r_Counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    r_Counter_reg[16]_i_1_n_4
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y4           FDCE                                         r  r_Counter_reg[19]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.105    -0.407    r_Counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 r_Counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.596    -0.585    r_SystemClock
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  r_Counter_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.274    r_Counter_reg[7]
    SLICE_X1Y1           LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  r_Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.229    r_Counter[4]_i_2_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.166 r  r_Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    r_Counter_reg[4]_i_1_n_4
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.867    -0.823    r_SystemClock
    SLICE_X1Y1           FDCE                                         r  r_Counter_reg[7]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.105    -0.406    r_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 r_Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.595    -0.586    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  r_Counter_reg[12]/Q
                         net (fo=2, routed)           0.167    -0.278    r_Counter_reg[12]
    SLICE_X1Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.233 r  r_Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.233    r_Counter[12]_i_5_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.163 r  r_Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.163    r_Counter_reg[12]_i_1_n_7
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_C100Mhz (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.824    r_SystemClock
    SLICE_X1Y3           FDCE                                         r  r_Counter_reg[12]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.105    -0.407    r_Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.244    





