// Includes
#include "motor.h"
#include "stm32f0xx_hal.h"

/* -------------------------------------------------------------------------------------------------------------
 *  Global Variable and Type Declarations
 * --------------------------------------------------------------------------------------------------------------
 */

// Stored duty cycles (for smooth transitioning between speeds)
// Initially 50% -- neutral pulse (stopped)
static uint8_t left_m_duty = 50;
static uint8_t right_m_duty = 50;

/*
 * PINS IN USE FOR MOTOR CONTROL:
 * 
 * PB8  -  OUTPUT -  Left Motor PWM
 *
 * PB9  -  OUTPUT -  Right Motor PWM
 *
 */
 

// Sets up the PWM hardware/signals for each motor
void PWM_Init(void)
{
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
	
	// Left Motor Init
	{
		// Set up a pin for PWM output (TIMER 16 CH1) - use PB8 -> AF2
		GPIOB->MODER |= 0x20000; GPIOB->MODER &= ~0x10000;
		GPIOB->AFR[1] |= 0x2; GPIOB->AFR[1] &= ~0xD;

		// Set up PWM timer
		RCC->APB2ENR |= RCC_APB2ENR_TIM16EN;
		TIM16->CR1 = 0;                                 // Clear control register

		// Set output-compare CH1 to PWM1 mode and enable CCR1 preload buffer
		TIM16->CCMR1 = (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1PE);
		TIM16->CCER = TIM_CCER_CC1E;                    // Enable capture-compare channel 1
		TIM16->PSC = SystemCoreClock/1000000 - 1;       // Run timer on 1Mhz
		TIM16->ARR = 3000;                              // PWM at 333Hz (3ms period)
		TIM16->BDTR |= TIM_BDTR_MOE;
		
		PWM_set_duty_cycle(LEFT_MOTOR, left_m_duty);    // Initialize PWM duty cycle

		TIM16->CR1 |= TIM_CR1_CEN;                      // Enable timer
	}

    // Right Motor Init
    {
		// Set up a pin for PWM output (TIMER 17 CH1) - use PB9 -> AF2
		GPIOB->MODER |= 0x80000; GPIOB->MODER &= ~0x40000;
		GPIOB->AFR[1] |= 0x20; GPIOB->AFR[1] &= ~0xD0;

		// Set up PWM timer
		RCC->APB2ENR |= RCC_APB2ENR_TIM17EN;
		TIM17->CR1 = 0;                                 // Clear control register

		// Set output-compare CH1 to PWM1 mode and enable CCR1 preload buffer
		TIM17->CCMR1 = (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1PE);
		TIM17->CCER = TIM_CCER_CC1E;                    // Enable capture-compare channel 1
		TIM17->PSC = SystemCoreClock/1000000 - 1;       // Run timer on 1Mhz
		TIM17->ARR = 3000;                              // PWM at 333Hz (3ms period)
		TIM17->BDTR |= TIM_BDTR_MOE;
		
		PWM_set_duty_cycle(RIGHT_MOTOR, right_m_duty);  // Initialize PWM duty cycle

		TIM17->CR1 |= TIM_CR1_CEN;                      // Enable timer
    }
}

void PWM_set_duty_cycle(uint8_t motor_id, uint8_t duty) {
	// Validate bounds
	if (duty > 100) {
		return;
	}
	
    // And adjust the correct motor
    switch(motor_id) {
        case LEFT_MOTOR:
            TIM16->CCR1 = (duty * TIM16->ARR)/100; // Use linear transform to produce CCR1 value
            break;
        case RIGHT_MOTOR:
            TIM16->CCR1 = (duty * TIM16->ARR)/100; // Use linear transform to produce CCR1 value
            break;
        default:
            break;
    }
}
