<?xml version="1.0" encoding="UTF-8"?>
<package schemaVersion="1.7.36" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="https://raw.githubusercontent.com/Open-CMSIS-Pack/Open-CMSIS-Pack-Spec/v1.7.36/schema/PACK.xsd">
  <vendor>Keil</vendor>
  <name>STM32L4xx_DFP</name>
  <description overview="Documents/OVERVIEW.md">STMicroelectronics STM32L4 Series Device Support</description>
  <url>https://www.keil.com/pack/</url>
  <repository type="git">https://github.com/Open-CMSIS-Pack/STM32L4xx_DFP.git</repository>
  <license>LICENSES</license>
  <licenseSets>
    <licenseSet id="all" default="true" gating="true">
      <license title="Apache-2.0 License for CMSIS add-ons"                  name="LICENSE-Apache-2.0"   spdx="Apache-2.0"/>
      <license title="BSD-3-Clause License for STMicroelectronics STM32 HAL" name="LICENSE-BSD-3-Clause" spdx="BSD-3-Clause"/>
    </licenseSet>
  </licenseSets>

  <releases>
    <release version="3.0.1-dev">
      Active development ...
      Device support:
      - Shortened device family description
      - Updated debug configuration files (MCU APBx Freeze registers)
      Updated documentation references
      Reorganized Licenses:
      - LICENSES (combined license file: Apache-2.0 and BSD-3-Clause)
      - LICENSE-Apache-2.0 (for CMSIS add-ons)
      - LICENSE-BSD-3-Clause (for STM32 HAL)
    </release>
    <release version="2.7.0" date="2024-03-27">
      Updated STM32Cube FW to STM32Cube_FW_L4_V1.18.0 (HAL V1.13.4).
      Device Support:
      - Added devices:
        STM32L443CCFx,  STM32L452REYxP, STM32L452CETxP,
        STM32L476QGIxP, STM32L496QGIxS, STM32L4R5QGIxS, STM32L4R5QIIxP, STM32L4R5AIIxP, STM32L4P5QGIxS
      - Updated SVD files and documentation.
      - Removed STM32L4Rx, STM32L4Px Single Flash algorithm
      Board Examples:
      - Updated to STM32Cube_FW_L4_V1.18.0
      - Updated to fixed pack versions
      CMSIS Driver:
      - fixed include file name in MCI_STM32L4xx.c using non portable case.
    </release>
    <release version="2.6.2" date="2023-06-02" >
      CMSIS SVD: Updated to most recent versions
      CMSIS Flash Algorithm:
      - Updated flash algorithms: STM32L4Rx_2048_Dual, STM32L4Rx_1024_Dual, STM32L4P5xx_1M, STM32L4P5xx_512
      - Addeded flash algorithms: STM32L4Rx_2048_Single, STM32L4Rx_1024_Single, STM32L4P5x_1024_Single, STM32L4P5x_512_Single
      CMSIS-Driver:
      - I2C:
      -- Corrected MasterTransmit and MasterReceive functions when not generating STOP condition (when xfer_pending is "true")
      -- Corrected GetDataCount function operation when DMA is used
      -- Corrected Bus Clear functionality
      -- Updated check if I2C peripheral is enabled in the CubeMx and improved user experience if it is not enabled
      -- Updated busy flag handling in Transmit and Receive functions
      -- Added DMA functionality for Slave transfers
      -- Added internal function to retrieve peripheral clock
      - USBD:
      -- Updated patched stm32l4xx_ll_usb.c to be in sync with latest one from the FW package V1.17.0
      - SPI: Corrected STM32CubeMX configuration documentation
      Boards:
      - Examples: Overwritten default HAL_InitTick function.
      Added 32L496GDISCOVERY board details for better web display.
    </release>
    <release version="2.6.1" date="2021-09-08">
      PDSC file: add RAMstart/size attributes to algorithm elements
      CMSIS-Driver:
      - I2C: Corrected pins configuration
    </release>
    <release version="2.6.0" date="2021-07-30">
      Updated Pack to STM32Cube_FW_L4 Firmware Package version V1.17.0
      Package Description:
      - Added global define USE_FULL_LL_DRIVER to component ::Device:STM32Cube LL:Common.
      - Added debugProbe board description.
      Device Support:
      - Updated SVD files and documentation.
      - Reworked device RAM size.
      - Added missing devices:
        STM32L451CETx, STM32L452CETx, STM32L462CETx,
        STM32L4Q5CGTxP, STM32L4Q5CGUxP, STM32L4Q5VGTxP, STM32L4Q5QGIxP, STM32L4Q5ZGTxP, STM32L4Q5AGIxP, STM32L4Q5RGTxP.
      - Removed devices:
        STM32L451RCYx, STM32L452RCYx, STM32L485xx.
      - Updated dbgconf files - Add missing variable DoOptionByteLoading.
      CMSIS Flash Algorithm:
      - Added algorithm for STM32L4RxxG devices.
      - Updated flash algorithms: STM32L4Rx_2048_Dual, STM32L4P5xx_1M, STM32L4P5xx_512:
      -- Added empty check, disable interrupts while programming, fix programming while IWDG in HW mode.
      - Fixed last word programming.
      CMSIS-Driver:
      - USBH:
      -- Fixed port resume occasionally getting stuck in resume signaling.
      -- Added compile time configuration for reducing Bulk IN NAK rate.
      - SPI:
      -- Updated Control function to: Set SPI bus speed only for master mode and disable DMA before reconfigure DMA
      -- Updated SPI_GetStatus function with correct error code
      -- Updated SPI_GetDataCount function when SPI is not initialized
      Board Examples:
      - Updated Assembler option to armclang(Auto Select).
      - Updated config files to CMSIS 5.8.0 and MDK-Middleware 7.13.0.
    </release>
    <release version="2.5.0"  date="2020-10-21">
      Updated Pack to STM32Cube_FW_L4 Firmware Package version V1.16.0 using HAL Drivers V1.12.0
      Package Description (pdsc): Added global define USE_HAL_DRIVER to the component ::Device:STM32Cube HAL:Common.
      Device support: Aligned devices with CubeMX DB.
      CMSIS Flash Algorithm:
      - Removed targets (STM32L4xx_512, STM32L4xx_256) from STM32L4Rx Flash Algorithm project.
      - Added source code for: STM32L476G-Disco QSPI, STM32L4P5G-DK OSPI, STM32L4P5G-DK PSRAM
      STM32L4R9I-DK PSRAM, STM32L4R9I-DK OSPI1 and STM32L4R9I-EVAL OSPI.
      - Added PSRAM external Loader support for STM32L4R9I-Disco.
      - Fixed STM32L4P5 1M internal flash Loader sector erase with DBANK mode.
      - Fixed STM32L4xx 512K and 128K internal flash Loader sector erase.
      CMSIS-Driver:
      - MCI:
      -- Replaced empty delay loops with _NOP().
      -- Added handling for separate SD and MMC HAL layers.
      -- Added busy signal handling after CMDREND interrupt.
      - SPI:
      -- Corrected PowerControl function (to return error if Initialize was
      not called, to abort active transfer if power off was requested).
      -- Updated GetDataCount function to give accurate count.
      -- Corrected Uninitialize function (to power off the peripheral if it is powered).
      - USART:
      -- Added Driver_USART6 (uses LPUART1).
      -- Corrected GetTxCount/GetRxCount implementation.
      - USBD:
      -- Removed include of stm32l4xx_hal_pcd.h header.
      -- Corrected documentation of STM32CubeMx configuration.
      Updated Boards Examples:
      - Migrated CubeMX projects to V6.0.1.
      - Changed variant selection to "MDK-Plus" where possible.
      - Updated all USB Host/Device examples with user templates from MDK-Middleware v7.11.1.
    </release>
    <release version="2.4.0" date="2020-06-05">
      Updated STM32CubeL4 Firmware Package version to version 1.15.1 (using HAL Drivers V1.11.1)
      Board support for B-L475E-IOT01A got moved to dedicated board support pack Keil.B-L475E-IOT01A_BSP
      Flash Programming:
      - Adding support of the PSRAM loader for the STM32L4P5x Disco Board
      - Corrected: the OSPI loader for the STM32L4P5x Disco Board
      Package Description (pdsc):
      - Added missing devices: STM32L412R8Tx, STM32L412R8Ix, STM32L412RBTx, STM32L412RBTxP, STM32L412RBIx, STM32L412RBIxP
      - Renaming devices for:
        STM32L4P5 : STM32L4P5QGIx and STM32L4P5AGIx
        STM32L4Q5 : STM32L4Q5QGIx and STM32L4Q5AGIx
      - Eliminating Flash device and rename it to STM32L4S9VITx
      - Updating svd files: STM32L4x1 and STM32L412
      CMSIS-Driver:
      - Added I2C driver
      - USART:
      -- Added Hardware Flow Control RTS/CTS
      - MCI:
      -- Added DMA support for Transmit
      -- Added MCI driver for STM32L4Plus devices (STM32L4Px, STM32L4Rx, STM32L4Sx, STM32L4Qx)
    </release>
    <release version="2.3.0" date="2019-12-20">
      Updated STM32CubeL4 Firmware to version 1.15.0 (requires STM32CubeMX 5.5.0 or higher)
      Added device support for STM32L4P5 and STM32L4Q5 Series (reworked device descriptions)
      Flash Programming:
      - Added support to the OSPI loader for the STM32L4P5x Disco Board and STM32L4Pxx/L4Qxx.
      - Corrected: STM32L4Rx dualbank erase function
     Package Description (pdsc):
      - Added capability to launch the Option Byte Loading after a Flash Download.
      - Added new STM32Cube HAL Components: MMC, PKA and PSSI.
      - Added new STM32Cube LL Component: PKA.
      - Added a patch to stm32l4xx_hal_def.h to support ARM Compiler 6.
      - FrameworkCubeMX_gpdsc.ftl: Added support for Timebase Source TIMx.
      CMSIS-Driver:
      - USB Device:
      -- Updated USBD_EndpointConfigure function to check that maximum packet size requested fits into configured FIFO (compile time configured).
      -- Added driver for STM32L412, STM32L422, STM32L432, STM32L433, STM32L442, STM32L443, STM32L452 and STM32L462 devices.
      Board support:
      - Updated examples with CMSIS-RTOS terminating app_main thread with osThreadExit() to avoid endless loop.
      - Added B-L475E-IOT01 board.
      - Added Blinky Low Power for STM32L476G-EVAL board.
    </release>
    <release version="2.2.0" date="2019-01-11">
      Corrected: launching STM32CubeMX via "play" button for existing projects overwrites with a new STM32CubeMX project file instead of loading it.
      CMSIS Driver:
      - SPI: Removed __HAL_SPI_ENABLE from SPI_Control function.
    </release>
    <release version="2.1.0" date="2018-12-18">
      This DFP requires STM32CubeMX V5.0 and STM32Cube_FW_L4 V1.13.0 or higher to be installed.
      This pack only contains 'Drivers', 'Documentation' and 'Fonts' from Firmware Library pack.
      New projects require the component 'Device:STM32Cube Framework:STM32CubeMX' for configuration of pins and clocks.
      Device support:
      - Added STM32L412, STM32L422 device support.
      - Added some STM32L4R device variants.
      - Added STM32L4R 1024KB Flash variants.
      - Added device STM32L496VE.
      - Corrected dbgconf file selection.
      CMSIS Driver:
      - SPI: Corrected Slave select handling.
      - USART: Corrected UARTx/USARTx related typing mistakes.
      - USB Device:
      -- Updated to be compliant with HAL Driver version 1.9.0.
      -- USB Device: Corrected transmitted count for non-control IN endpoints.
      - USB Host: Corrected Device Family name in USBH CMSIS driver description.
      STM32CubeMX integration - MX_Device.h generation:
      - Updated parsing of USART virtual mode.
      - Updated generation of macros: Added handling for '(' and ')' symbols.
      Board example projects:
      - Updated Blinky example projects.
      - Updated board support LED_*.c files.
    </release>
    <release version="2.0.0" date="2017-10-06">
      This DFP requires STM32CubeMX V4.22.1 and STM32Cube_FW_L4 V1.9.0 or higher to be installed.
      Reduced overall pack size by extracting only 'Drivers', 'Documentation' and 'Fonts' from Firmware Library pack.
      Updated documentation for STM32Cube Framework usage.
      - New projects require the component 'Device:STM32Cube Framework:STM32CubeMX' for configuration of pins and clocks.
      Device support:
      - Added STM32L4Rx, STM32L4Sx device support.
      CMSIS Driver:
      - Added USART driver.
      - Added SPI driver.
      - Added USB Host and Device drivers without CMSIS-RTOS dependency.
      Example projects:
      - Introducing debug and release project targets focussing on debug visibility versus application performance.
      - Added STM32L4R9I-Eval board support.
      - Updated STM32L476G-EVAL board support.
      - Updated STM32L496G-DISCO board support.
    </release>
    <release version="1.5.0" date="2017-06-19">
      Added STM32CubeMX support based on STM32Cube_FW_L4_V1.8.0
      - Removed large media files to reduce the overall pack size
      - Added a patch to stm32l4xx_hal_def.h to support ARM Compiler 6.
      Added STM32L442 basic device support.
      Added STM32L496G-Discovery Board Support:
      - Added File_Demo Example
      - Added RTOS Blinky example
      Updated documentation.
      Updated Flash Programming Algorithms.
      Updated Pack Description (pdsc)
      - Added debug sequences and debug configuration
      - Corrected SRAM1/SRAM2 settings.
    </release>
    <release version="1.4.0" date="2017-02-24">
      Added basic device support for subfamilies STM32L4A6 and STM32L496
      Updated device support files to version V1.2.0 (except subfamilies STM32L4A6, STM32L496)
      Added QUADSPI peripheral to STM32L4x2.svd, STM32L4x3.svd
    </release>
    <release version="1.3.0" date="2016-11-14">
      Added device support for subfamilies STM32L462 STM32L452, STM32L451
      Updated documentation.
    </release>
    <release version="1.2.0" date="2016-03-03">
      Added device support for subfamilies STM32L431, STM32L432, STM32L433, STM32L443
      Updated documentation.
    </release>
    <release version="1.1.0" date="2016-02-19">
      Updated device support files and documentation
    </release>
    <release version="1.0.0" date="2015-07-28">
      Initial version of STM32L4 Device Family Pack.
    </release>
  </releases>

  <keywords>                                                                  <!-- keywords for indexing -->
    <keyword>ST</keyword>
    <keyword>Device Support</keyword>
    <keyword>Device Family Package STMicroelectronics</keyword>
    <keyword>STM32L4</keyword>
    <keyword>STM32L4xx</keyword>
    <keyword>STM32L4+</keyword>
    <keyword>STM32L4P5x</keyword>
    <keyword>STM32L4Q5x</keyword>
  </keywords>

  <devices>
    <family Dfamily="STM32L4 Series" Dvendor="STMicroelectronics:13">
      <processor Dcore="Cortex-M4" DcoreVersion="r0p1" Dclock="80000000" Ddsp="DSP" Dfpu="SP_FPU" Dmpu="MPU" Dendian="Little-endian"/>
      <book name="https://developer.arm.com/documentation/dui0553/latest/" title="Cortex-M4 Generic User Guide"/>
      <algorithm name="CMSIS/Flash/STM32L4R9I_EVAL.FLM"              start="0x90000000" size="0x04000000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0"/>
      <algorithm name="CMSIS/Flash/STM32L4R9I_DISCO_OSPI1.FLM"       start="0x90000000" size="0x04000000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0"/>
      <algorithm name="CMSIS/Flash/STM32L4R9I_DISCO_OSPI2.FLM"       start="0x70000000" size="0x04000000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0"/>
      <algorithm name="CMSIS/Flash/STM32L4R9I-DK_PSRAM.FLM"          start="0x60000000" size="0x00400000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0"/>
      <algorithm name="CMSIS/Flash/MX25LM51245G_STM32L4P5-Disco.FLM" start="0x70000000" size="0x04000000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0"/>
      <algorithm name="CMSIS/Flash/APS6408L-3OB_STM32L4P5G-DK.FLM"   start="0x90000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0"/>
      <algorithm name="CMSIS/Flash/N25Q128A_STM32L476-Disco.FLM"     start="0x90000000" size="0x01000000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0"/>

      <description>
Ultra-low-power STM32L4 MCUs with Arm Cortex-M4 core, MPU, DSP, ART Accelerator, FPU, 150 DMIPS at 120MHz.
      </description>

      <environment name="uv">
        <LMisc>--branchpatch=sdcomp-29491-629360</LMisc>
      </environment>

      <sequences>
        <!-- Override for Pre-Defined Sequences -->
        <sequence name="DebugDeviceUnlock">
          <block>
            Sequence("CheckID");
          </block>
        </sequence>

        <sequence name="DebugCoreStart">
          <block>
            // Replication of Standard Functionality
            Write32(0xE000EDF0, 0xA05F0001);                                        // Enable Core Debug via DHCSR
          </block>

          <block info="DbgMCU registers">
            Write32(0xE0042004, DbgMCU_CR);                                         // DBGMCU_CR: Configure MCU Debug
            Write32(0xE0042008, DbgMCU_APB1_Fz1);                                   // DBGMCU_APB1_FZ1: Configure APB1 Peripheral Freeze Behavior
            Write32(0xE004200C, DbgMCU_APB1_Fz2);                                   // DBGMCU_APB1_FZ2: Configure APB1 Peripheral Freeze Behavior
            Write32(0xE0042010, DbgMCU_APB2_Fz);                                    // DBGMCU_APB2_FZ: Configure APB2 Peripheral Freeze Behavior
          </block>
        </sequence>

        <sequence name="TraceStart">
          <block>
            __var traceSWO    = (__traceout &amp; 0x1) != 0;                        // SWO (asynchronous) Trace Selected?
            __var traceTPIU   = (__traceout &amp; 0x2) != 0;                        // TPIU (synchronous) Trace Selected?
          </block>

          <control if="traceSWO">
            <block>
              Sequence("EnableTraceSWO");                                           // Call SWO Trace Setup
            </block>
          </control>

          <control if="traceTPIU">
            <block>
              Sequence("EnableTraceTPIU");                                          // Call TPIU Trace Setup
            </block>
          </control>
        </sequence>

        <sequence name="TraceStop">
          <block>
            // Nothing required for SWO Trace
            __var traceSWO    = (__traceout &amp; 0x1) != 0;                        // SWO enabled?
            __var traceTPIU   = (__traceout &amp; 0x2) != 0;                        // Synchronous trace port enabled?
          </block>

          <control if="traceSWO">
            <block>
              Sequence("DisableTraceSWO");
            </block>
          </control>

          <control if="traceTPIU">
            <block>
              Sequence("DisableTraceTPIU");
            </block>
          </control>
        </sequence>

        <!-- User-Defined Sequences -->
        <sequence name="CheckID">
          <block>
            __var pidr1 = 0;
            __var pidr2 = 0;
            __var jep106id = 0;
            __var ROMTableBase = 0;

            __ap = 0;      // AHB-AP

            ROMTableBase = ReadAP(0xF8) &amp; ~0x3;

            pidr1 = Read32(ROMTableBase + 0x0FE4);
            pidr2 = Read32(ROMTableBase + 0x0FE8);
            jep106id = ((pidr2 &amp; 0x7) &lt;&lt; 4 ) | ((pidr1 &gt;&gt; 4) &amp; 0xF);
          </block>

          <control if="jep106id != 0x20">
            <block>
              Query(0, "Not a genuine ST Device! Abort connection", 1);
              Message(2, "Not a genuine ST Device! Abort connection.");
            </block>
          </control>
        </sequence>

        <sequence name="EnableTraceSWO">
          <block>
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
            __var dbgmcu_trace_val = 0;                                                   // DBGMCU_CR Value

            dbgmcu_val        = Read32(0xE0042004) &amp; (~0xE0);                         // Read DBGMCU_CR and clear trace setup
            dbgmcu_trace_val  = (1 &lt;&lt; 5);                                           // Trace I/O Enable + Trace Mode Asynchronous

            Sequence("ConfigureTraceSWOPin");
          </block>

          <block info="configure Trace I/O Enable + Trace Mode Asynchronous">
            Write32(0xE0042004, dbgmcu_val | dbgmcu_trace_val);                           // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="DisableTraceSWO">
          <block>
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
          </block>

          <block info="unconfigure Trace I/O Enable + Trace Mode Asynchronous">
            dbgmcu_val = Read32(0xE0042004) &amp; (~0xE0);                                // Read DBGMCU_CR and clear trace setup
            Write32(0xE0042004, dbgmcu_val);                                              // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="EnableTraceTPIU">
          <block>
            __var width            = (__traceout &amp; 0x003F0000) &gt;&gt; 16;
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
            __var dbgmcu_trace_val = 0;                                                   // DBGMCU_CR Value

            dbgmcu_val        = Read32(0xE0042004) &amp; (~0xE0);                         // Read DBGMCU_CR and clear trace setup

            Sequence("ConfigureTraceTPIUPins");
          </block>

          <control if="width &gt;= 1" info="TPIU port width 1">
            <block info="configure Trace I/O Enable + Trace Mode Synchronous 1 bit">
              dbgmcu_trace_val  = (3 &lt;&lt; 5);
            </block>
          </control>

          <control if="width &gt;= 2" info="TPIU port width 2">
            <block info="configure Trace I/O Enable + Trace Mode Synchronous 2 bit">
              dbgmcu_trace_val  = (5 &lt;&lt; 5);
            </block>
          </control>

          <control if="width &gt;= 4" info="TPIU port width 4">
            <block info="configure Trace I/O Enable + Trace Mode Synchronous 4 bit">
              dbgmcu_trace_val  = (7 &lt;&lt; 5);
            </block>
          </control>

          <block info="configure Trace I/O Enable + Trace Mode Asynchronous">
            Write32(0xE0042004, dbgmcu_val | dbgmcu_trace_val);                           // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="DisableTraceTPIU">
          <block>
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
          </block>

          <block info="unconfigure Trace I/O Enable + Trace Mode Synchronous">
            dbgmcu_val = Read32(0xE0042004) &amp; (~0xE0);                                // Read DBGMCU_CR and clear trace setup
            Write32(0xE0042004, dbgmcu_val);                                              // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="ConfigureTraceSWOPin">
          <block>
            __var pin     = 0;
            __var port    = 0;
            __var portAdr = 0;
            __var pos     = 0;

            __var SWO_Pin = 0x00010003;          // PB3
          </block>

          <!-- configure SWO -->
          <block info="configure SWO">
            pin     =               ((SWO_Pin            ) &amp; 0x0000FFFF);
            port    =               ((SWO_Pin &gt;&gt; 16) &amp; 0x0000FFFF);
            portAdr = 0x48000000 + (((SWO_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

            pos = pin * 2;
            Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
            Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
            Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
            Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
          </block>
          <control if="pin &lt;  8">
            <block>
              pos = ((pin    ) &amp; 7) * 4;
              Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
            </block>
          </control>
          <control if="pin &gt;= 8">
            <block>
              pos = ((pin - 8) &amp; 7) * 4;
              Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
            </block>
          </control>
        </sequence>

        <sequence name="ConfigureTraceTPIUPins">
          <block>
            __var pin     = 8;
            __var port    = 0;
            __var portAdr = 0;
            __var pos     = 0;

            __var width   = (__traceout &amp; 0x003F0000) &gt;&gt; 16;
          </block>

          <!-- configure TRACECLK -->
          <block info="configure TRACECLK">
            pin     =                (TraceClk_Pin            ) &amp; 0x0000FFFF;
            port    =                (TraceClk_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
            portAdr = 0x48000000 + (((TraceClk_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

            pos = pin * 2;
            Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
            Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
            Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
            Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
          </block>
          <control if="pin &lt;  8">
            <block>
              pos = ((pin    ) &amp; 7) * 4;
              Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
            </block>
          </control>
          <control if="pin &gt;= 8">
            <block>
              pos = ((pin - 8) &amp; 7) * 4;
              Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
            </block>
          </control>

          <control if="width &gt;= 1" info="TPIU port width 1">
            <!-- configure TRACED0 -->
            <block info="configure TRACED0">
              pin     =                (TraceD0_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD0_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x48000000 + (((TraceD0_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
                pos = ((pin    ) &amp; 7) * 4;
                Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
                pos = ((pin - 8) &amp; 7) * 4;
                Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>
          </control>

          <control if="width &gt;= 2" info="TPIU port width 2">
            <!-- configure TRACED1 -->
            <block info="configure TRACED1">
              pin     =                (TraceD1_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD1_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x48000000 + (((TraceD1_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
                pos = ((pin    ) &amp; 7) * 4;
                Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
                pos = ((pin - 8) &amp; 7) * 4;
                Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>
          </control>

          <control if="width &gt;= 4" info="TPIU port width 4">
            <!-- configure TRACED2 -->
            <block info="configure TRACED2">
              pin     =                (TraceD2_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD2_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x48000000 + (((TraceD2_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
                pos = ((pin    ) &amp; 7) * 4;
                Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
                pos = ((pin - 8) &amp; 7) * 4;
                Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>

            <!-- configure TRACED3 -->
            <block info="configure TRACED3">
              pin     =                (TraceD3_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD3_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x48000000 + (((TraceD3_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
                pos = ((pin    ) &amp; 7) * 4;
                Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
                pos = ((pin - 8) &amp; 7) * 4;
                Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>
          </control>
        </sequence>

        <!-- default DebugPortStop extended with Option Byte Loading capability -->
        <sequence name="DebugPortStop">
          <block>
            __var connectionFlash = ( __connection &amp; 0xF ) == 2 ;
            __var FLASH_BASE = 0x40022000 ;
            __var FLASH_CR = FLASH_BASE + 0x14 ;
            __var OBL_LAUNCH_BIT = ( 1 &lt;&lt; 27 ) ;
            __var LOCK_BIT = ( 1 &lt;&lt; 31 ) ;
            __var OPTLOCK_BIT = ( 1 &lt;&lt; 30 ) ;
            __var FLASH_KEYR = FLASH_BASE + 0x08 ;
            __var FLASH_KEY1 = 0x45670123 ;
            __var FLASH_KEY2 = 0xCDEF89AB ;
            __var FLASH_OPTKEYR = FLASH_BASE + 0x0C ;
            __var FLASH_OPTKEY1 = 0x08192A3B ;
            __var FLASH_OPTKEY2 = 0x4C5D6E7F ;
            __var FLASH_CR_Value = 0 ;
            __var DoDebugPortStop = 1 ;
            __var DP_CTRL_STAT = 0x4 ;
            __var DP_SELECT = 0x8 ;
          </block>

          <control if="connectionFlash &amp;&amp; DoOptionByteLoading">
            <block>
              // unlock the FLASH_CR
              Write32( FLASH_KEYR, FLASH_KEY1 ) ;
              Write32( FLASH_KEYR, FLASH_KEY2 ) ;
              // unlock the option byte block
              Write32( FLASH_OPTKEYR, FLASH_OPTKEY1 ) ;
              Write32( FLASH_OPTKEYR, FLASH_OPTKEY2 ) ;
              FLASH_CR_Value = Read32( FLASH_CR ) ;
            </block>
            <control if="!( FLASH_CR_Value &amp; ( ( LOCK_BIT ) | ( OPTLOCK_BIT ) ) )">
              <block>
                DoDebugPortStop = 0 ;
                __errorcontrol = 1 ;
                // write OBL_LAUNCH bit (causes a reset)
                Write32( FLASH_CR, FLASH_CR_Value | ( OBL_LAUNCH_BIT ) ) ;
                __errorcontrol = 0 ;
              </block>
            </control>
          </control>
          <control if="DoDebugPortStop">
            <block>
              // Switch to DP Register Bank 0
              WriteDP(DP_SELECT, 0x00000000);
              // Power Down Debug port
              WriteDP(DP_CTRL_STAT, 0x00000000);
            </block>
          </control>
        </sequence>
      </sequences>

      <!-- device features -->
      <feature type="WDT"           n="2"/>
      <feature type="RTC"           n="32768"/>
      <feature type="I2S"           n="2"/>
      <feature type="Temp"          n="-40"     m="85"/>

      <!-- ************************  Subfamily 'STM32L412' ***** -->
      <subFamily DsubFamily="STM32L412">
        <book name="https://www.st.com/resource/en/reference_manual/rm0394-stm32l41xxx42xxx43xxx44xxx45xxx46xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l412c8.pdf" title="STM32L412xx Data Sheet"/>

        <compile define="STM32L412xx"/>
        <debug svd="CMSIS/SVD/STM32L412.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L41x_42x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E01831;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000020;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00030800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00008000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00002000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 64 KB ################ -->
        <!-- ***** Device 'STM32L412C8Tx' ***** -->
        <device Dname="STM32L412C8Tx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00010000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"   start="0x08000000" size="0x00010000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L412C8Ux' ***** -->
        <device Dname="STM32L412C8Ux">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00010000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"   start="0x08000000" size="0x00010000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L412K8Tx' ***** -->
        <device Dname="STM32L412K8Tx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00010000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"   start="0x08000000" size="0x00010000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="32"/>
        </device>
        <!-- ***** Device 'STM32L412K8Ux' ***** -->
        <device Dname="STM32L412K8Ux">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00010000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"   start="0x08000000" size="0x00010000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="32"/>
        </device>
        <!-- ***** Device 'STM32L412R8Tx' ***** -->
        <device Dname="STM32L412R8Tx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00010000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"   start="0x08000000" size="0x00010000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412R8Ix' ***** -->
        <device Dname="STM32L412R8Ix">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00010000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"   start="0x08000000" size="0x00010000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412T8Yx' ***** -->
        <device Dname="STM32L412T8Yx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00010000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"   start="0x08000000" size="0x00010000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="36"/>
        </device>

        <!-- ################ 128 KB ################ -->
        <!-- ***** Device 'STM32L412CBTx' ***** -->
        <device Dname="STM32L412CBTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L412CBTxP' ***** -->
        <device Dname="STM32L412CBTxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L412CBUx' ***** -->
        <device Dname="STM32L412CBUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L412CBUxP' ***** -->
        <device Dname="STM32L412CBUxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L412KBTx' ***** -->
        <device Dname="STM32L412KBTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="32"/>
        </device>
        <!-- ***** Device 'STM32L412KBUx' ***** -->
        <device Dname="STM32L412KBUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="32"/>
        </device>
        <!-- ***** Device 'STM32L412RBTx' ***** -->
        <device Dname="STM32L412RBTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412RBTxP' ***** -->
        <device Dname="STM32L412RBTxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412RBIx' ***** -->
        <device Dname="STM32L412RBIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412RBIxP' ***** -->
        <device Dname="STM32L412RBIxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412TBYx' ***** -->
        <device Dname="STM32L412TBYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="36"/>
        </device>
        <!-- ***** Device 'STM32L412TBYxP' ***** -->
        <device Dname="STM32L412TBYxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="36"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L422' ***** -->
      <subFamily DsubFamily="STM32L422">
        <book name="https://www.st.com/resource/en/reference_manual/rm0394-stm32l41xxx42xxx43xxx44xxx45xxx46xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l422cb.pdf" title="STM32L422xx Data Sheet"/>

        <compile define="STM32L422xx"/>
        <debug svd="CMSIS/SVD/STM32L412.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L41x_42x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E01831;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000020;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00030800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00008000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00002000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 128 KB ################ -->
        <!-- ***** Device 'STM32L422CBTx' ***** -->
        <device Dname="STM32L422CBTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L422CBUx' ***** -->
        <device Dname="STM32L422CBUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L422KBTx' ***** -->
        <device Dname="STM32L422KBTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="32"/>
        </device>
        <!-- ***** Device 'STM32L422KBUx' ***** -->
        <device Dname="STM32L422KBUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="32"/>
        </device>
        <!-- ***** Device 'STM32L422RBIx' ***** -->
        <device Dname="STM32L422RBIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L422RBTx' ***** -->
        <device Dname="STM32L422RBTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L422TBYx' ***** -->
        <device Dname="STM32L422TBYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="36"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L431' ***** -->
      <subFamily DsubFamily="STM32L431">
        <book name="https://www.st.com/resource/en/reference_manual/rm0394-stm32l41xxx42xxx43xxx44xxx45xxx46xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l431cb.pdf" title="STM32L431xx Data Sheet"/>

        <compile define="STM32L431xx"/>
        <debug svd="CMSIS/SVD/STM32L4x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E01831;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000020;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00030800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x0000C000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00004000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="1"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L431CCTx' ***** -->
        <device Dname="STM32L431CCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>

        </device>
        <!-- ***** Device 'STM32L431CCUx' ***** -->
        <device Dname="STM32L431CCUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>

        </device>
        <!-- ***** Device 'STM32L431CCYx' ***** -->
        <device Dname="STM32L431CCYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L431KCUx' ***** -->
        <device Dname="STM32L431KCUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="32"/>
        </device>
        <!-- ***** Device 'STM32L431RCTx' ***** -->
        <device Dname="STM32L431RCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L431RCYx' ***** -->
        <device Dname="STM32L431RCYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L431RCIx' ***** -->
        <device Dname="STM32L431RCIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L431VCTx' ***** -->
        <device Dname="STM32L431VCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L431VCIx' ***** -->
        <device Dname="STM32L431VCIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="100"/>
        </device>

        <!-- ################ 128 KB ################ -->
        <!-- ***** Device 'STM32L431CBTx' ***** -->
        <device Dname="STM32L431CBTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L431CBUx' ***** -->
        <device Dname="STM32L431CBUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L431CBYx' ***** -->
        <device Dname="STM32L431CBYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L431KBUx' ***** -->
        <device Dname="STM32L431KBUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="32"/>
        </device>
        <!-- ***** Device 'STM32L431RBTx' ***** -->
        <device Dname="STM32L431RBTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L431RBYx' ***** -->
        <device Dname="STM32L431RBYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L431RBIx' ***** -->
        <device Dname="STM32L431RBIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L432' ***** -->
      <subFamily DsubFamily="STM32L432">
        <book name="https://www.st.com/resource/en/reference_manual/rm0394-stm32l41xxx42xxx43xxx44xxx45xxx46xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l432kb.pdf" title="STM32L432KB STM3L432KC Data Sheet"/>

        <compile define="STM32L432xx"/>
        <debug svd="CMSIS/SVD/STM32L4x2.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E01831;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000020;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00030800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x0000C000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00004000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="2"/>
        <feature type="ComOther" n="1"                  name="SAI Interface"/>
        <feature type="I2C"      n="2"/>
        <feature type="USART"    n="3"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L432KCUx' ***** -->
        <device Dname="STM32L432KCUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="32"/>
        </device>

        <!-- ################ 128 KB ################ -->
        <!-- ***** Device 'STM32L432KBUx' ***** -->
        <device Dname="STM32L432KBUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="32"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L433' ***** -->
      <subFamily DsubFamily="STM32L433">
        <book name="https://www.st.com/resource/en/reference_manual/rm0394-stm32l41xxx42xxx43xxx44xxx45xxx46xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l433cc.pdf" title="STM32L433xx Data Sheet"/>

        <compile define="STM32L433xx"/>
        <debug svd="CMSIS/SVD/STM32L4x3.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E01831;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000020;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00030800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x0000C000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00004000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L433CCTx' ***** -->
        <device Dname="STM32L433CCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433CCUx' ***** -->
        <device Dname="STM32L433CCUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433CCYx' ***** -->
        <device Dname="STM32L433CCYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433RCIx' ***** -->
        <device Dname="STM32L433RCIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L433RCTx' ***** -->
        <device Dname="STM32L433RCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L433RCTxP' ***** -->
        <device Dname="STM32L433RCTxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L433RCYx' ***** -->
        <device Dname="STM32L433RCYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L433VCTx' ***** -->
        <device Dname="STM32L433VCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L433VCIx' ***** -->
        <device Dname="STM32L433VCIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="100"/>
        </device>

        <!-- ################ 128 KB ################ -->
        <!-- ***** Device 'STM32L433CBTx' ***** -->
        <device Dname="STM32L433CBTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433CBUx' ***** -->
        <device Dname="STM32L433CBUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433CBYx' ***** -->
        <device Dname="STM32L433CBYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433RBTx' ***** -->
        <device Dname="STM32L433RBTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L433RBYx' ***** -->
        <device Dname="STM32L433RBYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L433RBIx' ***** -->
        <device Dname="STM32L433RBIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00020000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"  start="0x08000000" size="0x00020000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L442' ***** -->
      <subFamily DsubFamily="STM32L442">
        <book name="https://www.st.com/resource/en/reference_manual/rm0394-stm32l41xxx42xxx43xxx44xxx45xxx46xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l442kc.pdf" title="STM32L442KC  Data Sheet"/>

        <compile define="STM32L442xx"/>
        <debug svd="CMSIS/SVD/STM32L4x2.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E01831;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000020;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00030800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x0000C000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00004000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L442KCUx' ***** -->
        <device Dname="STM32L442KCUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L443' ***** -->
      <subFamily DsubFamily="STM32L443">
        <book name="https://www.st.com/resource/en/reference_manual/rm0394-stm32l41xxx42xxx43xxx44xxx45xxx46xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l443cc.pdf" title="STM32L443CC STM32L443RC STM32L443VC Data Sheet"/>

        <compile define="STM32L443xx"/>
        <debug svd="CMSIS/SVD/STM32L4x3.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E01831;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000020;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00030800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x0000C000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00004000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ***** Device 'STM32L443CCTx' ***** -->
        <device Dname="STM32L443CCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L443CCUx' ***** -->
        <device Dname="STM32L443CCUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L443CCYx' ***** -->
        <device Dname="STM32L443CCYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="49"/>
        </device>
        <!-- ***** Device 'STM32L443CCFx' ***** -->
        <device Dname="STM32L443CCFx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="49"/>
        </device>
        <!-- ***** Device 'STM32L443RCTx' ***** -->
        <device Dname="STM32L443RCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L443RCYx' ***** -->
        <device Dname="STM32L443RCYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L443RCIx' ***** -->
        <device Dname="STM32L443RCIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L443VCTx' ***** -->
        <device Dname="STM32L443VCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L443VCIx' ***** -->
        <device Dname="STM32L443VCIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="100"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L451' ***** -->
      <subFamily DsubFamily="STM32L451">
        <book name="https://www.st.com/resource/en/reference_manual/rm0394-stm32l41xxx42xxx43xxx44xxx45xxx46xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l451cc.pdf" title="STM32L451xx Data Sheet"/>

        <compile define="STM32L451xx"/>
        <debug svd="CMSIS/SVD/STM32L4x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E01831;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000020;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00030800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00020000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00008000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L451RETx' ***** -->
        <device Dname="STM32L451RETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L451REYx' ***** -->
        <device Dname="STM32L451REYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L451REIx' ***** -->
        <device Dname="STM32L451REIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L451CEUx' ***** -->
        <device Dname="STM32L451CEUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L451CETx' ***** -->
        <device Dname="STM32L451CETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L451VETx' ***** -->
        <device Dname="STM32L451VETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L451VEIx' ***** -->
        <device Dname="STM32L451VEIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="100"/>
        </device>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L451RCTx' ***** -->
        <device Dname="STM32L451RCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L451RCIx' ***** -->
        <device Dname="STM32L451RCIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L451CCUx' ***** -->
        <device Dname="STM32L451CCUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L451VCTx' ***** -->
        <device Dname="STM32L451VCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L451VCIx' ***** -->
        <device Dname="STM32L451VCIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="100"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L452' ***** -->
      <subFamily DsubFamily="STM32L452">
        <book name="https://www.st.com/resource/en/reference_manual/rm0394-stm32l41xxx42xxx43xxx44xxx45xxx46xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l452cc.pdf" title="STM32L452xx Data Sheet"/>

        <compile define="STM32L452xx"/>
        <debug svd="CMSIS/SVD/STM32L4x2.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E01831;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000020;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00030800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00020000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00008000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L452RETx' ***** -->
        <device Dname="STM32L452RETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452RETxP' ***** -->
        <device Dname="STM32L452RETxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452REYx' ***** -->
        <device Dname="STM32L452REYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452REYxP' ***** -->
        <device Dname="STM32L452REYxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452REIx' ***** -->
        <device Dname="STM32L452REIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452CEUx' ***** -->
        <device Dname="STM32L452CEUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L452CETx' ***** -->
        <device Dname="STM32L452CETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L452CETxP' ***** -->
        <device Dname="STM32L452CETxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L452VETx' ***** -->
        <device Dname="STM32L452VETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L452VEIx' ***** -->
        <device Dname="STM32L452VEIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="100"/>
        </device>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L452RCTx' ***** -->
        <device Dname="STM32L452RCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452RCIx' ***** -->
        <device Dname="STM32L452RCIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452CCUx' ***** -->
        <device Dname="STM32L452CCUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L452VCTx' ***** -->
        <device Dname="STM32L452VCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L452VCIx' ***** -->
        <device Dname="STM32L452VCIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="100"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L462' ***** -->
      <subFamily DsubFamily="STM32L462">
        <book name="https://www.st.com/resource/en/reference_manual/rm0394-stm32l41xxx42xxx43xxx44xxx45xxx46xxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l462ce.pdf" title="STM32L462CE STM32L462RE STM32L462VE Data Sheet"/>

        <compile define="STM32L462xx"/>
        <debug svd="CMSIS/SVD/STM32L4x2.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E01831;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000020;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00030800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00020000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00008000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L462RETx' ***** -->
        <device Dname="STM32L462RETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L462REYx' ***** -->
        <device Dname="STM32L462REYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L462REIx' ***** -->
        <device Dname="STM32L462REIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L462CEUx' ***** -->
        <device Dname="STM32L462CEUx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L462CETx' ***** -->
        <device Dname="STM32L462CETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L462VETx' ***** -->
        <device Dname="STM32L462VETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L462VEIx' ***** -->
        <device Dname="STM32L462VEIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="100"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L471' ***** -->
      <subFamily DsubFamily="STM32L471">
        <book name="https://www.st.com/resource/en/reference_manual/rm0351-stm32l47xxx-stm32l48xxx-stm32l49xxx-and-stm32l4axxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l471qe.pdf" title="STM32L471xx Data Sheet"/>

        <compile define="STM32L471xx"/>
        <debug svd="CMSIS/SVD/STM32L4x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x1.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x86E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000020;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00018000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00008000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <feature type="Timer"    n="14"   m="16"/>
        <feature type="Timer"    n="2"    m="32"/>
        <feature type="ADC"      n="2"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                   name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="6"    m="11250000"/>
        <feature type="USBOTG"   n="2"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.80" m="3.60"/>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L471RETx' ***** -->
        <device Dname="STM32L471RETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L471VETx' ***** -->
        <device Dname="STM32L471VETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L471QEIx' ***** -->
        <device Dname="STM32L471QEIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L471ZETx' ***** -->
        <device Dname="STM32L471ZETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L471ZEJx' ***** -->
        <device Dname="STM32L471ZEJx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="144"/>
        </device>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L471RGTx' ***** -->
        <device Dname="STM32L471RGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L471VGTx' ***** -->
        <device Dname="STM32L471VGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L471QGIx' ***** -->
        <device Dname="STM32L471QGIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L471ZGTx' ***** -->
        <device Dname="STM32L471ZGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L471ZGJx' ***** -->
        <device Dname="STM32L471ZGJx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="144"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L475' ***** -->
      <subFamily DsubFamily="STM32L475">
        <book name="https://www.st.com/resource/en/reference_manual/rm0351-stm32l47xxx-stm32l48xxx-stm32l49xxx-and-stm32l4axxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l475rc.pdf" title="STM32L475xx Data Sheet"/>

        <compile define="STM32L475xx"/>
        <debug svd="CMSIS/SVD/STM32L4x5.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x5_4x6.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x86E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00018000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00008000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <feature type="Timer"    n="14"   m="16"/>
        <feature type="Timer"    n="2"    m="32"/>
        <feature type="ADC"      n="2"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"               name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="6"    m="11250000"/>
        <feature type="USBOTG"   n="2"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.80" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L475RCTx' ***** -->
        <device Dname="STM32L475RCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L475VCTx' ***** -->
        <device Dname="STM32L475VCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L475RETx' ***** -->
        <device Dname="STM32L475RETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L475VETx' ***** -->
        <device Dname="STM32L475VETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L475RGTx' ***** -->
        <device Dname="STM32L475RGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L475VGTx' ***** -->
        <device Dname="STM32L475VGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L476' ***** -->
      <subFamily DsubFamily="STM32L476">
        <book name="https://www.st.com/resource/en/reference_manual/rm0351-stm32l47xxx-stm32l48xxx-stm32l49xxx-and-stm32l4axxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l476je.pdf" title="STM32L476xx Data Sheet"/>

        <compile define="STM32L476xx"/>
        <debug svd="CMSIS/SVD/STM32L4x6.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x5_4x6.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x86E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00018000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00008000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <feature type="Timer"    n="14"   m="16"/>
        <feature type="Timer"    n="2"    m="32"/>
        <feature type="ADC"      n="3"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="6"    m="11250000"/>
        <feature type="USBOTG"   n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.80" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L476RCTx' ***** -->
        <device Dname="STM32L476RCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L476VCTx' ***** -->
        <device Dname="STM32L476VCTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"  start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L476RETx' ***** -->
        <device Dname="STM32L476RETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L476JEYx' ***** -->
        <device Dname="STM32L476JEYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="72"/>
        </device>
        <!-- ***** Device 'STM32L476MEYx' ***** -->
        <device Dname="STM32L476MEYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="81"/>
        </device>
        <!-- ***** Device 'STM32L476VETx' ***** -->
        <device Dname="STM32L476VETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L476QEIx' ***** -->
        <device Dname="STM32L476QEIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L476ZETx' ***** -->
        <device Dname="STM32L476ZETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L476RGTx' ***** -->
        <device Dname="STM32L476RGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L476ZGTx' ***** -->
        <device Dname="STM32L476ZGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L476ZGTxP' ***** -->
        <device Dname="STM32L476ZGTxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00040000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00040000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L476JGYx' ***** -->
        <device Dname="STM32L476JGYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="72"/>
        </device>
        <!-- ***** Device 'STM32L476JGYxP' ***** -->
        <device Dname="STM32L476JGYxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="72"/>
        </device>
        <!-- ***** Device 'STM32L476MGYx' ***** -->
        <device Dname="STM32L476MGYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="81"/>
        </device>
        <!-- ***** Device 'STM32L476VGTx' ***** -->
        <device Dname="STM32L476VGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L476QGIxP' ***** -->
        <device Dname="STM32L476QGIxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L476QGIx' ***** -->
        <device Dname="STM32L476QGIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L476ZGJx' ***** -->
        <device Dname="STM32L476ZGJx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="144"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L486' ***** -->
      <subFamily DsubFamily="STM32L486">
        <book name="https://www.st.com/resource/en/reference_manual/rm0351-stm32l47xxx-stm32l48xxx-stm32l49xxx-and-stm32l4axxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l486jg.pdf" title="STM32L486xx Data Sheet"/>

        <compile define="STM32L486xx"/>
        <debug svd="CMSIS/SVD/STM32L4x6.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x5_4x6.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x86E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00018000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00008000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <feature type="Timer"    n="14"   m="16"/>
        <feature type="Timer"    n="2"    m="32"/>
        <feature type="ADC"      n="3"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"               name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="6"    m="11250000"/>
        <feature type="USBOTG"   n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.80" m="3.60"/>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L486RGTx' ***** -->
        <device Dname="STM32L486RGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L486JGYx' ***** -->
        <device Dname="STM32L486JGYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="72"/>
        </device>
        <!-- ***** Device 'STM32L486VGTx' ***** -->
        <device Dname="STM32L486VGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L486QGIx' ***** -->
        <device Dname="STM32L486QGIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L486ZGTx' ***** -->
        <device Dname="STM32L486ZGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L496' ***** -->
      <subFamily DsubFamily="STM32L496">
        <book name="https://www.st.com/resource/en/reference_manual/rm0351-stm32l47xxx-stm32l48xxx-stm32l49xxx-and-stm32l4axxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l496ae.pdf" title="STM32L496xx Data Sheet"/>

        <compile define="STM32L496xx"/>
        <debug svd="CMSIS/SVD/STM32L4x6.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x5_4x6.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x86E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00040000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00010000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L496RGTx' ***** -->
        <device Dname="STM32L496RGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="64" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496RGTxP' ***** -->
        <device Dname="STM32L496RGTxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="64" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496VGTx' ***** -->
        <device Dname="STM32L496VGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="100" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496VGTxP' ***** -->
        <device Dname="STM32L496VGTxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="100" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496VGYx' ***** -->
        <device Dname="STM32L496VGYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="100" type="CSP"/>
        </device>
        <!-- ***** Device 'STM32L496VGYxP' ***** -->
        <device Dname="STM32L496VGYxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="100" type="CSP"/>
        </device>
        <!-- ***** Device 'STM32L496WGYxP' ***** -->
        <device Dname="STM32L496WGYxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="1115" type="CSP"/>
        </device>
        <!-- ***** Device 'STM32L496QGIx' ***** -->
        <device Dname="STM32L496QGIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="132" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L496QGIxS' ***** -->
        <device Dname="STM32L496QGIxS">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="132" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L496QGIxP' ***** -->
        <device Dname="STM32L496QGIxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="132" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L496ZGTx' ***** -->
        <device Dname="STM32L496ZGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="144" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496ZGTxP' ***** -->
        <device Dname="STM32L496ZGTxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="144" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496AGIx' ***** -->
        <device Dname="STM32L496AGIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="169" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L496AGIxP' ***** -->
        <device Dname="STM32L496AGIxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="169" type="BGA"/>
        </device>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L496VETx' ***** -->
        <device Dname="STM32L496VETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="100" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496AEIx' ***** -->
        <device Dname="STM32L496AEIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="169" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L496QEIx' ***** -->
        <device Dname="STM32L496QEIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="132" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L496RETx' ***** -->
        <device Dname="STM32L496RETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="64" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496ZETx' ***** -->
        <device Dname="STM32L496ZETx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"  start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="144" type="QFP"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4A6' ***** -->
      <subFamily DsubFamily="STM32L4A6">
        <book name="https://www.st.com/resource/en/reference_manual/rm0351-stm32l47xxx-stm32l48xxx-stm32l49xxx-and-stm32l4axxx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l4a6ag.pdf" title="STM32L4A6xG Data Sheet"/>

        <compile define="STM32L4A6xx"/>
        <debug svd="CMSIS/SVD/STM32L4x6.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x5_4x6.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x86E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00040000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00010000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM" start="0x1FFF7800" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L4A6RGTx' ***** -->
        <device Dname="STM32L4A6RGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="64" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L4A6RGTxP' ***** -->
        <device Dname="STM32L4A6RGTxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="64" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L4A6VGTx' ***** -->
        <device Dname="STM32L4A6VGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="100" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L4A6VGTxP' ***** -->
        <device Dname="STM32L4A6VGTxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="100" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L4A6VGYx' ***** -->
        <device Dname="STM32L4A6VGYx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="100" type="CSP"/>
        </device>
        <!-- ***** Device 'STM32L4A6VGYxP' ***** -->
        <device Dname="STM32L4A6VGYxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="100" type="CSP"/>
        </device>
        <!-- ***** Device 'STM32L4A6QGIx' ***** -->
        <device Dname="STM32L4A6QGIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="132" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L4A6QGIxP' ***** -->
        <device Dname="STM32L4A6QGIxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="132" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L4A6ZGTx' ***** -->
        <device Dname="STM32L4A6ZGTx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="144" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L4A6ZGTxP' ***** -->
        <device Dname="STM32L4A6ZGTxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="144" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L4A6AGIx' ***** -->
        <device Dname="STM32L4A6AGIx">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="169" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L4A6AGIxP' ***** -->
        <device Dname="STM32L4A6AGIxP">
          <memory name="Flash" access="rx"                 start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM" start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature n="169" type="BGA"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4R5' ***** -->
      <subFamily DsubFamily="STM32L4R5">
        <processor Dclock="120000000"/>
        <book name="https://www.st.com/resource/en/reference_manual/rm0432-stm32l4-series-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L4+ Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l4r5vi.pdf" title="STM32L4R5xx STM32L4R7xx STM32L4R9 Data Sheet"/>

        <compile define="STM32L4R5xx"/>
        <debug svd="CMSIS/SVD/STM32L4R5.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00030000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00010000" default="0"/>
        <memory name="SRAM3"      access="rwx" start="0x20040000" size="0x00060000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM" start="0x1FF00000" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM" start="0x1FF00000" size="0x00000024" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L4R5AGIx' ***** -->
        <device Dname="STM32L4R5AGIx">		
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_1024_Dual.FLM"   start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4R5QGIx' ***** -->
        <device Dname="STM32L4R5QGIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_1024_Dual.FLM"   start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4R5QGIxS' ***** -->
        <device Dname="STM32L4R5QGIxS">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_1024_Dual.FLM"   start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4R5VGTx' ***** -->
        <device Dname="STM32L4R5VGTx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_1024_Dual.FLM"   start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4R5ZGTx' ***** -->
        <device Dname="STM32L4R5ZGTx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_1024_Dual.FLM"   start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R5ZGYx' ***** -->
        <device Dname="STM32L4R5ZGYx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_1024_Dual.FLM"   start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="144"/>
        </device>

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4R5QIIx' ***** -->
        <device Dname="STM32L4R5QIIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4R5QIIxP' ***** -->
        <device Dname="STM32L4R5QIIxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4R5VITx' ***** -->
        <device Dname="STM32L4R5VITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4R5ZITx' ***** -->
        <device Dname="STM32L4R5ZITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R5ZITxP' ***** -->
        <device Dname="STM32L4R5ZITxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R5ZIYx' ***** -->
        <device Dname="STM32L4R5ZIYx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R5AIIx' ***** -->
        <device Dname="STM32L4R5AIIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4R5AIIxP' ***** -->
        <device Dname="STM32L4R5AIIxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="169"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4R7' ***** -->
      <subFamily DsubFamily="STM32L4R7">
        <processor Dclock="120000000"/>
        <book name="https://www.st.com/resource/en/reference_manual/rm0432-stm32l4-series-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L4+ Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l4r5vi.pdf" title="STM32L4R5xx STM32L4R7xx STM32L4R9 Data Sheet"/>

        <compile define="STM32L4R7xx"/>
        <debug svd="CMSIS/SVD/STM32L4R7.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00030000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00010000" default="0"/>
        <memory name="SRAM3"      access="rwx" start="0x20040000" size="0x00060000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM" start="0x1FF00000" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM" start="0x1FF00000" size="0x00000024" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4R7VITx' ***** -->
        <device Dname="STM32L4R7VITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4R7ZITx' ***** -->
        <device Dname="STM32L4R7ZITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R7AIIx' ***** -->
        <device Dname="STM32L4R7AIIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="169"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4R9' ***** -->
      <subFamily DsubFamily="STM32L4R9">
        <processor Dclock="120000000"/>
        <book name="https://www.st.com/resource/en/reference_manual/rm0432-stm32l4-series-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L4+ Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l4r5vi.pdf" title="STM32L4R5xx STM32L4R7xx STM32L4R9 Data Sheet"/>

        <compile define="STM32L4R9xx"/>
        <debug svd="CMSIS/SVD/STM32L4R9.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00030000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00010000" default="0"/>
        <memory name="SRAM3"      access="rwx" start="0x20040000" size="0x00060000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM" start="0x1FF00000" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM" start="0x1FF00000" size="0x00000024" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L4R9AGIx' ***** -->
        <device Dname="STM32L4R9AGIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_1024_Dual.FLM"   start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4R9VGTx' ***** -->
        <device Dname="STM32L4R9VGTx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_1024_Dual.FLM"   start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZGTx' ***** -->
        <device Dname="STM32L4R9ZGTx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_1024_Dual.FLM"   start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZGJx' ***** -->
        <device Dname="STM32L4R9ZGJx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_1024_Dual.FLM"   start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZGYx' ***** -->
        <device Dname="STM32L4R9ZGYx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_1024_Dual.FLM"   start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="144"/>
        </device>

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4R9VITx' ***** -->
        <device Dname="STM32L4R9VITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4R9AIIx' ***** -->
        <device Dname="STM32L4R9AIIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZITx' ***** -->
        <device Dname="STM32L4R9ZITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZIJx' ***** -->
        <device Dname="STM32L4R9ZIJx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZIYx' ***** -->
        <device Dname="STM32L4R9ZIYx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZIYxP' ***** -->
        <device Dname="STM32L4R9ZIYxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="144"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4S5' ***** -->
      <subFamily DsubFamily="STM32L4S5">
        <processor Dclock="120000000"/>
        <book name="https://www.st.com/resource/en/reference_manual/rm0432-stm32l4-series-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L4+ Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l4s5vi.pdf" title="STM32L4S5xx STM32L4S7xx STM32L4S9xx Data Sheet"/>

        <compile define="STM32L4S5xx"/>
        <debug svd="CMSIS/SVD/STM32L4S5.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00030000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00010000" default="0"/>
        <memory name="SRAM3"      access="rwx" start="0x20040000" size="0x00060000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM" start="0x1FF00000" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM" start="0x1FF00000" size="0x00000024" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4S5AIIx' ***** -->
        <device Dname="STM32L4S5AIIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4S5QIIx' ***** -->
        <device Dname="STM32L4S5QIIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4S5VITx' ***** -->
        <device Dname="STM32L4S5VITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4S5ZITx' ***** -->
        <device Dname="STM32L4S5ZITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4S5ZIYx' ***** -->
        <device Dname="STM32L4S5ZIYx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="144"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4S7' ***** -->
      <subFamily DsubFamily="STM32L4S7">
        <processor Dclock="120000000"/>
        <book name="https://www.st.com/resource/en/reference_manual/rm0432-stm32l4-series-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L4+ Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l4s5vi.pdf" title="STM32L4S5xx STM32L4S7xx STM32L4S9xx Data Sheet"/>

        <compile define="STM32L4S7xx"/>
        <debug svd="CMSIS/SVD/STM32L4S7.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00030000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00010000" default="0"/>
        <memory name="SRAM3"      access="rwx" start="0x20040000" size="0x00060000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM" start="0x1FF00000" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM" start="0x1FF00000" size="0x00000024" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4S7AIIx' ***** -->
        <device Dname="STM32L4S7AIIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4S7VITx' ***** -->
        <device Dname="STM32L4S7VITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4S7ZITx' ***** -->
        <device Dname="STM32L4S7ZITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4S9' ***** -->
      <subFamily DsubFamily="STM32L4S9">
        <processor Dclock="120000000"/>
        <book name="https://www.st.com/resource/en/reference_manual/rm0432-stm32l4-series-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L4+ Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l4s5vi.pdf" title="STM32L4S5xx STM32L4S7xx STM32L4S9xx Data Sheet"/>

        <compile define="STM32L4S9xx"/>
        <debug svd="CMSIS/SVD/STM32L4S9.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00030000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00010000" default="0"/>
        <memory name="SRAM3"      access="rwx" start="0x20040000" size="0x00060000" default="0"/>

        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM" start="0x1FF00000" size="0x00000014" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM" start="0x1FF00000" size="0x00000024" RAMstart="0x20000000" RAMsize="0x8000" default="0"/>

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4S9AIIx' ***** -->
        <device Dname="STM32L4S9AIIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4S9VITx' ***** -->
        <device Dname="STM32L4S9VITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4S9ZITx' ***** -->
        <device Dname="STM32L4S9ZITx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4S9ZIYx' ***** -->
        <device Dname="STM32L4S9ZIYx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4S9ZIJx' ***** -->
        <device Dname="STM32L4S9ZIJx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00200000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM"   start="0x08000000" size="0x00200000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="144"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4Q5' ***** -->
      <subFamily DsubFamily="STM32L4Q5">
        <book name="https://www.st.com/resource/en/reference_manual/rm0432-stm32l4-series-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L4+ Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l4q5ag.pdf" title="STM32L4Q5xx Data Sheet"/>

        <debug svd="CMSIS/SVD/STM32L4Q5.svd"/>
        <compile define="STM32L4Q5xx"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00020000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00010000" default="0"/>
        <memory name="SRAM3"      access="rwx" start="0x20030000" size="0x00020000" default="0"/>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L4Q5CGTx' ***** -->
        <device Dname="STM32L4Q5CGTx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L4Q5CGTxP' ***** -->
        <device Dname="STM32L4Q5CGTxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L4Q5CGUx' ***** -->
        <device Dname="STM32L4Q5CGUx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L4Q5CGUxP' ***** -->
        <device Dname="STM32L4Q5CGUxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L4Q5VGYx' ***** -->
        <device Dname="STM32L4Q5VGYx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4Q5VGYxP' ***** -->
        <device Dname="STM32L4Q5VGYxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4Q5VGTx' ***** -->
        <device Dname="STM32L4Q5VGTx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
         <!-- ***** Device 'STM32L4Q5VGTxP' ***** -->
        <device Dname="STM32L4Q5VGTxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4Q5RGTx' ***** -->
        <device Dname="STM32L4Q5RGTx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L4Q5RGTxP' ***** -->
        <device Dname="STM32L4Q5RGTxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L4Q5QGIx' ***** -->
        <device Dname="STM32L4Q5QGIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4Q5QGIxP' ***** -->
        <device Dname="STM32L4Q5QGIxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4Q5ZGTx' ***** -->
        <device Dname="STM32L4Q5ZGTx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4Q5ZGTxP' ***** -->
        <device Dname="STM32L4Q5ZGTxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4Q5AGIx' ***** -->
        <device Dname="STM32L4Q5AGIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4Q5AGIxP' ***** -->
        <device Dname="STM32L4Q5AGIxP">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="169"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4P5' ***** -->
      <subFamily DsubFamily="STM32L4P5">
        <book name="https://www.st.com/resource/en/reference_manual/rm0432-stm32l4-series-advanced-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32L4+ Reference Manual"/>
        <book name="https://www.st.com/resource/en/datasheet/stm32l4p5ae.pdf" title="STM32L4P5xx Data Sheet"/>

        <debug svd="CMSIS/SVD/STM32L4P5.svd"/>
        <compile define="STM32L4P5xx"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf" version="1.0.1">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x82E0183F;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000022;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00072800;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory name="SRAM1"      access="rwx" start="0x20000000" size="0x00020000" default="1"/>
        <memory name="SRAM2"      access="rwx" start="0x10000000" size="0x00010000" default="0"/>
        <memory name="SRAM3"      access="rwx" start="0x20030000" size="0x00020000" default="0"/>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L4P5CGTx' ***** -->
        <device Dname="STM32L4P5CGTx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>                            
        </device>                                                 
        <!-- ***** Device 'STM32L4P5CGTxP' ***** -->              
        <device Dname="STM32L4P5CGTxP">                           
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>                            
        </device>                                                 
        <!-- ***** Device 'STM32L4P5RGTx' ***** -->               
        <device Dname="STM32L4P5RGTx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>                            
        </device>                                                 
        <!-- ***** Device 'STM32L4P5RGTxP' ***** -->              
        <device Dname="STM32L4P5RGTxP">                           
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>                            
        </device>                                                 
        <!-- ***** Device 'STM32L4P5VGTx' ***** -->               
        <device Dname="STM32L4P5VGTx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5VGTxP' ***** -->              
        <device Dname="STM32L4P5VGTxP">                           
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5QGIx' ***** -->               
        <device Dname="STM32L4P5QGIx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="132"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5QGIxS' ***** -->
        <device Dname="STM32L4P5QGIxS">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4P5QGIxP' ***** -->              
        <device Dname="STM32L4P5QGIxP">                           
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5ZGTx' ***** -->               
        <device Dname="STM32L4P5ZGTx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5ZGTxP' ***** -->              
        <device Dname="STM32L4P5ZGTxP">                           
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5AGIx' ***** -->               
        <device Dname="STM32L4P5AGIx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="169"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5AGIxP' ***** -->              
        <device Dname="STM32L4P5AGIxP">                           
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="169"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5CGUx' ***** -->               
        <device Dname="STM32L4P5CGUx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>                            
        </device>                                                 
        <!-- ***** Device 'STM32L4P5CGUxP' ***** -->              
        <device Dname="STM32L4P5CGUxP">                           
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>                            
        </device>                                                 
        <!-- ***** Device 'STM32L4P5VGYx' ***** -->               
        <device Dname="STM32L4P5VGYx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="100"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5VGYxP' ***** -->              
        <device Dname="STM32L4P5VGYxP">                           
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00100000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"        start="0x08000000" size="0x00100000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="100"/>
        </device>

        <!-- ################ 512 KB ############## -->
        <!-- ***** Device 'STM32L4P5AEIx'  ****** -->
        <device Dname="STM32L4P5AEIx">
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"       start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="169"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5CETx'  ****** -->             
        <device Dname="STM32L4P5CETx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"       start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>                            
        </device>                                                 
        <!-- ***** Device 'STM32L4P5CEUx'  ****** -->             
        <device Dname="STM32L4P5CEUx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"       start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="48"/>                            
        </device>                                                 
        <!-- ***** Device 'STM32L4P5QEIx'  ****** -->             
        <device Dname="STM32L4P5QEIx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"       start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="BGA" n="132"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5RETx'  ****** -->             
        <device Dname="STM32L4P5RETx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"       start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="64"/>                            
        </device>                                                 
        <!-- ***** Device 'STM32L4P5VETx'  ****** -->             
        <device Dname="STM32L4P5VETx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"       start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="100"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5VEYx'  ****** -->             
        <device Dname="STM32L4P5VEYx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"       start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="CSP" n="100"/>                           
        </device>                                                 
        <!-- ***** Device 'STM32L4P5ZETx'  ****** -->             
        <device Dname="STM32L4P5ZETx">                            
          <memory name="Flash" access="rx"                        start="0x08000000" size="0x00080000" default="1" startup="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"       start="0x08000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x8000" default="1"/>
          <feature type="QFP" n="144"/>
        </device>

      </subFamily>

    </family>

  </devices>

  <conditions>
    <!-- Device Conditions -->
    <condition id="STM32L4">
      <description>STMicroelectronics STM32L4 Series devices</description>
      <require Dvendor="STMicroelectronics:13" Dname="STM32L4*"/>
    </condition>

    <!-- Device + CMSIS Conditions -->
    <condition id="STM32L4 CMSIS">
      <description>STMicroelectronics STM32L4 Device and CMSIS-CORE</description>
      <require condition="STM32L4"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>

  </conditions>

  <components>
    <!-- CubeMX Generator -->
    <component generator="CubeMX" Cclass="Device" Cgroup="CubeMX" Cversion="1.0.0" condition="STM32L4 CMSIS">
      <description>Configuration via STM32CubeMX</description>
      <RTE_Components_h>
        #define RTE_DEVICE_CUBE_MX
        #define CMSIS_device_header "stm32l4xx.h"
      </RTE_Components_h>
      <files>
        <file category="doc" name="https://open-cmsis-pack.github.io/cmsis-toolbox/CubeMX"/>
      </files>
    </component>
  </components>

  <csolution>
    <!-- CubeMX Basic CMSIS Solution template -->
    <template name="CubeMX Basic solution" path="Templates/CubeMX" file="CubeMX.csolution.yml" condition="STM32L4">
      <description>Create a CubeMX basic solution with project</description>
    </template>

  </csolution>
</package>
