> logJSON(luts)
[["operand", "5/6", [[["range", 0, 7], 0, ["direct", "reg"]], [["range", 8, 15], 0, ["indirect", "reg"]], [["range", 16, 23], 1, ["offset", "reg"]], [24, 0, ["indirect", "pushpop"]], [25, 0, ["indirect", "SP"]], [26, 1, ["offset", "SP"]], [27, 0, ["direct", "SP"]], [28, 0, ["direct", "PC"]], [29, 0, ["direct", "EX"]], [30, 1, ["indirect", "word"]], [31, 1, ["direct", "word"]], [["range", 32, 63], 0, ["literal"]]]], ["basic", "5", [[1, "1", ["SET", 2], ["assign", "a"]], [2, "2", ["ADD", 2], ["assign", "b+a, sets EX to 0x0001 if there's an overflow,"]], [3, "2", ["SUB", 2], ["assign", "b-a, sets EX to 0xffff if there's an underflow,"]], [4, "2", ["MUL", 2], ["assign", "b*a, sets EX to ((b*a)>>16)&0xffff (treats b,"]], [5, "2", ["MLI", 2], "like MUL, but treat b, a as signed"], [6, "3", ["DIV", 2], ["assign", "b/a, sets EX to ((b<<16)/a)&0xffff. if a==0,"]], [7, "3", ["DVI", 2], "like DIV, but treat b, a as signed. Rounds towards 0"], [8, "3", ["MOD", 2], ["assign", "b%a. if a==0, sets b to 0 instead."]], [9, "3", ["MDI", 2], "like MOD, but treat b, a as signed. (MDI -7, 16 == -7)"], [10, "1", ["AND", 2], ["assign", "b&a"]], [11, "1", ["BOR", 2], ["assign", "b|a"]], [12, "1", ["XOR", 2], ["assign", "b^a"]], [13, "1", ["SHR", 2], ["assign", "b>>>a, sets EX to ((b<<16)>>a)&0xffff"]], [14, "1", ["ASR", 2], ["assign", "b>>a, sets EX to ((b<<16)>>>a)&0xffff"]], [15, "1", ["SHL", 2], ["assign", "b<<a, sets EX to ((b<<a)>>16)&0xffff"]], [16, ["minimum", 2], ["IFB", 2], ["branch", "(b&a)!=0"]], [17, ["minimum", 2], ["IFC", 2], ["branch", "(b&a)==0"]], [18, ["minimum", 2], ["IFE", 2], ["branch", "b==a"]], [19, ["minimum", 2], ["IFN", 2], ["branch", "b!=a"]], [20, ["minimum", 2], ["IFG", 2], ["branch", "b>a"]], [21, ["minimum", 2], ["IFA", 2], ["branch", "b>a (signed)"]], [22, ["minimum", 2], ["IFL", 2], ["branch", "b<a"]], [23, ["minimum", 2], ["IFU", 2], ["branch", "b<a (signed)"]], [26, "3", ["ADX", 2], ["assign", "b+a+EX, sets EX to 0x0001 if there is an over-"]], [27, "3", ["SBX", 2], ["assign", "b-a+EX, sets EX to 0xFFFF if there is an under-"]], [30, "2", ["STI", 2], ["assign", "a, then increases I and J by 1"]], [31, "2", ["STD", 2], ["assign", "a, then decreases I and J by 1"]]]], ["special", "5", [[1, "3", ["JSR", 1], "pushes the address of the next instruction to the stack,"], [8, "4", ["INT", 1], "triggers a software interrupt with message a"], [9, "1", ["IAG", 1], "sets a to IA"], [10, "1", ["IAS", 1], "sets IA to a"], [11, "3", ["RFI", 1], "disables interrupt queueing, pops A from the stack, then"], [12, "2", ["IAQ", 1], "if a is nonzero, interrupts will be added to the queue"], [16, "2", ["HWN", 1], "sets a to number of connected hardware devices"], [17, "4", ["HWQ", 1], "sets A, B, C, X, Y registers to information about hardware a"], [18, ["minimum", 4], ["HWI", 1], "sends an interrupt to hardware a"]]]]

> Output of PrintLUT:

[["range", 0, 7], 0, ["direct", "reg"]]
[["range", 8, 15], 0, ["indirect", "reg"]]
[["range", 16, 23], 1, ["offset", "reg"]]
[24, 0, ["indirect", "pushpop"]]
[25, 0, ["indirect", "SP"]]
[26, 1, ["offset", "SP"]]
[27, 0, ["direct", "SP"]]
[28, 0, ["direct", "PC"]]
[29, 0, ["direct", "EX"]]
[30, 1, ["indirect", "word"]]
[31, 1, ["direct", "word"]]
[["range", 32, 63], 0, ["literal"]]
	(TABLE:operand BITS:5/6)

[1, "1", ["SET", 2], ["assign", "a"]]
[2, "2", ["ADD", 2], ["assign", "b+a, sets EX to 0x0001 if there's an overflow,"]]
[3, "2", ["SUB", 2], ["assign", "b-a, sets EX to 0xffff if there's an underflow,"]]
[4, "2", ["MUL", 2], ["assign", "b*a, sets EX to ((b*a)>>16)&0xffff (treats b,"]]
[5, "2", ["MLI", 2], "like MUL, but treat b, a as signed"]
[6, "3", ["DIV", 2], ["assign", "b/a, sets EX to ((b<<16)/a)&0xffff. if a==0,"]]
[7, "3", ["DVI", 2], "like DIV, but treat b, a as signed. Rounds towards 0"]
[8, "3", ["MOD", 2], ["assign", "b%a. if a==0, sets b to 0 instead."]]
[9, "3", ["MDI", 2], "like MOD, but treat b, a as signed. (MDI -7, 16 == -7)"]
[10, "1", ["AND", 2], ["assign", "b&a"]]
[11, "1", ["BOR", 2], ["assign", "b|a"]]
[12, "1", ["XOR", 2], ["assign", "b^a"]]
[13, "1", ["SHR", 2], ["assign", "b>>>a, sets EX to ((b<<16)>>a)&0xffff"]]
[14, "1", ["ASR", 2], ["assign", "b>>a, sets EX to ((b<<16)>>>a)&0xffff"]]
[15, "1", ["SHL", 2], ["assign", "b<<a, sets EX to ((b<<a)>>16)&0xffff"]]
[16, ["minimum", 2], ["IFB", 2], ["branch", "(b&a)!=0"]]
[17, ["minimum", 2], ["IFC", 2], ["branch", "(b&a)==0"]]
[18, ["minimum", 2], ["IFE", 2], ["branch", "b==a"]]
[19, ["minimum", 2], ["IFN", 2], ["branch", "b!=a"]]
[20, ["minimum", 2], ["IFG", 2], ["branch", "b>a"]]
[21, ["minimum", 2], ["IFA", 2], ["branch", "b>a (signed)"]]
[22, ["minimum", 2], ["IFL", 2], ["branch", "b<a"]]
[23, ["minimum", 2], ["IFU", 2], ["branch", "b<a (signed)"]]
[26, "3", ["ADX", 2], ["assign", "b+a+EX, sets EX to 0x0001 if there is an over-"]]
[27, "3", ["SBX", 2], ["assign", "b-a+EX, sets EX to 0xFFFF if there is an under-"]]
[30, "2", ["STI", 2], ["assign", "a, then increases I and J by 1"]]
[31, "2", ["STD", 2], ["assign", "a, then decreases I and J by 1"]]
	(TABLE:basic BITS:5)

[1, "3", ["JSR", 1], "pushes the address of the next instruction to the stack,"]
[8, "4", ["INT", 1], "triggers a software interrupt with message a"]
[9, "1", ["IAG", 1], "sets a to IA"]
[10, "1", ["IAS", 1], "sets IA to a"]
[11, "3", ["RFI", 1], "disables interrupt queueing, pops A from the stack, then"]
[12, "2", ["IAQ", 1], "if a is nonzero, interrupts will be added to the queue"]
[16, "2", ["HWN", 1], "sets a to number of connected hardware devices"]
[17, "4", ["HWQ", 1], "sets A, B, C, X, Y registers to information about hardware a"]
[18, ["minimum", 4], ["HWI", 1], "sends an interrupt to hardware a"]
	(TABLE:special BITS:5)
