<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680423-A1" country="EP" doc-number="2680423" kind="A1" date="20140101" family-id="46902752" file-reference-id="314271" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549265" ucid="EP-2680423-A1"><document-id><country>EP</country><doc-number>2680423</doc-number><kind>A1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13714840-A" is-representative="YES"><document-id mxw-id="PAPP154823188" load-source="docdb" format="epo"><country>EP</country><doc-number>13714840</doc-number><kind>A</kind><date>20130107</date><lang>ZH</lang></document-id><document-id mxw-id="PAPP220439676" load-source="docdb" format="original"><country>EP</country><doc-number>13714840.9</doc-number><date>20130107</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140452632" ucid="CN-201210161781-A" load-source="docdb"><document-id format="epo"><country>CN</country><doc-number>201210161781</doc-number><kind>A</kind><date>20120523</date></document-id></priority-claim><priority-claim mxw-id="PPC140445514" ucid="CN-2013070149-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>CN</country><doc-number>2013070149</doc-number><kind>W</kind><date>20130107</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL2093537479" load-source="docdb">H02M   3/335       20060101ALI20140703BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL2093538120" load-source="docdb">H02M   3/28        20060101ALI20140703BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL2093541051" load-source="docdb">H02M   7/12        20060101AFI20140703BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL2039492146" load-source="docdb" scheme="CPC">H02M   3/33592     20130101 FI20140221BHEP        </classification-cpc><classification-cpc mxw-id="PCL2097034333" load-source="docdb" scheme="CPC">Y02B  70/1475      20130101 LA20140717BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132180279" lang="DE" load-source="patent-office">SYNCHRONGLEICHRICHTUNGSVORRICHTUNG UND NETZTEIL MIT SYNCHRONGLEICHRICHTUNG</invention-title><invention-title mxw-id="PT132180280" lang="EN" load-source="patent-office">SYNCHRONOUS RECTIFICATION DEVICE AND SYNCHRONOUS RECTIFICATION POWER SUPPLY</invention-title><invention-title mxw-id="PT132180281" lang="FR" load-source="patent-office">DISPOSITIF À REDRESSEMENT SYNCHRONE ET ALIMENTATION ÉLECTRIQUE À REDRESSEMENT SYNCHRONE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR918134659" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>HUAWEI TECH CO LTD</last-name><address><country>CN</country></address></addressbook></applicant><applicant mxw-id="PPAR918168786" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>HUAWEI TECHNOLOGIES CO., LTD</last-name></addressbook></applicant><applicant mxw-id="PPAR918991798" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Huawei Technologies Co., Ltd</last-name><iid>101353631</iid><address><street>Huawei Administration Building Bantian Longgang District</street><city>Shenzhen, Guangdong 518129</city><country>CN</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918169510" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>LIU XUJUN</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR918158229" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>LIU, XUJUN</last-name></addressbook></inventor><inventor mxw-id="PPAR918979142" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>LIU, XUJUN</last-name><address><street>Huawei Administration Building Bantian, Longgang District</street><city>Shenzen, Guangdong 518129</city><country>CN</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918994264" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Thun, Clemens</last-name><iid>101098074</iid><address><street>Mitscherlich &amp; Partner Sonnenstrasse 33</street><city>80331 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="CN-2013070149-W"><document-id><country>CN</country><doc-number>2013070149</doc-number><kind>W</kind><date>20130107</date><lang>ZH</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2013174152-A1"><document-id><country>WO</country><doc-number>2013174152</doc-number><kind>A1</kind><date>20131128</date><lang>ZH</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS548838843" load-source="docdb">AL</country><country mxw-id="DS548853675" load-source="docdb">AT</country><country mxw-id="DS548838844" load-source="docdb">BE</country><country mxw-id="DS548802621" load-source="docdb">BG</country><country mxw-id="DS548856815" load-source="docdb">CH</country><country mxw-id="DS548852489" load-source="docdb">CY</country><country mxw-id="DS548853676" load-source="docdb">CZ</country><country mxw-id="DS548838845" load-source="docdb">DE</country><country mxw-id="DS548852490" load-source="docdb">DK</country><country mxw-id="DS548852491" load-source="docdb">EE</country><country mxw-id="DS548875264" load-source="docdb">ES</country><country mxw-id="DS548802626" load-source="docdb">FI</country><country mxw-id="DS548802627" load-source="docdb">FR</country><country mxw-id="DS548838846" load-source="docdb">GB</country><country mxw-id="DS548852492" load-source="docdb">GR</country><country mxw-id="DS548838847" load-source="docdb">HR</country><country mxw-id="DS548853677" load-source="docdb">HU</country><country mxw-id="DS548856816" load-source="docdb">IE</country><country mxw-id="DS548852493" load-source="docdb">IS</country><country mxw-id="DS548802628" load-source="docdb">IT</country><country mxw-id="DS548852494" load-source="docdb">LI</country><country mxw-id="DS548857860" load-source="docdb">LT</country><country mxw-id="DS548854414" load-source="docdb">LU</country><country mxw-id="DS548857861" load-source="docdb">LV</country><country mxw-id="DS548857862" load-source="docdb">MC</country><country mxw-id="DS548803779" load-source="docdb">MK</country><country mxw-id="DS548803780" load-source="docdb">MT</country><country mxw-id="DS548854415" load-source="docdb">NL</country><country mxw-id="DS548875265" load-source="docdb">NO</country><country mxw-id="DS548856817" load-source="docdb">PL</country><country mxw-id="DS548857863" load-source="docdb">PT</country><country mxw-id="DS548854416" load-source="docdb">RO</country><country mxw-id="DS548857864" load-source="docdb">RS</country><country mxw-id="DS548856818" load-source="docdb">SE</country><country mxw-id="DS548802629" load-source="docdb">SI</country><country mxw-id="DS548875570" load-source="docdb">SK</country><country mxw-id="DS548856819" load-source="docdb">SM</country><country mxw-id="DS548803781" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128669935" lang="EN" load-source="patent-office"><p id="pa01" num="0001">The present invention discloses a synchronous rectification apparatus and a synchronous rectification power supply, and relates to the field of power generation and transformation, and is designed to solve the problem that an extra isolation circuit increases costs and the problem that transformation efficiency is reduced by a time sequence difference between a control signal in the rectification part and an alternating current generated on a secondary side. A synchronous rectification apparatus includes a transformer unit, a primary-side switching transistor, a rectifier unit, a driver unit, a filter unit, and a clamp unit, where the first end of a primary-side winding of the transformer unit is connected to an input end, a second end of the primary-side winding is connected to the primary-side switching transistor and the clamp unit, and a secondary-side winding of the transformer unit is connected to the rectifier unit and the driver unit; the rectifier unit is connected to the driver unit and the filter unit; a first end of an output inductor in the filter unit is connected to an output end; and mutual inductance occurs between the output inductor and a first auxiliary winding in the driver unit.<img id="iaf01" file="imgaf001.tif" wi="135" he="81" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499308" lang="EN" source="EPO" load-source="docdb"><p>The present invention discloses a synchronous rectification apparatus and a synchronous rectification power supply, and relates to the field of power generation and transformation, and is designed to solve the problem that an extra isolation circuit increases costs and the problem that transformation efficiency is reduced by a time sequence difference between a control signal in the rectification part and an alternating current generated on a secondary side. A synchronous rectification apparatus includes a transformer unit, a primary-side switching transistor, a rectifier unit, a driver unit, a filter unit, and a clamp unit, where the first end of a primary-side winding of the transformer unit is connected to an input end, a second end of the primary-side winding is connected to the primary-side switching transistor and the clamp unit, and a secondary-side winding of the transformer unit is connected to the rectifier unit and the driver unit; the rectifier unit is connected to the driver unit and the filter unit; a first end of an output inductor in the filter unit is connected to an output end; and mutual inductance occurs between the output inductor and a first auxiliary winding in the driver unit.</p></abstract><description mxw-id="PDES63955365" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><p id="p0001" num="0001">This application claims priority to Chinese Patent Application No. <patcit id="pcit0001" dnum="CN201210161781"><text>201210161781.3</text></patcit>, filed with the Chinese Patent Office on May 23, 2012 and entitled "SYNCHRONOUS RECTIFICATION APPARATUS AND SYNCHRONOUS RECTIFICATION POWER SUPPLY", which is hereby incorporated by reference in its entirety.</p><heading id="h0001"><b>TECHNICAL FIELD</b></heading><p id="p0002" num="0002">The present invention relates to the field of power generation and transformation, and in particular, to a synchronous rectification apparatus and a synchronous rectification power supply.</p><heading id="h0002"><b>BACKGROUND</b></heading><p id="p0003" num="0003">With development of the power supply technology, the area occupied by a power supply apparatus is smaller and smaller, and developers are still striving to further reduce the area occupied by the power supply apparatus, reduce costs, and improve transformation efficiency. A synchronous rectifier circuit is capable of reducing power loss in a power supply circuit.</p><p id="p0004" num="0004">In the synchronous rectifier circuit used in an existing power supply apparatus, the input signal of a driver chip comes from a primary-side signal processed by an isolation circuit. After processing the input signal, the driver chip generates a control signal that controls turn-on and turn-off of a rectifier transistor and a free-wheeling transistor, thereby implementing rectification and keeping steady outputting of direct current. However, in the synchronous rectifier circuit, the isolation circuit set independently increases the area to be<!-- EPO <DP n="2"> --> occupied, and a time sequence deviation tends to occur between the alternating current generated by a transformer and the control signal generated by the isolation circuit and the driver chip, which affects the transformation efficiency of the power supply apparatus that includes the synchronous rectifier circuit.</p><heading id="h0003"><b>SUMMARY</b></heading><p id="p0005" num="0005">The embodiments of the present invention provide a synchronous rectification apparatus and a synchronous rectification power supply to improve transformation efficiency of synchronous rectification and reduce the area of the synchronous rectification power supply.</p><p id="p0006" num="0006">To achieve the above objectives, the embodiments of the present invention employ the following technical solutions:</p><p id="p0007" num="0007">In one aspect, an embodiment of the present invention provides a synchronous rectification apparatus, including a transformer unit, a primary-side switching transistor, a rectifier unit, a driver unit, a filter unit, and a clamp unit, where:
<ul><li>a first end of a primary-side winding of the transformer unit is connected to an input end, a second end of the primary-side winding is connected to each of the primary-side switching transistor and the clamp unit, and a secondary-side winding of the transformer unit is connected to the rectifier unit and the driver unit; the rectifier unit is connected to each of the driver unit and the filter unit; a first end of an output inductor in the filter unit is connected to an output end; mutual inductance occurs between the output inductor and a first auxiliary winding in the driver unit; and a source of the primary-side switching transistor is grounded;</li><li>the clamp unit is configured to provide a demagnetization voltage for the primary-side winding when the primary-side switching transistor is turned off;</li><li>the transformer unit is configured to generate an alternating current and a first control signal at the secondary-side winding;</li><li>the filter unit is configured to filter a pulsating direct current output by the rectifier unit to form and output a direct current, and generate a second control signal; and<!-- EPO <DP n="3"> --></li><li>the driver unit is configured to drive a rectifier transistor and a free-wheeling transistor in the rectifier unit to rectify an alternating current according to the first control signal and the second control signal.</li></ul></p><p id="p0008" num="0008">In another aspect, an embodiment of the present invention provides a synchronous rectification power supply, where the power supply includes a synchronous rectification apparatus disclosed herein.</p><p id="p0009" num="0009">With the synchronous rectification apparatus provided in the embodiments of the present invention and the power supply that uses the apparatus, a driver unit controls a rectifier transistor and a free-wheeling transistor in a rectifier unit according to a first control signal generated by a secondary-side winding of a transformer unit and a second control signal generated by mutual inductance between the driver unit and an output inductor of the filter unit, thereby using the control signal generated by the secondary side to control rectification of the secondary-side alternating current, avoiding time sequence difference between the control signal and the alternating current, improving transformation efficiency of synchronous rectification, reducing electric components required and the area occupied by the synchronous rectification power supply, and reducing costs.</p><heading id="h0004"><b>BRIEF DESCRIPTION OF DRAWINGS</b></heading><p id="p0010" num="0010">To describe the technical solution in the embodiment of the present invention or in the prior art more clearly, the following briefly introduces the accompanying drawings required for describing the embodiment or the prior art. Apparently, the accompanying drawings in the following description show merely an embodiment of the present invention, and persons of ordinary skill in the art may still derive other drawings from these accompanying drawings without creative efforts.</p><p id="p0011" num="0011"><figref idrefs="f0001">FIG. 1</figref> is a schematic structural diagram of a synchronous rectification apparatus according to an embodiment of the present invention;</p><p id="p0012" num="0012"><figref idrefs="f0001">FIG. 2</figref> is a circuit diagram of a synchronous rectification apparatus in a first implementation scenario according to Embodiment 1 of the present invention;<!-- EPO <DP n="4"> --></p><p id="p0013" num="0013"><figref idrefs="f0002">FIG. 3</figref> is a diagram of a waveform at a gate of a rectifier transistor and a free-wheeling transistor in a rectifier unit according to an embodiment of the present invention; and</p><p id="p0014" num="0014"><figref idrefs="f0002">FIG. 4</figref> is a circuit diagram of a synchronous rectification apparatus in a second implementation scenario according to Embodiment 2 of the present invention.</p><heading id="h0005"><b>DESCRIPTION OF EMBODIMENTS</b></heading><p id="p0015" num="0015">To make the objectives, technical solutions, and advantages of the embodiments of the present invention more comprehensible, the following clearly and completely describes the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Apparently, the described embodiments are merely a part rather than all of the embodiments of the present invention. All other embodiments obtained by persons of ordinary skill in the art based on the embodiment of the present invention without creative efforts shall fall within the protection scope of the present invention.</p><p id="p0016" num="0016">The following expounds the implementation modes of the embodiments of the present invention with reference to the drawings.</p><p id="p0017" num="0017">As shown in <figref idrefs="f0001">FIG. 1</figref>, an embodiment of the present invention provides a synchronous rectification apparatus, including a transformer unit 1, a primary-side switching transistor 2, a rectifier unit 3, a driver unit 4, a filter unit 5, and a clamp unit 6.</p><p id="p0018" num="0018">A first end of a primary-side winding of the transformer unit 1 is connected to an input end, a second end of the primary-side winding is connected to each of the primary-side switching transistor 2 and the clamp unit 6, and a secondary-side winding of the transformer unit 1 is connected to each of the rectifier unit 3 and the driver unit 4; the rectifier unit 3 is connected to each of the driver unit 4 and the filter unit 5; a first end of an output inductor in the filter unit 5 is connected to an output end; mutual inductance occurs between the output inductor and a first auxiliary winding in the driver unit 4; and a source of the primary-side switching transistor 2 is grounded.<!-- EPO <DP n="5"> --></p><p id="p0019" num="0019">The clamp unit 6 is configured to provide a demagnetization voltage for the primary-side winding when the primary-side switching transistor 2 is turned off.</p><p id="p0020" num="0020">The transformer unit 1 is configured to generate an alternating current and a first control signal at the secondary-side winding.</p><p id="p0021" num="0021">The rectifier unit 3 is configured to rectify the alternating current.</p><p id="p0022" num="0022">The filter unit 5 is configured to filter a pulsating direct current output by the rectifier unit 3 to form and output a direct current, and generate a second control signal.</p><p id="p0023" num="0023">The driver unit 4 is configured to drive a rectifier transistor and a free-wheeling transistor in the rectifier unit 3 to rectify an alternating current according to the first control signal and the second control signal.</p><p id="p0024" num="0024">A primary-side direct current is delivered from the input end to the synchronous rectification apparatus, a regular primary-side alternating current is generated between the two ends of the primary-side winding of the transformer unit 1 by performing pulse width modulation (Pulse Width Modulation, PWM for short) or pulse frequency modulation (Pulse Frequency Modulation, PFM for short) on signals that control the primary-side switching transistor 2 and the clamp unit 6, and an alternating current is generated on the secondary side through the primary-side winding and the secondary-side winding of the transformer unit 1; a first control signal for controlling the rectifier transistor and the free-wheeling transistor in the rectifier unit 3 is generated on the secondary side through the driver unit 4 according to the electric signal generated together with the alternating current; under the effect caused by the alternating current onto the output inductor in the filter unit 5, a first auxiliary winding in the driver unit 4 generates a second control signal for controlling the rectifier transistor and the free-wheeling transistor; and the rectifier transistor and the free-wheeling transistor in the rectifier unit 3 are controlled according to the first control signal and the second control signal, and therefore, the synchronous rectification apparatus completes rectification to output a direct current at the output end.</p><p id="p0025" num="0025">With the synchronous rectification apparatus provided in the embodiment of the present invention, a driver unit controls a rectifier transistor and a free-wheeling transistor in a rectifier unit according to a first control signal generated by a secondary-side winding of a transformer unit and a second control signal generated by mutual inductance between the<!-- EPO <DP n="6"> --> driver unit and an output inductor of the filter unit, thereby using the control signal generated by the secondary side to control rectification of the secondary-side alternating current, avoiding time sequence difference between the control signal and the alternating current, improving transformation efficiency of synchronous rectification, reducing electric components required and the area occupied by the synchronous rectification power supply, and reducing costs.</p><heading id="h0006"><b>Embodiment 1</b></heading><p id="p0026" num="0026">In a first implementation scenario of the present invention, the circuit diagram of the synchronous rectification apparatus may be shown in <figref idrefs="f0001">FIG. 2</figref>, where the driver unit 4 includes:
<ul><li>an N-channel enhancement mode field effect transistor 40 and a P-channel enhancement mode field effect transistor 41, where a source of the N-channel enhancement mode field effect transistor 40 is connected to each of a source of the P-channel enhancement mode field effect transistor 41 and a gate of the free-wheeling transistor 30;</li><li>a first diode 42, where a cathode of the first diode 42 is connected to a drain of the N-channel enhancement mode field effect transistor 40, an anode of the first diode 42 is connected to a first end of the first auxiliary winding 43, a second end of the first auxiliary winding 43 is connected to each of a drain of the P-channel enhancement mode field effect transistor 41, a source of the rectifier transistor 31, and a source of the free-wheeling transistor 30;</li><li>a second auxiliary winding 44, where a first end of the second auxiliary winding 44 is connected to a gate of the rectifier transistor 31, a second end of the second auxiliary winding 44 is connected to each of a gate of the N-channel enhancement mode field effect transistor 40 and a gate of the P-channel enhancement mode field effect transistor 41, and mutual inductance occurs between the second auxiliary winding 44 and the primary-side winding 10 of the transformer unit 1; and</li><li>a second diode 45 and a third diode 46, where a cathode of the second diode 45 and a cathode of the third diode 46 are respectively connected to the first end and the second<!-- EPO <DP n="7"> --> end of the second auxiliary winding 44, and an anode of the second diode 45 and an anode of the third diode 46 are connected to each of the source of the rectifier transistor 41 and the source of the free-wheeling transistor 40.</li></ul></p><p id="p0027" num="0027">The first end of the primary-side winding 10 and the first end of the second auxiliary winding 44 are mutual dotted terminals, and the second end of the first auxiliary winding 43 and a second end of the output inductor 50 are mutual dotted terminals.</p><p id="p0028" num="0028">Optionally, in the first implementation scenario of the present invention, a drain of the rectifier transistor 41 is connected to a first end of the secondary-side winding 11 of the transformer unit, and a drain of the free-wheeling transistor 40 is connected to each of a second end of the secondary-side winding 11 and the second end of the output inductor 50.</p><p id="p0029" num="0029">The first end of the primary-side winding 10 and the second end of the secondary-side winding 11 are mutual dotted terminals.</p><p id="p0030" num="0030">Optionally, the filter unit 5 further includes:
<ul><li>a filter capacitor 51, where the first end of the output inductor 50 and one end of the filter capacitor 51 are both connected to the output end; and the other end of the filter capacitor 51 is connected to each of the second end of the first auxiliary winding 43, the source of the free-wheeling transistor 30 and the source of the rectifier transistor 31, the anode of the second diode 45, and the anode of the third diode 46.</li></ul></p><p id="p0031" num="0031">Optionally, in the first implementation scenario of the present invention, the clamp unit 6 includes:
<ul><li>a clamp diode 60 and a clamp capacitor 61, where one end of the clamp capacitor 61 is connected to each of the second end of the primary-side winding 10 and the primary-side switching transistor 2, and the other end of the clamp capacitor 61 is connected to a drain of the clamp diode 60; and a source of the clamp diode 60 is grounded.</li></ul></p><p id="p0032" num="0032">The structure of the clamp unit 6 is also applicable to other implementation scenarios of the present invention.</p><p id="p0033" num="0033">By performing PWM or PFM, the on and off states of the primary-side switching transistor 2 and the clamp unit 6 are controlled, where the waveform of a signal for turning on the primary-side switching transistor 2 is opposite to the waveform of a signal for turning on the clamp diode 60 of the clamp unit 6.<!-- EPO <DP n="8"> --></p><p id="p0034" num="0034">When the primary-side switching transistor 2 is turned on and the clamp diode 60 of the clamp unit 6 is cut off, a input voltage of the input end is loaded onto the two ends of the primary-side winding 10 of the transformer unit 1, and, under effect of the input voltage, mutual inductance occurs between the primary-side winding 10 and the secondary-side winding 11, and an alternating current is generated on the secondary-side winding 11 on the secondary side; a first control signal is generated through mutual inductance between the primary-side winding 10 and the second auxiliary winding 44, and, in this case, the first end of the second auxiliary winding 44 is positive, and the second end is negative; under effect of the first control signal, the second diode 45 is cut off, and the third diode 46 is conducted, and, because the rectifier transistor 31 is an N-channel enhancement mode field effect transistor, the rectifier transistor 31 is conducted when the difference between the gate voltage of the rectifier transistor 31 and the source voltage of the rectifier transistor 31 is greater than an actuating voltage of the rectifier transistor 31; the gate of the P-channel enhancement mode field effect transistor 41 and the gate of the N-channel enhancement mode field effect transistor 40 are on low levels, which makes the P-channel enhancement mode field effect transistor 41 turn on and makes the N-channel enhancement mode field effect transistor 40 cut off; if the second end of the output inductor 50 in the filter unit 5 is positive and the first end is negative, the first auxiliary winding 43 of the driver unit 4 generates a second control signal, and, the second end is positive and the first end is negative, which make the gate of the free-wheeling transistor 30 be on a low level and the free-wheeling transistor 30 cut off ; the rectified direct current is loaded onto the two ends of the filter capacitor 51 in the filter unit 5, and the direct current is filtered by the filter capacitor 51 and the output inductor 50 to filter out noise in the direct current, and the filtered direct current is output to the output end.</p><p id="p0035" num="0035">When the primary-side switching transistor 2 is turned off and the clamp diode 60 in the clamp unit 6 is conducted, an excitation current is discharged on the primary-side winding 10 to charge the clamp capacitor 61; in the charging process, the excitation current diminishes gradually and the voltage of the clamp capacitor 61 is higher than the input voltage, and therefore, the clamp capacitor 61 discharges electricity to the primary-side winding 10, which makes the voltages at the two ends of the primary-side winding 10 reverse their directions compared with the voltages existent when the primary-side switching<!-- EPO <DP n="9"> --> transistor 2 is turned on; correspondingly, the alternating currents generated on the secondary-side winding 11, the second auxiliary winding 44 and the first auxiliary winding 43, the first control signal, and the second control signal are also reversed; at this time, the first control signal generated by the second auxiliary winding 44 is negative at the first end and positive at the second end; the second diode 45 is conducted, and the third diode 46 is cut off; the gate of the rectifier transistor 31 is on a low level, which makes the rectifier transistor 31 cut off; the gate of the P-channel enhancement mode field effect transistor 41 and the gate of the N-channel enhancement mode field effect transistor 40 are on high levels, which makes the P-channel enhancement mode field effect transistor 41 be in a cut-off state and makes the N-channel enhancement mode field effect transistor 40 be in a conducted state; the second control signal generated on the first auxiliary winding 43 is positive at the second end of the first auxiliary winding 43 and negative at the first end, and the first diode 42 is conducted; the first diode 42 and the N-channel enhancement mode field effect transistor 40 that are conducted make the gate of the free-wheeling transistor 30 be on a high level, and hence make the free-wheeling transistor 30 be in a conducted state; at this time, the output inductor 50 discharges an excitation current to the output end to provide an output voltage and keep outputting the direct current.</p><p id="p0036" num="0036">Through PWM or PFM control, the gate of the free-wheeling transistor 30 and the gate of the rectifier transistor 31 generate a waveform shown in <figref idrefs="f0002">FIG. 3</figref>; through continuous control, the output end outputs a steady output voltage, thereby providing a reliable load voltage for the load connected to the output end.</p><p id="p0037" num="0037">On the secondary side of the synchronous rectification apparatus, an insulated gate field effect transistor performs rectification control to reduce voltage drop and power loss, and further improve transformation efficiency of the synchronous rectification apparatus; moreover, the clamp capacitor 61 in the clamp unit 6 charges and discharges electricity, thereby providing a demagnetization voltage for the primary-side winding 10 and preventing damage caused by excessive voltage when the primary-side switching transistor 2 turns off.<!-- EPO <DP n="10"> --></p><heading id="h0007"><b>Embodiment 2</b></heading><p id="p0038" num="0038">In a second implementation scenario of the present invention, the circuit diagram of the synchronous rectification apparatus may be shown in <figref idrefs="f0002">FIG. 4</figref>, where the driver unit 5 includes:
<ul><li>an N-channel enhancement mode field effect transistor 40 and a P-channel enhancement mode field effect transistor 41, where a source of the N-channel enhancement mode field effect transistor 40 is connected to each of a source of the P-channel enhancement mode field effect transistor 41 and a gate of the free-wheeling transistor 30, where a gate of the N-channel enhancement mode field effect transistor 40 and a gate of the P-channel enhancement mode field effect transistor 41 are connected to each of a first end of the secondary-side winding 11 and a drain of the rectifier transistor 31; and</li><li>a first diode 42, where a cathode of the first diode 42 is connected to a drain of the N-channel enhancement mode field effect transistor 40, an anode of the first diode 42 is connected to a non-dotted terminal of the first auxiliary winding 43, a second end of the first auxiliary winding 43 is connected to each of a drain of the P-channel enhancement mode field effect transistor 41, a source of the rectifier transistor 31, and a source of the free-wheeling transistor 30, where</li><li>the first end of the primary-side winding 10 and a second end of the secondary-side winding 11 are mutual dotted terminals, and the second end of the first auxiliary winding 43 and a second end of the output inductor 50 are mutual dotted terminals.</li></ul></p><p id="p0039" num="0039">Optionally, in the second implementation scenario of the present invention, a gate of the rectifier transistor 31 and a drain of the free-wheeling transistor 30 are connected to each of the second end of the secondary-side winding 11 and the second end of the first auxiliary winding 43.</p><p id="p0040" num="0040">Optionally, the filter unit 5 includes:
<ul><li>a filter capacitor 51, where the first end of the output inductor 50 and one end of the filter capacitor 51 are both connected to the output end; and the other end of the filter capacitor 51 is connected to each of the second end of the first auxiliary winding 43, the source of the free-wheeling transistor 30, and the source of the rectifier transistor 31.</li></ul><!-- EPO <DP n="11"> --></p><p id="p0041" num="0041">Optionally, the clamp unit 6 includes:
<ul><li>a clamp diode 60 and a clamp capacitor 61, where one end of the clamp capacitor 61 is connected to each of the second end of the primary-side winding 10 and the primary-side switching transistor 2, and the other end of the clamp capacitor 61 is connected to a drain of the clamp diode 60; and a source of the clamp diode 60 is grounded.</li></ul></p><p id="p0042" num="0042">By performing PWM or PFM, the on and off states of the primary-side switching transistor 2 and the clamp unit 6 are controlled, where the waveform of a signal for controlling the primary-side switching transistor 2 is opposite to the waveform of a signal for controlling the clamp diode 60 of the clamp unit 6.</p><p id="p0043" num="0043">When the primary-side switching transistor 2 is turned on and the clamp diode 60 of the clamp unit 6 is turned off, the input voltage of the input end is loaded onto the two ends of the primary-side winding 10 of the transformer unit 1, and, under effect of the voltage, mutual inductance occurs between the primary-side winding 10 and the secondary-side winding 11, and an alternating current is generated on the secondary-side winding 11 on the secondary side; the second end of the secondary-side winding 11 is positive, the first end is negative, and the alternating current serves as a first control signal; the gate of the rectifier transistor 31 is on a high level, which makes the rectifier transistor 31 conduct; the gate of the P-channel enhancement mode field effect transistor 41 is on a low level, which makes the P-channel enhancement mode field effect transistor 41 conduct; if the second end of the output inductor 50 in the filter unit 5 is positive and the first end is negative, the first auxiliary winding 43 of the driver unit 4 generates a second control signal, and, the second end is positive and the first end is negative, which make the gate of the free-wheeling transistor 30 be on a low level and the free-wheeling transistor 30 cut off; the rectified direct current is loaded onto the two ends of the filter capacitor 51 in the filter unit 5, and the direct current is filtered by the filter capacitor 51 and the output inductor 50 to filter out noise in the direct current, and the filtered direct current is output to the output end.</p><p id="p0044" num="0044">When the primary-side switching transistor 2 is turned off and the clamp diode 60 in the clamp unit 6 is conducted, an excitation current is discharged on the primary-side winding 10 to charge the clamp capacitor 61; in the charging process, the excitation current diminishes gradually and the voltage of the clamp capacitor 61 is higher than the input<!-- EPO <DP n="12"> --> voltage, and therefore, the clamp capacitor 61 discharges electricity to the primary-side winding 10, which makes the voltages at the two ends of the primary-side winding 10 reverse their directions compared with the voltages existent when the switching transistor 20 is turned on; correspondingly, the alternating currents generated on the secondary-side winding 11 and the first auxiliary winding 43 as well as the second control signal are also reversed, where the alternating currents also serve as a first control signal; the gate of the rectifier transistor 31 is on a low level, which makes the rectifier transistor 31 cut off; the gate of the P-channel enhancement mode field effect transistor 41 and the gate of the N-channel enhancement mode field effect transistor are on high levels, which makes the P-channel enhancement mode field effect transistor 41 cut off and makes the N-channel enhancement mode field effect transistor 40conduct; the second end of the output inductor 50 is negative and the first end is positive, and, under mutual inductance between the first auxiliary winding 43 and the output inductor 50, the second end of the first auxiliary winding 43 is negative and the first end is positive; the first diode 42 is conducted and the gate of the free-wheeling transistor 30 is on a high level, which makes the free-wheeling transistor 30 conduct; and at this time, the output inductor 50 discharges an excitation current to the output end to provide an output voltage and keep outputting the direct current.</p><p id="p0045" num="0045">Through PWM or PFM control, the gate of the free-wheeling transistor 30 and the gate of the rectifier transistor 31 generate a waveform shown in <figref idrefs="f0002">FIG. 3</figref>; through continuous control, the output end outputs a steady output voltage, thereby providing a reliable load voltage for the load connected to the output end.</p><p id="p0046" num="0046">With the synchronous rectification apparatus provided in the embodiment of the present invention, in a synchronous rectifier circuit, a driver unit controls a rectifier transistor and a free-wheeling transistor in a rectifier unit according to a first control signal generated by a secondary-side winding of a transformer unit and a second control signal generated by mutual inductance between the driver unit and an output inductor of the filter unit, thereby using the control signal generated by the secondary side to control rectification of the secondary-side alternating current, avoiding time sequence difference between the control signal and the alternating current, improving transformation efficiency of synchronous<!-- EPO <DP n="13"> --> rectification, reducing electric components required and the area occupied by the synchronous rectification power supply, and reducing costs.</p><p id="p0047" num="0047">On the secondary side of the synchronous rectification apparatus, an insulated gate field effect transistor performs rectification control to reduce voltage drop and power loss, and further improve transformation efficiency of the synchronous rectification apparatus; moreover, the clamp capacitor 61 in the clamp unit 6 charges and discharges electricity, thereby providing a demagnetization voltage for the primary-side winding 10 and preventing damage caused by excessive voltage when the primary-side switching transistor 2 turns off.</p><p id="p0048" num="0048">Finally, an embodiment of the present invention provides a synchronous rectification power supply, where the power supply includes a synchronous rectification apparatus disclosed in the preceding embodiments. For the detailed implementations of the apparatus, refer to the preceding embodiments; and they are not described here any further. The synchronous rectification power supply that employs the apparatus can also use the control signal generated on the secondary side to control rectification of the secondary-side alternating current, thereby avoiding time sequence difference between the control signal and the alternating current, improving transformation efficiency of synchronous rectification, reducing electric components required and the area occupied by the synchronous rectification power supply, and reducing costs.</p><p id="p0049" num="0049">The foregoing descriptions are merely specific embodiments of the present invention, but are not intended to limit the protection scope of the present invention. Any variation or replacement readily figured out by persons skilled in the art within the technical scope disclosed in the present invention shall fall within the protection scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.</p></description><claims mxw-id="PCLM56976282" lang="EN" load-source="patent-office"><!-- EPO <DP n="14"> --><claim id="c-en-0001" num="0001"><claim-text>A synchronous rectification apparatus, comprising a transformer unit, a primary-side switching transistor, a rectifier unit, a driver unit, a filter unit, and a clamp unit, wherein:
<claim-text>a first end of a primary-side winding of the transformer unit is connected to an input end, a second end of the primary-side winding is connected to each of the primary-side switching transistor and the clamp unit, and a secondary-side winding of the transformer unit is connected to each of the rectifier unit and the driver unit; the rectifier unit is connected to each of the driver unit and the filter unit; a first end of an output inductor in the filter unit is connected to an output end; mutual inductance occurs between the output inductor and a first auxiliary winding in the driver unit; and a source of the primary-side switching transistor is grounded;</claim-text>
<claim-text>the clamp unit is configured to provide a demagnetization voltage for the primary-side winding when the primary-side switching transistor is turned off;</claim-text>
<claim-text>the transformer unit is configured to generate an alternating current and a first control signal at the secondary-side winding;</claim-text>
<claim-text>the filter unit is configured to filter a pulsating direct current output by the rectifier unit to form and output a direct current, and generate a second control signal; and</claim-text>
<claim-text>the driver unit is configured to drive a rectifier transistor and a free-wheeling transistor in the rectifier unit to rectify an alternating current according to the first control signal and the second control signal.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The apparatus according to claim 1, wherein the driver unit comprises:
<claim-text>an N-channel enhancement mode field effect transistor and a P-channel enhancement mode field effect transistor, wherein a source of the N-channel enhancement mode field effect transistor is connected to each of a source of the P-channel enhancement mode field effect transistor and a gate of the free-wheeling transistor;</claim-text>
<claim-text>a first diode, wherein a cathode of the first diode is connected to a drain of the N-channel enhancement mode field effect transistor, an anode of the first diode is connected<!-- EPO <DP n="15"> --> to a first end of the first auxiliary winding, a second end of the first auxiliary winding is connected to each of a drain of the P-channel enhancement mode field effect transistor, a source of the rectifier transistor, and a source of the free-wheeling transistor;</claim-text>
<claim-text>a second auxiliary winding, wherein a first end of the second auxiliary winding is connected to a gate of the rectifier transistor, a second end of the second auxiliary winding is connected to each of a gate of the N-channel enhancement mode field effect transistor and a gate of the P-channel enhancement mode field effect transistor, and mutual inductance occurs between the second auxiliary winding and the primary-side winding of the transformer unit;</claim-text>
<claim-text>a second diode and a third diode, wherein a cathode of the second diode and a cathode of the third diode are respectively connected to the first end and the second end of the second auxiliary winding, and an anode of the second diode and an anode of the third diode are connected to each of the source of the rectifier transistor and the source of the free-wheeling transistor; and</claim-text>
<claim-text>the first end of the primary-side winding and the first end of the second auxiliary winding are mutual dotted terminals, and the second end of the first auxiliary winding and a second end of the output inductor are mutual dotted terminals.</claim-text></claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The apparatus according to claim 2, wherein:
<claim-text>a drain of the rectifier transistor is connected to a first end of the secondary-side winding of the transformer unit, and a drain of the free-wheeling transistor is connected to each of a second end of the secondary-side winding and the second end of the output inductor; and</claim-text>
<claim-text>the first end of the primary-side winding and the second end of the secondary-side winding are mutual dotted terminals.</claim-text></claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The apparatus according to claim 3, wherein:
<claim-text>the filter unit further comprises a filter capacitor, wherein the first end of the output inductor and one end of the filter capacitor are both connected to the output end; and the other end of the filter capacitor is connected to each of the second end of the first auxiliary winding, the source of the free-wheeling transistor and the source of the rectifier transistor, the anode of the second diode, and the anode of the third diode.</claim-text></claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The apparatus according to claim 1, wherein the driver unit comprises:<!-- EPO <DP n="16"> -->
<claim-text>an N-channel enhancement mode field effect transistor and a P-channel enhancement mode field effect transistor, wherein a source of the N-channel enhancement mode field effect transistor is connected to each of a source of the P-channel enhancement mode field effect transistor and a gate of the free-wheeling transistor, wherein a gate of the N-channel enhancement mode field effect transistor and a gate of the P-channel enhancement mode field effect transistor are connected to each of a first end of the secondary-side winding and a drain of the rectifier transistor;</claim-text>
<claim-text>a first diode, wherein a cathode of the first diode is connected to a drain of the N-channel enhancement mode field effect transistor, an anode of the first diode is connected to a first end of the first auxiliary winding, a second end of the first auxiliary winding is connected to each of a drain of the P-channel enhancement mode field effect transistor, a source of the rectifier transistor, and a source of the free-wheeling transistor; and</claim-text>
<claim-text>the first end of the primary-side winding and a second end of the secondary-side winding are mutual dotted terminals, and the second end of the first auxiliary winding and a second end of the output inductor are mutual dotted terminals.</claim-text></claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The apparatus according to claim 5, wherein:
<claim-text>a gate of the rectifier transistor and a drain of the free-wheeling transistor are connected to each of the second end of the secondary-side winding and the second end of the first auxiliary winding.</claim-text></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The apparatus according to claim 6, wherein:
<claim-text>the filter unit further comprises a filter capacitor, wherein the first end of the output inductor and one end of the filter capacitor are both connected to the output end; and the other end of the filter capacitor is connected to each of the second end of the first auxiliary winding, the source of the free-wheeling transistor, and the source of the rectifier transistor.</claim-text></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The apparatus according to any one of claims 1 to 7, wherein the clamp unit comprises:
<claim-text>a clamp diode and a clamp capacitor, wherein one end of the clamp capacitor is connected to each of the second end of the primary-side winding and the primary-side switching transistor, and the other end of the clamp capacitor is connected to a drain of the clamp diode; and a source of the clamp diode is grounded.</claim-text><!-- EPO <DP n="17"> --></claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>A synchronous rectification power supply, wherein<br/>
the power supply comprises the synchronous rectification apparatus specified in any one of claims 1 to 8.</claim-text></claim></claims><drawings mxw-id="PDW16667063" load-source="patent-office"><!-- EPO <DP n="18"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="154" he="195" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> --><figure id="f0002" num="3,4"><img id="if0002" file="imgf0002.tif" wi="165" he="215" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="165" he="222" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="165" he="233" type="tif"/><doc-page id="srep0003" file="srep0003.tif" wi="164" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
