Info: Generated by version: 18.0 build 219
Info: Starting: Create simulation model
Info: qsys-generate D:\Pluzhnik\quartus_projects\image_processing\div_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\Pluzhnik\quartus_projects\image_processing\div_ip --family="Cyclone 10 GX" --part=10CX220YF780I5G
: div_ip.lpm_divide_0: Targeting device family: Cyclone 10 GX.
Info: div_ip: "Transforming system: div_ip"
Info: div_ip: Running transform generation_view_transform
Info: div_ip: Running transform generation_view_transform took 0.000s
Info: lpm_divide_0: Running transform generation_view_transform
Info: lpm_divide_0: Running transform generation_view_transform took 0.000s
Info: div_ip: Running transform interconnect_transform_chooser
Info: div_ip: Running transform interconnect_transform_chooser took 0.105s
Info: div_ip: "Naming system components in system: div_ip"
Info: div_ip: "Processing generation queue"
Info: div_ip: "Generating: div_ip"
Info: div_ip: "Generating: div_ip_lpm_divide_180_v254ida"
Info: lpm_divide_0: Generating top-level entity div_ip_lpm_divide_180_v254ida.
Info: div_ip: Done "div_ip" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in D:/Pluzhnik/quartus_projects/image_processing/div_ip/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in D:/Pluzhnik/quartus_projects/image_processing/div_ip/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Pluzhnik/quartus_projects/image_processing/div_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Pluzhnik\quartus_projects\image_processing\div_ip.ip --block-symbol-file --output-directory=D:\Pluzhnik\quartus_projects\image_processing\div_ip --family="Cyclone 10 GX" --part=10CX220YF780I5G
: div_ip.lpm_divide_0: Targeting device family: Cyclone 10 GX.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Pluzhnik\quartus_projects\image_processing\div_ip.ip --synthesis=VERILOG --greybox --output-directory=D:\Pluzhnik\quartus_projects\image_processing\div_ip --family="Cyclone 10 GX" --part=10CX220YF780I5G
: div_ip.lpm_divide_0: Targeting device family: Cyclone 10 GX.
Info: div_ip: "Transforming system: div_ip"
Info: div_ip: Running transform generation_view_transform
Info: div_ip: Running transform generation_view_transform took 0.000s
Info: lpm_divide_0: Running transform generation_view_transform
Info: lpm_divide_0: Running transform generation_view_transform took 0.000s
Info: div_ip: Running transform interconnect_transform_chooser
Info: div_ip: Running transform interconnect_transform_chooser took 0.025s
Info: div_ip: "Naming system components in system: div_ip"
Info: div_ip: "Processing generation queue"
Info: div_ip: "Generating: div_ip"
Info: div_ip: "Generating: div_ip_lpm_divide_180_v254ida"
Info: lpm_divide_0: Generating top-level entity div_ip_lpm_divide_180_v254ida.
Info: div_ip: Done "div_ip" with 2 modules, 2 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in div_ip. No files generated.
Info: Finished: Generate IP Core Documentation
