#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 10 16:57:39 2022
# Process ID: 41452
# Current directory: D:/Vteacher/OExp00/OExp00-Element
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39460 D:\Vteacher\OExp00\OExp00-Element\OExp00-Element.xpr
# Log file: D:/Vteacher/OExp00/OExp00-Element/vivado.log
# Journal file: D:/Vteacher/OExp00/OExp00-Element\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd}
file mkdir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/new
close [ open D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/new/TEST.v w ]
add_files D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/new/TEST.v
update_compile_order -fileset sources_1
file mkdir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_bd_design {D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd}
open_bd_design {D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd}
create_ip -name srl32 -vendor xilinx.com -library user -version 1.0 -module_name srl32_0
generate_target {instantiation_template} [get_files d:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/ip/srl32_0/srl32_0.xci]
set_property generate_synth_checkpoint false [get_files  d:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/ip/srl32_0/srl32_0.xci]
generate_target all [get_files  d:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/ip/srl32_0/srl32_0.xci]
export_ip_user_files -of_objects [get_files d:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/ip/srl32_0/srl32_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/ip/srl32_0/srl32_0.xci] -directory D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files/sim_scripts -ip_user_files_dir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files -ipstatic_source_dir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/modelsim} {questa=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/questa} {riviera=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/riviera} {activehdl=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property synth_checkpoint_mode Hierarchical [get_files  D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd]
generate_target all [get_files  D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd]
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX2T1_64_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX2T1_5_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX2T1_8_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX2T1_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX4T1_5_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX4T1_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX8T1_8_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_MUX8T1_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_and32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_or32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_nor32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_xor32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_or_bit_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_add_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_addc_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_srl32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_SignalExt_32_0_0] }
catch { config_ip_cache -export [get_ips -all OExp00_Element_Ext_imm16_0_0] }
export_ip_user_files -of_objects [get_files D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd]
launch_runs OExp00_Element_MUX2T1_64_0_0_synth_1 OExp00_Element_MUX2T1_5_0_0_synth_1 OExp00_Element_MUX2T1_8_0_0_synth_1 OExp00_Element_MUX2T1_32_0_0_synth_1 OExp00_Element_MUX4T1_5_0_0_synth_1 OExp00_Element_MUX4T1_32_0_0_synth_1 OExp00_Element_MUX8T1_8_0_0_synth_1 OExp00_Element_MUX8T1_32_0_0_synth_1 OExp00_Element_and32_0_0_synth_1 OExp00_Element_or32_0_0_synth_1 OExp00_Element_nor32_0_0_synth_1 OExp00_Element_xor32_0_0_synth_1 OExp00_Element_or_bit_32_0_0_synth_1 OExp00_Element_add_32_0_0_synth_1 OExp00_Element_addc_32_0_0_synth_1 OExp00_Element_srl32_0_0_synth_1 OExp00_Element_SignalExt_32_0_0_synth_1 OExp00_Element_Ext_imm16_0_0_synth_1 -jobs 4
wait_on_run OExp00_Element_MUX2T1_64_0_0_synth_1
wait_on_run OExp00_Element_MUX2T1_5_0_0_synth_1
wait_on_run OExp00_Element_MUX2T1_8_0_0_synth_1
wait_on_run OExp00_Element_MUX2T1_32_0_0_synth_1
wait_on_run OExp00_Element_MUX4T1_5_0_0_synth_1
wait_on_run OExp00_Element_MUX4T1_32_0_0_synth_1
wait_on_run OExp00_Element_MUX8T1_8_0_0_synth_1
wait_on_run OExp00_Element_MUX8T1_32_0_0_synth_1
wait_on_run OExp00_Element_and32_0_0_synth_1
wait_on_run OExp00_Element_or32_0_0_synth_1
wait_on_run OExp00_Element_nor32_0_0_synth_1
wait_on_run OExp00_Element_xor32_0_0_synth_1
wait_on_run OExp00_Element_or_bit_32_0_0_synth_1
wait_on_run OExp00_Element_add_32_0_0_synth_1
wait_on_run OExp00_Element_addc_32_0_0_synth_1
wait_on_run OExp00_Element_srl32_0_0_synth_1
wait_on_run OExp00_Element_SignalExt_32_0_0_synth_1
wait_on_run OExp00_Element_Ext_imm16_0_0_synth_1
export_simulation -of_objects [get_files D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.srcs/sources_1/bd/OExp00_Element/OExp00_Element.bd] -directory D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files/sim_scripts -ip_user_files_dir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files -ipstatic_source_dir D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/modelsim} {questa=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/questa} {riviera=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/riviera} {activehdl=D:/Vteacher/OExp00/OExp00-Element/OExp00-Element.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run OExp00_Element_MUX4T1_5_0_0_synth_1
reset_run OExp00_Element_MUX4T1_32_0_0_synth_1
reset_run OExp00_Element_MUX8T1_8_0_0_synth_1
reset_run OExp00_Element_MUX8T1_32_0_0_synth_1
reset_run OExp00_Element_and32_0_0_synth_1
reset_run OExp00_Element_or32_0_0_synth_1
reset_run OExp00_Element_nor32_0_0_synth_1
reset_run OExp00_Element_xor32_0_0_synth_1
reset_run OExp00_Element_or_bit_32_0_0_synth_1
reset_run OExp00_Element_add_32_0_0_synth_1
reset_run OExp00_Element_addc_32_0_0_synth_1
reset_run OExp00_Element_srl32_0_0_synth_1
reset_run OExp00_Element_SignalExt_32_0_0_synth_1
reset_run OExp00_Element_Ext_imm16_0_0_synth_1
reset_run OExp00_Element_MUX2T1_64_0_0_synth_1
reset_run OExp00_Element_MUX2T1_5_0_0_synth_1
reset_run OExp00_Element_MUX2T1_8_0_0_synth_1
reset_run OExp00_Element_MUX2T1_32_0_0_synth_1
