\ Model Lower_Layer_Optimisation
\ LP format - for model browsing. Use MPS format to capture full model detail.
\ Signature: 0x23c21671f158589c
Minimize
  0 P_dc[0] + 0 P_dc[1] + 0 P_dc[2] + 0 P_dc[3] + 0 P_dc[4] + 0 P_dc[5]
   + 0 P_dc[6] + 0 P_dc[7] + 0 P_dc[8] + 0 P_dc[9] + 0 P_dc[10]
   + 0 P_dc[11] + 0 P_dc[12] + 0 P_dc[13] + 0 P_dc[14] + 0 P_dc[15]
   + 0 P_dc[16] + 0 P_dc[17] + 0 P_dc[18] + 0 P_dc[19] + 0 P_dc[20]
   + 0 P_dc[21] + 0 P_dc[22] + 0 P_dc[23] + 0 P_dc[24] + 0 P_dc[25]
   + 0 P_dc[26] + 0 P_dc[27] + 0 P_dc[28] + 0 P_dc[29] + 0 P_dc[30]
   + 0 P_dc[31] + 0 P_dc[32] + 0 P_dc[33] + 0 P_dc[34] + 0 P_dc[35]
   + 0 P_dc[36] + 0 P_dc[37] + 0 P_dc[38] + 0 P_dc[39] + 0 P_dc[40]
   + 0 P_dc[41] + 0 P_dc[42] + 0 P_dc[43] + 0 P_dc[44] + 0 P_dc[45]
   + 0 P_dc[46] + 0 P_dc[47] + 4.65694e-06 H_sub[0] + 4.65694e-06 H_sub[1]
   + 4.65694e-06 H_sub[2] + 4.65694e-06 H_sub[3] + 4.65694e-06 H_sub[4]
   + 4.65694e-06 H_sub[5] + 4.65694e-06 H_sub[6] + 4.65694e-06 H_sub[7]
   + 4.65694e-06 H_sub[8] + 4.65694e-06 H_sub[9] + 4.65694e-06 H_sub[10]
   + 4.65694e-06 H_sub[11] + 4.65694e-06 H_sub[12] + 4.65694e-06 H_sub[13]
   + 4.65694e-06 H_sub[14] + 4.65694e-06 H_sub[15] + 4.65694e-06 H_sub[16]
   + 4.65694e-06 H_sub[17] + 4.65694e-06 H_sub[18] + 4.65694e-06 H_sub[19]
   + 4.65694e-06 H_sub[20] + 4.65694e-06 H_sub[21] + 4.65694e-06 H_sub[22]
   + 4.65694e-06 H_sub[23] + 4.65694e-06 H_sub[24] + 4.65694e-06 H_sub[25]
   + 4.65694e-06 H_sub[26] + 4.65694e-06 H_sub[27] + 4.65694e-06 H_sub[28]
   + 4.65694e-06 H_sub[29] + 4.65694e-06 H_sub[30] + 4.65694e-06 H_sub[31]
   + 4.65694e-06 H_sub[32] + 4.65694e-06 H_sub[33] + 4.65694e-06 H_sub[34]
   + 4.65694e-06 H_sub[35] + 4.65694e-06 H_sub[36] + 4.65694e-06 H_sub[37]
   + 4.65694e-06 H_sub[38] + 4.65694e-06 H_sub[39] + 4.65694e-06 H_sub[40]
   + 4.65694e-06 H_sub[41] + 4.65694e-06 H_sub[42] + 4.65694e-06 H_sub[43]
   + 4.65694e-06 H_sub[44] + 4.65694e-06 H_sub[45] + 4.65694e-06 H_sub[46]
   + 4.65694e-06 H_sub[47] + 0.01465 Pimp[0] + 0.01465 Pimp[1]
   + 0.01465 Pimp[2] + 0.01465 Pimp[3] + 0.01465 Pimp[4] + 0.01465 Pimp[5]
   + 0.01465 Pimp[6] + 0.01465 Pimp[7] + 0.01465 Pimp[8] + 0.01465 Pimp[9]
   + 0.01465 Pimp[10] + 0.01465 Pimp[11] + 0.013575 Pimp[12]
   + 0.013575 Pimp[13] + 0.013575 Pimp[14] + 0.013575 Pimp[15]
   + 0.013575 Pimp[16] + 0.013575 Pimp[17] + 0.013575 Pimp[18]
   + 0.013575 Pimp[19] + 0.013575 Pimp[20] + 0.013575 Pimp[21]
   + 0.013575 Pimp[22] + 0.013575 Pimp[23] + 0.013225 Pimp[24]
   + 0.013225 Pimp[25] + 0.013225 Pimp[26] + 0.013225 Pimp[27]
   + 0.013225 Pimp[28] + 0.013225 Pimp[29] + 0.013225 Pimp[30]
   + 0.013225 Pimp[31] + 0.013225 Pimp[32] + 0.013225 Pimp[33]
   + 0.013225 Pimp[34] + 0.013225 Pimp[35] + 0.013325 Pimp[36]
   + 0.013325 Pimp[37] + 0.013325 Pimp[38] + 0.013325 Pimp[39]
   + 0.013325 Pimp[40] + 0.013325 Pimp[41] + 0.013325 Pimp[42]
   + 0.013325 Pimp[43] + 0.013325 Pimp[44] + 0.013325 Pimp[45]
   + 0.013325 Pimp[46] + 0.013325 Pimp[47] - 0.00695 Pexp[0]
   - 0.00695 Pexp[1] - 0.00695 Pexp[2] - 0.00695 Pexp[3] - 0.00695 Pexp[4]
   - 0.00695 Pexp[5] - 0.00695 Pexp[6] - 0.00695 Pexp[7] - 0.00695 Pexp[8]
   - 0.00695 Pexp[9] - 0.00695 Pexp[10] - 0.00695 Pexp[11]
   - 0.007325 Pexp[12] - 0.007325 Pexp[13] - 0.007325 Pexp[14]
   - 0.007325 Pexp[15] - 0.007325 Pexp[16] - 0.007325 Pexp[17]
   - 0.007325 Pexp[18] - 0.007325 Pexp[19] - 0.007325 Pexp[20]
   - 0.007325 Pexp[21] - 0.007325 Pexp[22] - 0.007325 Pexp[23]
   - 0.00695 Pexp[24] - 0.00695 Pexp[25] - 0.00695 Pexp[26]
   - 0.00695 Pexp[27] - 0.00695 Pexp[28] - 0.00695 Pexp[29]
   - 0.00695 Pexp[30] - 0.00695 Pexp[31] - 0.00695 Pexp[32]
   - 0.00695 Pexp[33] - 0.00695 Pexp[34] - 0.00695 Pexp[35]
   - 0.0058 Pexp[36] - 0.0058 Pexp[37] - 0.0058 Pexp[38] - 0.0058 Pexp[39]
   - 0.0058 Pexp[40] - 0.0058 Pexp[41] - 0.0058 Pexp[42] - 0.0058 Pexp[43]
   - 0.0058 Pexp[44] - 0.0058 Pexp[45] - 0.0058 Pexp[46] - 0.0058 Pexp[47]
Subject To
 initial_states_X_1[0]: rack_1[0,0] = 1.217950715108903
 initial_states_X_1[1]: rack_1[1,0] = 1.217950715088512
 initial_states_X_1[2]: rack_1[2,0] = 3.072088275398818
 initial_states_X_1[3]: rack_1[3,0] = 3.07208827534414
 initial_states_SoC: SoC[0] = 0.5000000470782514
 initial_inputs_U_0[0]: U[0,0] = 1.75962e-05
 initial_inputs_U_0[1]: U[1,0] = 0.0999999656293018
 initial_inputs_U_0[2]: U[2,0] = 155.7312782509444
 initial_inputs_U_0[3]: U[3,0] = 155.731278253534
 initial_LBW[0]: L_BW[0,0] = 0
 initial_LBW[1]: L_BW[1,0] = 0
 end_of_day_workload: L_BW[0,1] + L_BW[0,2] + L_BW[0,3] + L_BW[0,4]
   + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8] + L_BW[0,9] + L_BW[0,10]
   + L_BW[0,11] + L_BW[0,12] + L_BW[0,13] + L_BW[0,14] + L_BW[0,15]
   + L_BW[0,16] + L_BW[0,17] + L_BW[0,18] + L_BW[0,19] + L_BW[0,20]
   + L_BW[0,21] + L_BW[0,22] + L_BW[0,23] + L_BW[0,24] + L_BW[0,25]
   + L_BW[0,26] + L_BW[0,27] + L_BW[0,28] + L_BW[0,29] + L_BW[0,30]
   + L_BW[0,31] + L_BW[0,32] + L_BW[0,33] + L_BW[0,34] + L_BW[0,35]
   + L_BW[0,36] + L_BW[0,37] + L_BW[0,38] + L_BW[0,39] + L_BW[0,40]
   + L_BW[0,41] + L_BW[0,42] + L_BW[0,43] + L_BW[0,44] + L_BW[0,45]
   + L_BW[0,46] + L_BW[0,47] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3]
   + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9]
   + L_BW[1,10] + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14]
   + L_BW[1,15] + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19]
   + L_BW[1,20] + L_BW[1,21] + L_BW[1,22] + L_BW[1,23] + L_BW[1,24]
   + L_BW[1,25] + L_BW[1,26] + L_BW[1,27] + L_BW[1,28] + L_BW[1,29]
   + L_BW[1,30] + L_BW[1,31] + L_BW[1,32] + L_BW[1,33] + L_BW[1,34]
   + L_BW[1,35] + L_BW[1,36] + L_BW[1,37] + L_BW[1,38] + L_BW[1,39]
   + L_BW[1,40] + L_BW[1,41] + L_BW[1,42] + L_BW[1,43] + L_BW[1,44]
   + L_BW[1,45] + L_BW[1,46] + L_BW[1,47] = 2106.046312333319
 final_SoC_equals_initial: SoC[47] = 0.5000000470782514
 total_load_0: - L_BW[0,0] - L_BW[1,0] + L[0] = 186.9798025077623
 cumulative_batch_feasibility_0: L_BW[0,0] + L_BW[1,0]
   <= 33.99632772868401
 A_DC_0: 300 A_DC[0] >= 186.9798025077623
 qos_delay_0: 240 A_DC[0] <= 186.9798025077623
 avg_TRCU_0: - U[0,0] + Avg_TRCU[0] = 0
 avg_TO_0: - 0.5 rack_1[2,0] - 0.5 rack_1[3,0] + Avg_TO[0] = 0
 cooling_power_0: - 0.2857142857142857 H_1[0] + P_source[0] = 0
 total_cooling_power_0: - P_source[0] - P_fan[0] + P_cooling[0] = 0
 heat_balance_0: H_sub[0] + H_1[0] = 0
 total_load_1: - L_BW[0,1] - L_BW[1,1] + L[1] = 188.0826618424563
 cumulative_batch_feasibility_1: L_BW[0,0] + L_BW[0,1] + L_BW[1,0]
   + L_BW[1,1] <= 68.19317533640333
 A_DC_1: 300 A_DC[1] >= 188.0826618424563
 qos_delay_1: 240 A_DC[1] <= 188.0826618424563
 avg_TRCU_1: - U[0,1] + Avg_TRCU[1] = 0
 avg_TO_1: - 0.5 rack_1[2,1] - 0.5 rack_1[3,1] + Avg_TO[1] = 0
 cooling_power_1: - 0.2857142857142857 H_1[1] + P_source[1] = 0
 total_cooling_power_1: - P_source[1] - P_fan[1] + P_cooling[1] = 0
 heat_balance_1: H_sub[1] + H_1[1] = 0
 total_load_2: - L_BW[0,2] - L_BW[1,2] + L[2] = 173.9267691086057
 cumulative_batch_feasibility_2: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] <= 99.81622426524072
 A_DC_2: 300 A_DC[2] >= 173.9267691086057
 qos_delay_2: 240 A_DC[2] <= 173.9267691086057
 avg_TRCU_2: - U[0,2] + Avg_TRCU[2] = 0
 avg_TO_2: - 0.5 rack_1[2,2] - 0.5 rack_1[3,2] + Avg_TO[2] = 0
 cooling_power_2: - 0.2857142857142857 H_1[2] + P_source[2] = 0
 total_cooling_power_2: - P_source[2] - P_fan[2] + P_cooling[2] = 0
 heat_balance_2: H_sub[2] + H_1[2] = 0
 total_load_3: - L_BW[0,3] - L_BW[1,3] + L[3] = 183.9123740152435
 cumulative_batch_feasibility_3: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3]
   <= 133.2548377225577
 A_DC_3: 300 A_DC[3] >= 183.9123740152435
 qos_delay_3: 240 A_DC[3] <= 183.9123740152435
 avg_TRCU_3: - U[0,3] + Avg_TRCU[3] = 0
 avg_TO_3: - 0.5 rack_1[2,3] - 0.5 rack_1[3,3] + Avg_TO[3] = 0
 cooling_power_3: - 0.2857142857142857 H_1[3] + P_source[3] = 0
 total_cooling_power_3: - P_source[3] - P_fan[3] + P_cooling[3] = 0
 heat_balance_3: H_sub[3] + H_1[3] = 0
 total_load_4: - L_BW[0,4] - L_BW[1,4] + L[4] = 174.3613161359217
 cumulative_batch_feasibility_4: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3]
   + L_BW[1,4] <= 164.9568952018161
 A_DC_4: 300 A_DC[4] >= 174.3613161359217
 qos_delay_4: 240 A_DC[4] <= 174.3613161359217
 avg_TRCU_4: - U[0,4] + Avg_TRCU[4] = 0
 avg_TO_4: - 0.5 rack_1[2,4] - 0.5 rack_1[3,4] + Avg_TO[4] = 0
 cooling_power_4: - 0.2857142857142857 H_1[4] + P_source[4] = 0
 total_cooling_power_4: - P_source[4] - P_fan[4] + P_cooling[4] = 0
 heat_balance_4: H_sub[4] + H_1[4] = 0
 total_load_5: - L_BW[0,5] - L_BW[1,5] + L[5] = 188.5512760348561
 cumulative_batch_feasibility_5: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2]
   + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] <= 199.2389453899718
 A_DC_5: 300 A_DC[5] >= 188.5512760348561
 qos_delay_5: 240 A_DC[5] <= 188.5512760348561
 avg_TRCU_5: - U[0,5] + Avg_TRCU[5] = 0
 avg_TO_5: - 0.5 rack_1[2,5] - 0.5 rack_1[3,5] + Avg_TO[5] = 0
 cooling_power_5: - 0.2857142857142857 H_1[5] + P_source[5] = 0
 total_cooling_power_5: - P_source[5] - P_fan[5] + P_cooling[5] = 0
 heat_balance_5: H_sub[5] + H_1[5] = 0
 total_load_6: - L_BW[0,6] - L_BW[1,6] + L[6] = 176.7704770616979
 cumulative_batch_feasibility_6: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[1,0] + L_BW[1,1]
   + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6]
   <= 231.3790321284623
 A_DC_6: 300 A_DC[6] >= 176.7704770616979
 qos_delay_6: 240 A_DC[6] <= 176.7704770616979
 avg_TRCU_6: - U[0,6] + Avg_TRCU[6] = 0
 avg_TO_6: - 0.5 rack_1[2,6] - 0.5 rack_1[3,6] + Avg_TO[6] = 0
 cooling_power_6: - 0.2857142857142857 H_1[6] + P_source[6] = 0
 total_cooling_power_6: - P_source[6] - P_fan[6] + P_cooling[6] = 0
 heat_balance_6: H_sub[6] + H_1[6] = 0
 total_load_7: - L_BW[0,7] - L_BW[1,7] + L[7] = 178.6186719962352
 cumulative_batch_feasibility_7: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[1,0]
   + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6]
   + L_BW[1,7] <= 263.8551543095959
 A_DC_7: 300 A_DC[7] >= 178.6186719962352
 qos_delay_7: 240 A_DC[7] <= 178.6186719962352
 avg_TRCU_7: - U[0,7] + Avg_TRCU[7] = 0
 avg_TO_7: - 0.5 rack_1[2,7] - 0.5 rack_1[3,7] + Avg_TO[7] = 0
 cooling_power_7: - 0.2857142857142857 H_1[7] + P_source[7] = 0
 total_cooling_power_7: - P_source[7] - P_fan[7] + P_cooling[7] = 0
 heat_balance_7: H_sub[7] + H_1[7] = 0
 total_load_8: - L_BW[0,8] - L_BW[1,8] + L[8] = 181.9641143608546
 cumulative_batch_feasibility_8: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5]
   + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] <= 296.9395387388422
 A_DC_8: 300 A_DC[8] >= 181.9641143608546
 qos_delay_8: 240 A_DC[8] <= 181.9641143608546
 avg_TRCU_8: - U[0,8] + Avg_TRCU[8] = 0
 avg_TO_8: - 0.5 rack_1[2,8] - 0.5 rack_1[3,8] + Avg_TO[8] = 0
 cooling_power_8: - 0.2857142857142857 H_1[8] + P_source[8] = 0
 total_cooling_power_8: - P_source[8] - P_fan[8] + P_cooling[8] = 0
 heat_balance_8: H_sub[8] + H_1[8] = 0
 total_load_9: - L_BW[0,9] - L_BW[1,9] + L[9] = 178.8066547613317
 cumulative_batch_feasibility_9: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4]
   + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9]
   <= 329.4498396045389
 A_DC_9: 300 A_DC[9] >= 178.8066547613317
 qos_delay_9: 240 A_DC[9] <= 178.8066547613317
 avg_TRCU_9: - U[0,9] + Avg_TRCU[9] = 0
 avg_TO_9: - 0.5 rack_1[2,9] - 0.5 rack_1[3,9] + Avg_TO[9] = 0
 cooling_power_9: - 0.2857142857142857 H_1[9] + P_source[9] = 0
 total_cooling_power_9: - P_source[9] - P_fan[9] + P_cooling[9] = 0
 heat_balance_9: H_sub[9] + H_1[9] = 0
 total_load_10: - L_BW[0,10] - L_BW[1,10] + L[10] = 173.7304917359448
 cumulative_batch_feasibility_10: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3]
   + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9]
   + L_BW[1,10] <= 361.037201738347
 A_DC_10: 300 A_DC[10] >= 173.7304917359448
 qos_delay_10: 240 A_DC[10] <= 173.7304917359448
 avg_TRCU_10: - U[0,10] + Avg_TRCU[10] = 0
 avg_TO_10: - 0.5 rack_1[2,10] - 0.5 rack_1[3,10] + Avg_TO[10] = 0
 cooling_power_10: - 0.2857142857142857 H_1[10] + P_source[10] = 0
 total_cooling_power_10: - P_source[10] - P_fan[10] + P_cooling[10] = 0
 heat_balance_10: H_sub[10] + H_1[10] = 0
 total_load_11: - L_BW[0,11] - L_BW[1,11] + L[11] = 171.0191747345458
 cumulative_batch_feasibility_11: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[1,0] + L_BW[1,1]
   + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7]
   + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] <= 392.131597144628
 A_DC_11: 300 A_DC[11] >= 171.0191747345458
 qos_delay_11: 240 A_DC[11] <= 171.0191747345458
 avg_TRCU_11: - U[0,11] + Avg_TRCU[11] = 0
 avg_TO_11: - 0.5 rack_1[2,11] - 0.5 rack_1[3,11] + Avg_TO[11] = 0
 cooling_power_11: - 0.2857142857142857 H_1[11] + P_source[11] = 0
 total_cooling_power_11: - P_source[11] - P_fan[11] + P_cooling[11] = 0
 heat_balance_11: H_sub[11] + H_1[11] = 0
 total_load_12: - L_BW[0,12] - L_BW[1,12] + L[12] = 199.4752148112084
 cumulative_batch_feasibility_12: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[1,0]
   + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6]
   + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11]
   + L_BW[1,12] <= 435.4957742774994
 A_DC_12: 300 A_DC[12] >= 199.4752148112084
 qos_delay_12: 240 A_DC[12] <= 199.4752148112084
 avg_TRCU_12: - U[0,12] + Avg_TRCU[12] = 0
 avg_TO_12: - 0.5 rack_1[2,12] - 0.5 rack_1[3,12] + Avg_TO[12] = 0
 cooling_power_12: - 0.2857142857142857 H_1[12] + P_source[12] = 0
 total_cooling_power_12: - P_source[12] - P_fan[12] + P_cooling[12] = 0
 heat_balance_12: H_sub[12] + H_1[12] = 0
 total_load_13: - L_BW[0,13] - L_BW[1,13] + L[13] = 187.4020695562607
 cumulative_batch_feasibility_13: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5]
   + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] <= 476.235354615817
 A_DC_13: 300 A_DC[13] >= 187.4020695562607
 qos_delay_13: 240 A_DC[13] <= 187.4020695562607
 avg_TRCU_13: - U[0,13] + Avg_TRCU[13] = 0
 avg_TO_13: - 0.5 rack_1[2,13] - 0.5 rack_1[3,13] + Avg_TO[13] = 0
 cooling_power_13: - 0.2857142857142857 H_1[13] + P_source[13] = 0
 total_cooling_power_13: - P_source[13] - P_fan[13] + P_cooling[13] = 0
 heat_balance_13: H_sub[13] + H_1[13] = 0
 total_load_14: - L_BW[0,14] - L_BW[1,14] + L[14] = 193.5758886403585
 cumulative_batch_feasibility_14: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4]
   + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14]
   <= 518.3170695376341
 A_DC_14: 300 A_DC[14] >= 193.5758886403585
 qos_delay_14: 240 A_DC[14] <= 193.5758886403585
 avg_TRCU_14: - U[0,14] + Avg_TRCU[14] = 0
 avg_TO_14: - 0.5 rack_1[2,14] - 0.5 rack_1[3,14] + Avg_TO[14] = 0
 cooling_power_14: - 0.2857142857142857 H_1[14] + P_source[14] = 0
 total_cooling_power_14: - P_source[14] - P_fan[14] + P_cooling[14] = 0
 heat_balance_14: H_sub[14] + H_1[14] = 0
 total_load_15: - L_BW[0,15] - L_BW[1,15] + L[15] = 183.8584949097772
 cumulative_batch_feasibility_15: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2]
   + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8]
   + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12] + L_BW[1,13]
   + L_BW[1,14] + L_BW[1,15] <= 558.2863075614987
 A_DC_15: 300 A_DC[15] >= 183.8584949097772
 qos_delay_15: 240 A_DC[15] <= 183.8584949097772
 avg_TRCU_15: - U[0,15] + Avg_TRCU[15] = 0
 avg_TO_15: - 0.5 rack_1[2,15] - 0.5 rack_1[3,15] + Avg_TO[15] = 0
 cooling_power_15: - 0.2857142857142857 H_1[15] + P_source[15] = 0
 total_cooling_power_15: - P_source[15] - P_fan[15] + P_cooling[15] = 0
 heat_balance_15: H_sub[15] + H_1[15] = 0
 total_load_16: - L_BW[0,16] - L_BW[1,16] + L[16] = 158.2914789636082
 cumulative_batch_feasibility_16: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[1,0] + L_BW[1,1]
   + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7]
   + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12]
   + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16]
   <= 592.6974986405439
 A_DC_16: 300 A_DC[16] >= 158.2914789636082
 qos_delay_16: 240 A_DC[16] <= 158.2914789636082
 avg_TRCU_16: - U[0,16] + Avg_TRCU[16] = 0
 avg_TO_16: - 0.5 rack_1[2,16] - 0.5 rack_1[3,16] + Avg_TO[16] = 0
 cooling_power_16: - 0.2857142857142857 H_1[16] + P_source[16] = 0
 total_cooling_power_16: - P_source[16] - P_fan[16] + P_cooling[16] = 0
 heat_balance_16: H_sub[16] + H_1[16] = 0
 total_load_17: - L_BW[0,17] - L_BW[1,17] + L[17] = 198.5474604829979
 cumulative_batch_feasibility_17: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[1,0]
   + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6]
   + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11]
   + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16]
   + L_BW[1,17] <= 635.8599900498913
 A_DC_17: 300 A_DC[17] >= 198.5474604829979
 qos_delay_17: 240 A_DC[17] <= 198.5474604829979
 avg_TRCU_17: - U[0,17] + Avg_TRCU[17] = 0
 avg_TO_17: - 0.5 rack_1[2,17] - 0.5 rack_1[3,17] + Avg_TO[17] = 0
 cooling_power_17: - 0.2857142857142857 H_1[17] + P_source[17] = 0
 total_cooling_power_17: - P_source[17] - P_fan[17] + P_cooling[17] = 0
 heat_balance_17: H_sub[17] + H_1[17] = 0
 total_load_18: - L_BW[0,18] - L_BW[1,18] + L[18] = 191.166836375038
 cumulative_batch_feasibility_18: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5]
   + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] <= 677.4179979575083
 A_DC_18: 300 A_DC[18] >= 191.166836375038
 qos_delay_18: 240 A_DC[18] <= 191.166836375038
 avg_TRCU_18: - U[0,18] + Avg_TRCU[18] = 0
 avg_TO_18: - 0.5 rack_1[2,18] - 0.5 rack_1[3,18] + Avg_TO[18] = 0
 cooling_power_18: - 0.2857142857142857 H_1[18] + P_source[18] = 0
 total_cooling_power_18: - P_source[18] - P_fan[18] + P_cooling[18] = 0
 heat_balance_18: H_sub[18] + H_1[18] = 0
 total_load_19: - L_BW[0,19] - L_BW[1,19] + L[19] = 188.7761668937776
 cumulative_batch_feasibility_19: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4]
   + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19]
   <= 718.4562951083295
 A_DC_19: 300 A_DC[19] >= 188.7761668937776
 qos_delay_19: 240 A_DC[19] <= 188.7761668937776
 avg_TRCU_19: - U[0,19] + Avg_TRCU[19] = 0
 avg_TO_19: - 0.5 rack_1[2,19] - 0.5 rack_1[3,19] + Avg_TO[19] = 0
 cooling_power_19: - 0.2857142857142857 H_1[19] + P_source[19] = 0
 total_cooling_power_19: - P_source[19] - P_fan[19] + P_cooling[19] = 0
 heat_balance_19: H_sub[19] + H_1[19] = 0
 total_load_20: - L_BW[0,20] - L_BW[1,20] + L[20] = 202.7961623855044
 cumulative_batch_feasibility_20: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2]
   + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8]
   + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12] + L_BW[1,13]
   + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17] + L_BW[1,18]
   + L_BW[1,19] + L_BW[1,20] <= 762.5424173660479
 A_DC_20: 300 A_DC[20] >= 202.7961623855044
 qos_delay_20: 240 A_DC[20] <= 202.7961623855044
 avg_TRCU_20: - U[0,20] + Avg_TRCU[20] = 0
 avg_TO_20: - 0.5 rack_1[2,20] - 0.5 rack_1[3,20] + Avg_TO[20] = 0
 cooling_power_20: - 0.2857142857142857 H_1[20] + P_source[20] = 0
 total_cooling_power_20: - P_source[20] - P_fan[20] + P_cooling[20] = 0
 heat_balance_20: H_sub[20] + H_1[20] = 0
 total_load_21: - L_BW[0,21] - L_BW[1,21] + L[21] = 201.9755675069847
 cumulative_batch_feasibility_21: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[1,0] + L_BW[1,1]
   + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7]
   + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12]
   + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17]
   + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21]
   <= 806.4501494327836
 A_DC_21: 300 A_DC[21] >= 201.9755675069847
 qos_delay_21: 240 A_DC[21] <= 201.9755675069847
 avg_TRCU_21: - U[0,21] + Avg_TRCU[21] = 0
 avg_TO_21: - 0.5 rack_1[2,21] - 0.5 rack_1[3,21] + Avg_TO[21] = 0
 cooling_power_21: - 0.2857142857142857 H_1[21] + P_source[21] = 0
 total_cooling_power_21: - P_source[21] - P_fan[21] + P_cooling[21] = 0
 heat_balance_21: H_sub[21] + H_1[21] = 0
 total_load_22: - L_BW[0,22] - L_BW[1,22] + L[22] = 190.282787846624
 cumulative_batch_feasibility_22: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[1,0]
   + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6]
   + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11]
   + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16]
   + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21]
   + L_BW[1,22] <= 847.8159728777019
 A_DC_22: 300 A_DC[22] >= 190.282787846624
 qos_delay_22: 240 A_DC[22] <= 190.282787846624
 avg_TRCU_22: - U[0,22] + Avg_TRCU[22] = 0
 avg_TO_22: - 0.5 rack_1[2,22] - 0.5 rack_1[3,22] + Avg_TO[22] = 0
 cooling_power_22: - 0.2857142857142857 H_1[22] + P_source[22] = 0
 total_cooling_power_22: - P_source[22] - P_fan[22] + P_cooling[22] = 0
 heat_balance_22: H_sub[22] + H_1[22] = 0
 total_load_23: - L_BW[0,23] - L_BW[1,23] + L[23] = 188.6013592961835
 cumulative_batch_feasibility_23: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5]
   + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20]
   + L_BW[1,21] + L_BW[1,22] + L_BW[1,23] <= 888.8162683768724
 A_DC_23: 300 A_DC[23] >= 188.6013592961835
 qos_delay_23: 240 A_DC[23] <= 188.6013592961835
 avg_TRCU_23: - U[0,23] + Avg_TRCU[23] = 0
 avg_TO_23: - 0.5 rack_1[2,23] - 0.5 rack_1[3,23] + Avg_TO[23] = 0
 cooling_power_23: - 0.2857142857142857 H_1[23] + P_source[23] = 0
 total_cooling_power_23: - P_source[23] - P_fan[23] + P_cooling[23] = 0
 heat_balance_23: H_sub[23] + H_1[23] = 0
 total_load_24: - L_BW[0,24] - L_BW[1,24] + L[24] = 190.3096131728205
 cumulative_batch_feasibility_24: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4]
   + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20]
   + L_BW[1,21] + L_BW[1,22] + L_BW[1,23] + L_BW[1,24]
   <= 936.3936716700775
 A_DC_24: 300 A_DC[24] >= 190.3096131728205
 qos_delay_24: 240 A_DC[24] <= 190.3096131728205
 avg_TRCU_24: - U[0,24] + Avg_TRCU[24] = 0
 avg_TO_24: - 0.5 rack_1[2,24] - 0.5 rack_1[3,24] + Avg_TO[24] = 0
 cooling_power_24: - 0.2857142857142857 H_1[24] + P_source[24] = 0
 total_cooling_power_24: - P_source[24] - P_fan[24] + P_cooling[24] = 0
 heat_balance_24: H_sub[24] + H_1[24] = 0
 total_load_25: - L_BW[0,25] - L_BW[1,25] + L[25] = 195.9485051740856
 cumulative_batch_feasibility_25: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2]
   + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8]
   + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12] + L_BW[1,13]
   + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17] + L_BW[1,18]
   + L_BW[1,19] + L_BW[1,20] + L_BW[1,21] + L_BW[1,22] + L_BW[1,23]
   + L_BW[1,24] + L_BW[1,25] <= 985.380797963599
 A_DC_25: 300 A_DC[25] >= 195.9485051740856
 qos_delay_25: 240 A_DC[25] <= 195.9485051740856
 avg_TRCU_25: - U[0,25] + Avg_TRCU[25] = 0
 avg_TO_25: - 0.5 rack_1[2,25] - 0.5 rack_1[3,25] + Avg_TO[25] = 0
 cooling_power_25: - 0.2857142857142857 H_1[25] + P_source[25] = 0
 total_cooling_power_25: - P_source[25] - P_fan[25] + P_cooling[25] = 0
 heat_balance_25: H_sub[25] + H_1[25] = 0
 total_load_26: - L_BW[0,26] - L_BW[1,26] + L[26] = 196.5970312300065
 cumulative_batch_feasibility_26: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[1,0] + L_BW[1,1]
   + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7]
   + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12]
   + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17]
   + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21] + L_BW[1,22]
   + L_BW[1,23] + L_BW[1,24] + L_BW[1,25] + L_BW[1,26]
   <= 1034.530055771101
 A_DC_26: 300 A_DC[26] >= 196.5970312300065
 qos_delay_26: 240 A_DC[26] <= 196.5970312300065
 avg_TRCU_26: - U[0,26] + Avg_TRCU[26] = 0
 avg_TO_26: - 0.5 rack_1[2,26] - 0.5 rack_1[3,26] + Avg_TO[26] = 0
 cooling_power_26: - 0.2857142857142857 H_1[26] + P_source[26] = 0
 total_cooling_power_26: - P_source[26] - P_fan[26] + P_cooling[26] = 0
 heat_balance_26: H_sub[26] + H_1[26] = 0
 total_load_27: - L_BW[0,27] - L_BW[1,27] + L[27] = 190.369994198221
 cumulative_batch_feasibility_27: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[1,0]
   + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6]
   + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11]
   + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16]
   + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21]
   + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25] + L_BW[1,26]
   + L_BW[1,27] <= 1082.122554320656
 A_DC_27: 300 A_DC[27] >= 190.369994198221
 qos_delay_27: 240 A_DC[27] <= 190.369994198221
 avg_TRCU_27: - U[0,27] + Avg_TRCU[27] = 0
 avg_TO_27: - 0.5 rack_1[2,27] - 0.5 rack_1[3,27] + Avg_TO[27] = 0
 cooling_power_27: - 0.2857142857142857 H_1[27] + P_source[27] = 0
 total_cooling_power_27: - P_source[27] - P_fan[27] + P_cooling[27] = 0
 heat_balance_27: H_sub[27] + H_1[27] = 0
 total_load_28: - L_BW[0,28] - L_BW[1,28] + L[28] = 213.8379806002508
 cumulative_batch_feasibility_28: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5]
   + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20]
   + L_BW[1,21] + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25]
   + L_BW[1,26] + L_BW[1,27] + L_BW[1,28] <= 1135.582049470719
 A_DC_28: 300 A_DC[28] >= 213.8379806002508
 qos_delay_28: 240 A_DC[28] <= 213.8379806002508
 avg_TRCU_28: - U[0,28] + Avg_TRCU[28] = 0
 avg_TO_28: - 0.5 rack_1[2,28] - 0.5 rack_1[3,28] + Avg_TO[28] = 0
 cooling_power_28: - 0.2857142857142857 H_1[28] + P_source[28] = 0
 total_cooling_power_28: - P_source[28] - P_fan[28] + P_cooling[28] = 0
 heat_balance_28: H_sub[28] + H_1[28] = 0
 total_load_29: - L_BW[0,29] - L_BW[1,29] + L[29] = 201.2860302944864
 cumulative_batch_feasibility_29: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4]
   + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20]
   + L_BW[1,21] + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25]
   + L_BW[1,26] + L_BW[1,27] + L_BW[1,28] + L_BW[1,29] <= 1185.90355704434
 A_DC_29: 300 A_DC[29] >= 201.2860302944864
 qos_delay_29: 240 A_DC[29] <= 201.2860302944864
 avg_TRCU_29: - U[0,29] + Avg_TRCU[29] = 0
 avg_TO_29: - 0.5 rack_1[2,29] - 0.5 rack_1[3,29] + Avg_TO[29] = 0
 cooling_power_29: - 0.2857142857142857 H_1[29] + P_source[29] = 0
 total_cooling_power_29: - P_source[29] - P_fan[29] + P_cooling[29] = 0
 heat_balance_29: H_sub[29] + H_1[29] = 0
 total_load_30: - L_BW[0,30] - L_BW[1,30] + L[30] = 203.9284984414431
 cumulative_batch_feasibility_30: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2]
   + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8]
   + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12] + L_BW[1,13]
   + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17] + L_BW[1,18]
   + L_BW[1,19] + L_BW[1,20] + L_BW[1,21] + L_BW[1,22] + L_BW[1,23]
   + L_BW[1,24] + L_BW[1,25] + L_BW[1,26] + L_BW[1,27] + L_BW[1,28]
   + L_BW[1,29] + L_BW[1,30] <= 1236.885681654701
 A_DC_30: 300 A_DC[30] >= 203.9284984414431
 qos_delay_30: 240 A_DC[30] <= 203.9284984414431
 avg_TRCU_30: - U[0,30] + Avg_TRCU[30] = 0
 avg_TO_30: - 0.5 rack_1[2,30] - 0.5 rack_1[3,30] + Avg_TO[30] = 0
 cooling_power_30: - 0.2857142857142857 H_1[30] + P_source[30] = 0
 total_cooling_power_30: - P_source[30] - P_fan[30] + P_cooling[30] = 0
 heat_balance_30: H_sub[30] + H_1[30] = 0
 total_load_31: - L_BW[0,31] - L_BW[1,31] + L[31] = 204.2443370053133
 cumulative_batch_feasibility_31: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[1,0] + L_BW[1,1]
   + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7]
   + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12]
   + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17]
   + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21] + L_BW[1,22]
   + L_BW[1,23] + L_BW[1,24] + L_BW[1,25] + L_BW[1,26] + L_BW[1,27]
   + L_BW[1,28] + L_BW[1,29] + L_BW[1,30] + L_BW[1,31]
   <= 1287.946765906029
 A_DC_31: 300 A_DC[31] >= 204.2443370053133
 qos_delay_31: 240 A_DC[31] <= 204.2443370053133
 avg_TRCU_31: - U[0,31] + Avg_TRCU[31] = 0
 avg_TO_31: - 0.5 rack_1[2,31] - 0.5 rack_1[3,31] + Avg_TO[31] = 0
 cooling_power_31: - 0.2857142857142857 H_1[31] + P_source[31] = 0
 total_cooling_power_31: - P_source[31] - P_fan[31] + P_cooling[31] = 0
 heat_balance_31: H_sub[31] + H_1[31] = 0
 total_load_32: - L_BW[0,32] - L_BW[1,32] + L[32] = 209.3163637128867
 cumulative_batch_feasibility_32: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[1,0]
   + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6]
   + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11]
   + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16]
   + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21]
   + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25] + L_BW[1,26]
   + L_BW[1,27] + L_BW[1,28] + L_BW[1,29] + L_BW[1,30] + L_BW[1,31]
   + L_BW[1,32] <= 1340.275856834251
 A_DC_32: 300 A_DC[32] >= 209.3163637128867
 qos_delay_32: 240 A_DC[32] <= 209.3163637128867
 avg_TRCU_32: - U[0,32] + Avg_TRCU[32] = 0
 avg_TO_32: - 0.5 rack_1[2,32] - 0.5 rack_1[3,32] + Avg_TO[32] = 0
 cooling_power_32: - 0.2857142857142857 H_1[32] + P_source[32] = 0
 total_cooling_power_32: - P_source[32] - P_fan[32] + P_cooling[32] = 0
 heat_balance_32: H_sub[32] + H_1[32] = 0
 total_load_33: - L_BW[0,33] - L_BW[1,33] + L[33] = 199.4372514166121
 cumulative_batch_feasibility_33: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5]
   + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20]
   + L_BW[1,21] + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25]
   + L_BW[1,26] + L_BW[1,27] + L_BW[1,28] + L_BW[1,29] + L_BW[1,30]
   + L_BW[1,31] + L_BW[1,32] + L_BW[1,33] <= 1390.135169688404
 A_DC_33: 300 A_DC[33] >= 199.4372514166121
 qos_delay_33: 240 A_DC[33] <= 199.4372514166121
 avg_TRCU_33: - U[0,33] + Avg_TRCU[33] = 0
 avg_TO_33: - 0.5 rack_1[2,33] - 0.5 rack_1[3,33] + Avg_TO[33] = 0
 cooling_power_33: - 0.2857142857142857 H_1[33] + P_source[33] = 0
 total_cooling_power_33: - P_source[33] - P_fan[33] + P_cooling[33] = 0
 heat_balance_33: H_sub[33] + H_1[33] = 0
 total_load_34: - L_BW[0,34] - L_BW[1,34] + L[34] = 185.9184717396445
 cumulative_batch_feasibility_34: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4]
   + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20]
   + L_BW[1,21] + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25]
   + L_BW[1,26] + L_BW[1,27] + L_BW[1,28] + L_BW[1,29] + L_BW[1,30]
   + L_BW[1,31] + L_BW[1,32] + L_BW[1,33] + L_BW[1,34]
   <= 1436.614787623315
 A_DC_34: 300 A_DC[34] >= 185.9184717396445
 qos_delay_34: 240 A_DC[34] <= 185.9184717396445
 avg_TRCU_34: - U[0,34] + Avg_TRCU[34] = 0
 avg_TO_34: - 0.5 rack_1[2,34] - 0.5 rack_1[3,34] + Avg_TO[34] = 0
 cooling_power_34: - 0.2857142857142857 H_1[34] + P_source[34] = 0
 total_cooling_power_34: - P_source[34] - P_fan[34] + P_cooling[34] = 0
 heat_balance_34: H_sub[34] + H_1[34] = 0
 total_load_35: - L_BW[0,35] - L_BW[1,35] + L[35] = 198.1184193696054
 cumulative_batch_feasibility_35: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2]
   + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8]
   + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12] + L_BW[1,13]
   + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17] + L_BW[1,18]
   + L_BW[1,19] + L_BW[1,20] + L_BW[1,21] + L_BW[1,22] + L_BW[1,23]
   + L_BW[1,24] + L_BW[1,25] + L_BW[1,26] + L_BW[1,27] + L_BW[1,28]
   + L_BW[1,29] + L_BW[1,30] + L_BW[1,31] + L_BW[1,32] + L_BW[1,33]
   + L_BW[1,34] + L_BW[1,35] <= 1486.144392465716
 A_DC_35: 300 A_DC[35] >= 198.1184193696054
 qos_delay_35: 240 A_DC[35] <= 198.1184193696054
 avg_TRCU_35: - U[0,35] + Avg_TRCU[35] = 0
 avg_TO_35: - 0.5 rack_1[2,35] - 0.5 rack_1[3,35] + Avg_TO[35] = 0
 cooling_power_35: - 0.2857142857142857 H_1[35] + P_source[35] = 0
 total_cooling_power_35: - P_source[35] - P_fan[35] + P_cooling[35] = 0
 heat_balance_35: H_sub[35] + H_1[35] = 0
 total_load_36: - L_BW[0,36] - L_BW[1,36] + L[36] = 217.1673265284685
 cumulative_batch_feasibility_36: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[1,0] + L_BW[1,1]
   + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7]
   + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12]
   + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17]
   + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21] + L_BW[1,22]
   + L_BW[1,23] + L_BW[1,24] + L_BW[1,25] + L_BW[1,26] + L_BW[1,27]
   + L_BW[1,28] + L_BW[1,29] + L_BW[1,30] + L_BW[1,31] + L_BW[1,32]
   + L_BW[1,33] + L_BW[1,34] + L_BW[1,35] + L_BW[1,36]
   <= 1540.436224097833
 A_DC_36: 300 A_DC[36] >= 217.1673265284685
 qos_delay_36: 240 A_DC[36] <= 217.1673265284685
 avg_TRCU_36: - U[0,36] + Avg_TRCU[36] = 0
 avg_TO_36: - 0.5 rack_1[2,36] - 0.5 rack_1[3,36] + Avg_TO[36] = 0
 cooling_power_36: - 0.2857142857142857 H_1[36] + P_source[36] = 0
 total_cooling_power_36: - P_source[36] - P_fan[36] + P_cooling[36] = 0
 heat_balance_36: H_sub[36] + H_1[36] = 0
 total_load_37: - L_BW[0,37] - L_BW[1,37] + L[37] = 199.7996348855982
 cumulative_batch_feasibility_37: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[0,37] + L_BW[1,0]
   + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6]
   + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11]
   + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16]
   + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21]
   + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25] + L_BW[1,26]
   + L_BW[1,27] + L_BW[1,28] + L_BW[1,29] + L_BW[1,30] + L_BW[1,31]
   + L_BW[1,32] + L_BW[1,33] + L_BW[1,34] + L_BW[1,35] + L_BW[1,36]
   + L_BW[1,37] <= 1590.386132819233
 A_DC_37: 300 A_DC[37] >= 199.7996348855982
 qos_delay_37: 240 A_DC[37] <= 199.7996348855982
 avg_TRCU_37: - U[0,37] + Avg_TRCU[37] = 0
 avg_TO_37: - 0.5 rack_1[2,37] - 0.5 rack_1[3,37] + Avg_TO[37] = 0
 cooling_power_37: - 0.2857142857142857 H_1[37] + P_source[37] = 0
 total_cooling_power_37: - P_source[37] - P_fan[37] + P_cooling[37] = 0
 heat_balance_37: H_sub[37] + H_1[37] = 0
 total_load_38: - L_BW[0,38] - L_BW[1,38] + L[38] = 214.3627539957545
 cumulative_batch_feasibility_38: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[0,37] + L_BW[0,38]
   + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5]
   + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20]
   + L_BW[1,21] + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25]
   + L_BW[1,26] + L_BW[1,27] + L_BW[1,28] + L_BW[1,29] + L_BW[1,30]
   + L_BW[1,31] + L_BW[1,32] + L_BW[1,33] + L_BW[1,34] + L_BW[1,35]
   + L_BW[1,36] + L_BW[1,37] + L_BW[1,38] <= 1643.976821318171
 A_DC_38: 300 A_DC[38] >= 214.3627539957545
 qos_delay_38: 240 A_DC[38] <= 214.3627539957545
 avg_TRCU_38: - U[0,38] + Avg_TRCU[38] = 0
 avg_TO_38: - 0.5 rack_1[2,38] - 0.5 rack_1[3,38] + Avg_TO[38] = 0
 cooling_power_38: - 0.2857142857142857 H_1[38] + P_source[38] = 0
 total_cooling_power_38: - P_source[38] - P_fan[38] + P_cooling[38] = 0
 heat_balance_38: H_sub[38] + H_1[38] = 0
 total_load_39: - L_BW[0,39] - L_BW[1,39] + L[39] = 212.67514989305
 cumulative_batch_feasibility_39: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[0,37] + L_BW[0,38]
   + L_BW[0,39] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4]
   + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20]
   + L_BW[1,21] + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25]
   + L_BW[1,26] + L_BW[1,27] + L_BW[1,28] + L_BW[1,29] + L_BW[1,30]
   + L_BW[1,31] + L_BW[1,32] + L_BW[1,33] + L_BW[1,34] + L_BW[1,35]
   + L_BW[1,36] + L_BW[1,37] + L_BW[1,38] + L_BW[1,39]
   <= 1697.145608791434
 A_DC_39: 300 A_DC[39] >= 212.67514989305
 qos_delay_39: 240 A_DC[39] <= 212.67514989305
 avg_TRCU_39: - U[0,39] + Avg_TRCU[39] = 0
 avg_TO_39: - 0.5 rack_1[2,39] - 0.5 rack_1[3,39] + Avg_TO[39] = 0
 cooling_power_39: - 0.2857142857142857 H_1[39] + P_source[39] = 0
 total_cooling_power_39: - P_source[39] - P_fan[39] + P_cooling[39] = 0
 heat_balance_39: H_sub[39] + H_1[39] = 0
 total_load_40: - L_BW[0,40] - L_BW[1,40] + L[40] = 207.5261545299411
 cumulative_batch_feasibility_40: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[0,37] + L_BW[0,38]
   + L_BW[0,39] + L_BW[0,40] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2]
   + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8]
   + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12] + L_BW[1,13]
   + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17] + L_BW[1,18]
   + L_BW[1,19] + L_BW[1,20] + L_BW[1,21] + L_BW[1,22] + L_BW[1,23]
   + L_BW[1,24] + L_BW[1,25] + L_BW[1,26] + L_BW[1,27] + L_BW[1,28]
   + L_BW[1,29] + L_BW[1,30] + L_BW[1,31] + L_BW[1,32] + L_BW[1,33]
   + L_BW[1,34] + L_BW[1,35] + L_BW[1,36] + L_BW[1,37] + L_BW[1,38]
   + L_BW[1,39] + L_BW[1,40] <= 1749.027147423919
 A_DC_40: 300 A_DC[40] >= 207.5261545299411
 qos_delay_40: 240 A_DC[40] <= 207.5261545299411
 avg_TRCU_40: - U[0,40] + Avg_TRCU[40] = 0
 avg_TO_40: - 0.5 rack_1[2,40] - 0.5 rack_1[3,40] + Avg_TO[40] = 0
 cooling_power_40: - 0.2857142857142857 H_1[40] + P_source[40] = 0
 total_cooling_power_40: - P_source[40] - P_fan[40] + P_cooling[40] = 0
 heat_balance_40: H_sub[40] + H_1[40] = 0
 total_load_41: - L_BW[0,41] - L_BW[1,41] + L[41] = 199.1287038536602
 cumulative_batch_feasibility_41: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[0,37] + L_BW[0,38]
   + L_BW[0,39] + L_BW[0,40] + L_BW[0,41] + L_BW[1,0] + L_BW[1,1]
   + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7]
   + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12]
   + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17]
   + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21] + L_BW[1,22]
   + L_BW[1,23] + L_BW[1,24] + L_BW[1,25] + L_BW[1,26] + L_BW[1,27]
   + L_BW[1,28] + L_BW[1,29] + L_BW[1,30] + L_BW[1,31] + L_BW[1,32]
   + L_BW[1,33] + L_BW[1,34] + L_BW[1,35] + L_BW[1,36] + L_BW[1,37]
   + L_BW[1,38] + L_BW[1,39] + L_BW[1,40] + L_BW[1,41]
   <= 1798.809323387334
 A_DC_41: 300 A_DC[41] >= 199.1287038536602
 qos_delay_41: 240 A_DC[41] <= 199.1287038536602
 avg_TRCU_41: - U[0,41] + Avg_TRCU[41] = 0
 avg_TO_41: - 0.5 rack_1[2,41] - 0.5 rack_1[3,41] + Avg_TO[41] = 0
 cooling_power_41: - 0.2857142857142857 H_1[41] + P_source[41] = 0
 total_cooling_power_41: - P_source[41] - P_fan[41] + P_cooling[41] = 0
 heat_balance_41: H_sub[41] + H_1[41] = 0
 total_load_42: - L_BW[0,42] - L_BW[1,42] + L[42] = 200.5238152252245
 cumulative_batch_feasibility_42: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[0,37] + L_BW[0,38]
   + L_BW[0,39] + L_BW[0,40] + L_BW[0,41] + L_BW[0,42] + L_BW[1,0]
   + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6]
   + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11]
   + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16]
   + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21]
   + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25] + L_BW[1,26]
   + L_BW[1,27] + L_BW[1,28] + L_BW[1,29] + L_BW[1,30] + L_BW[1,31]
   + L_BW[1,32] + L_BW[1,33] + L_BW[1,34] + L_BW[1,35] + L_BW[1,36]
   + L_BW[1,37] + L_BW[1,38] + L_BW[1,39] + L_BW[1,40] + L_BW[1,41]
   + L_BW[1,42] <= 1848.94027719364
 A_DC_42: 300 A_DC[42] >= 200.5238152252245
 qos_delay_42: 240 A_DC[42] <= 200.5238152252245
 avg_TRCU_42: - U[0,42] + Avg_TRCU[42] = 0
 avg_TO_42: - 0.5 rack_1[2,42] - 0.5 rack_1[3,42] + Avg_TO[42] = 0
 cooling_power_42: - 0.2857142857142857 H_1[42] + P_source[42] = 0
 total_cooling_power_42: - P_source[42] - P_fan[42] + P_cooling[42] = 0
 heat_balance_42: H_sub[42] + H_1[42] = 0
 total_load_43: - L_BW[0,43] - L_BW[1,43] + L[43] = 202.6414149425076
 cumulative_batch_feasibility_43: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[0,37] + L_BW[0,38]
   + L_BW[0,39] + L_BW[0,40] + L_BW[0,41] + L_BW[0,42] + L_BW[0,43]
   + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5]
   + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20]
   + L_BW[1,21] + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25]
   + L_BW[1,26] + L_BW[1,27] + L_BW[1,28] + L_BW[1,29] + L_BW[1,30]
   + L_BW[1,31] + L_BW[1,32] + L_BW[1,33] + L_BW[1,34] + L_BW[1,35]
   + L_BW[1,36] + L_BW[1,37] + L_BW[1,38] + L_BW[1,39] + L_BW[1,40]
   + L_BW[1,41] + L_BW[1,42] + L_BW[1,43] <= 1899.600630929267
 A_DC_43: 300 A_DC[43] >= 202.6414149425076
 qos_delay_43: 240 A_DC[43] <= 202.6414149425076
 avg_TRCU_43: - U[0,43] + Avg_TRCU[43] = 0
 avg_TO_43: - 0.5 rack_1[2,43] - 0.5 rack_1[3,43] + Avg_TO[43] = 0
 cooling_power_43: - 0.2857142857142857 H_1[43] + P_source[43] = 0
 total_cooling_power_43: - P_source[43] - P_fan[43] + P_cooling[43] = 0
 heat_balance_43: H_sub[43] + H_1[43] = 0
 total_load_44: - L_BW[0,44] - L_BW[1,44] + L[44] = 216.0293644821814
 cumulative_batch_feasibility_44: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[0,37] + L_BW[0,38]
   + L_BW[0,39] + L_BW[0,40] + L_BW[0,41] + L_BW[0,42] + L_BW[0,43]
   + L_BW[0,44] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4]
   + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10]
   + L_BW[1,11] + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15]
   + L_BW[1,16] + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20]
   + L_BW[1,21] + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25]
   + L_BW[1,26] + L_BW[1,27] + L_BW[1,28] + L_BW[1,29] + L_BW[1,30]
   + L_BW[1,31] + L_BW[1,32] + L_BW[1,33] + L_BW[1,34] + L_BW[1,35]
   + L_BW[1,36] + L_BW[1,37] + L_BW[1,38] + L_BW[1,39] + L_BW[1,40]
   + L_BW[1,41] + L_BW[1,42] + L_BW[1,43] + L_BW[1,44]
   <= 1953.607972049812
 A_DC_44: 300 A_DC[44] >= 216.0293644821814
 qos_delay_44: 240 A_DC[44] <= 216.0293644821814
 avg_TRCU_44: - U[0,44] + Avg_TRCU[44] = 0
 avg_TO_44: - 0.5 rack_1[2,44] - 0.5 rack_1[3,44] + Avg_TO[44] = 0
 cooling_power_44: - 0.2857142857142857 H_1[44] + P_source[44] = 0
 total_cooling_power_44: - P_source[44] - P_fan[44] + P_cooling[44] = 0
 heat_balance_44: H_sub[44] + H_1[44] = 0
 total_load_45: - L_BW[0,45] - L_BW[1,45] + L[45] = 206.8012079843555
 cumulative_batch_feasibility_45: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[0,37] + L_BW[0,38]
   + L_BW[0,39] + L_BW[0,40] + L_BW[0,41] + L_BW[0,42] + L_BW[0,43]
   + L_BW[0,44] + L_BW[0,45] + L_BW[1,0] + L_BW[1,1] + L_BW[1,2]
   + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7] + L_BW[1,8]
   + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12] + L_BW[1,13]
   + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17] + L_BW[1,18]
   + L_BW[1,19] + L_BW[1,20] + L_BW[1,21] + L_BW[1,22] + L_BW[1,23]
   + L_BW[1,24] + L_BW[1,25] + L_BW[1,26] + L_BW[1,27] + L_BW[1,28]
   + L_BW[1,29] + L_BW[1,30] + L_BW[1,31] + L_BW[1,32] + L_BW[1,33]
   + L_BW[1,34] + L_BW[1,35] + L_BW[1,36] + L_BW[1,37] + L_BW[1,38]
   + L_BW[1,39] + L_BW[1,40] + L_BW[1,41] + L_BW[1,42] + L_BW[1,43]
   + L_BW[1,44] + L_BW[1,45] <= 2005.308274045901
 A_DC_45: 300 A_DC[45] >= 206.8012079843555
 qos_delay_45: 240 A_DC[45] <= 206.8012079843555
 avg_TRCU_45: - U[0,45] + Avg_TRCU[45] = 0
 avg_TO_45: - 0.5 rack_1[2,45] - 0.5 rack_1[3,45] + Avg_TO[45] = 0
 cooling_power_45: - 0.2857142857142857 H_1[45] + P_source[45] = 0
 total_cooling_power_45: - P_source[45] - P_fan[45] + P_cooling[45] = 0
 heat_balance_45: H_sub[45] + H_1[45] = 0
 total_load_46: - L_BW[0,46] - L_BW[1,46] + L[46] = 214.6753737317313
 cumulative_batch_feasibility_46: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[0,37] + L_BW[0,38]
   + L_BW[0,39] + L_BW[0,40] + L_BW[0,41] + L_BW[0,42] + L_BW[0,43]
   + L_BW[0,44] + L_BW[0,45] + L_BW[0,46] + L_BW[1,0] + L_BW[1,1]
   + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6] + L_BW[1,7]
   + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11] + L_BW[1,12]
   + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16] + L_BW[1,17]
   + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21] + L_BW[1,22]
   + L_BW[1,23] + L_BW[1,24] + L_BW[1,25] + L_BW[1,26] + L_BW[1,27]
   + L_BW[1,28] + L_BW[1,29] + L_BW[1,30] + L_BW[1,31] + L_BW[1,32]
   + L_BW[1,33] + L_BW[1,34] + L_BW[1,35] + L_BW[1,36] + L_BW[1,37]
   + L_BW[1,38] + L_BW[1,39] + L_BW[1,40] + L_BW[1,41] + L_BW[1,42]
   + L_BW[1,43] + L_BW[1,44] + L_BW[1,45] + L_BW[1,46]
   <= 2058.977117478834
 A_DC_46: 300 A_DC[46] >= 214.6753737317313
 qos_delay_46: 240 A_DC[46] <= 214.6753737317313
 avg_TRCU_46: - U[0,46] + Avg_TRCU[46] = 0
 avg_TO_46: - 0.5 rack_1[2,46] - 0.5 rack_1[3,46] + Avg_TO[46] = 0
 cooling_power_46: - 0.2857142857142857 H_1[46] + P_source[46] = 0
 total_cooling_power_46: - P_source[46] - P_fan[46] + P_cooling[46] = 0
 heat_balance_46: H_sub[46] + H_1[46] = 0
 total_load_47: - L_BW[0,47] - L_BW[1,47] + L[47] = 188.2767794179384
 cumulative_batch_feasibility_47: L_BW[0,0] + L_BW[0,1] + L_BW[0,2]
   + L_BW[0,3] + L_BW[0,4] + L_BW[0,5] + L_BW[0,6] + L_BW[0,7] + L_BW[0,8]
   + L_BW[0,9] + L_BW[0,10] + L_BW[0,11] + L_BW[0,12] + L_BW[0,13]
   + L_BW[0,14] + L_BW[0,15] + L_BW[0,16] + L_BW[0,17] + L_BW[0,18]
   + L_BW[0,19] + L_BW[0,20] + L_BW[0,21] + L_BW[0,22] + L_BW[0,23]
   + L_BW[0,24] + L_BW[0,25] + L_BW[0,26] + L_BW[0,27] + L_BW[0,28]
   + L_BW[0,29] + L_BW[0,30] + L_BW[0,31] + L_BW[0,32] + L_BW[0,33]
   + L_BW[0,34] + L_BW[0,35] + L_BW[0,36] + L_BW[0,37] + L_BW[0,38]
   + L_BW[0,39] + L_BW[0,40] + L_BW[0,41] + L_BW[0,42] + L_BW[0,43]
   + L_BW[0,44] + L_BW[0,45] + L_BW[0,46] + L_BW[0,47] + L_BW[1,0]
   + L_BW[1,1] + L_BW[1,2] + L_BW[1,3] + L_BW[1,4] + L_BW[1,5] + L_BW[1,6]
   + L_BW[1,7] + L_BW[1,8] + L_BW[1,9] + L_BW[1,10] + L_BW[1,11]
   + L_BW[1,12] + L_BW[1,13] + L_BW[1,14] + L_BW[1,15] + L_BW[1,16]
   + L_BW[1,17] + L_BW[1,18] + L_BW[1,19] + L_BW[1,20] + L_BW[1,21]
   + L_BW[1,22] + L_BW[1,23] + L_BW[1,24] + L_BW[1,25] + L_BW[1,26]
   + L_BW[1,27] + L_BW[1,28] + L_BW[1,29] + L_BW[1,30] + L_BW[1,31]
   + L_BW[1,32] + L_BW[1,33] + L_BW[1,34] + L_BW[1,35] + L_BW[1,36]
   + L_BW[1,37] + L_BW[1,38] + L_BW[1,39] + L_BW[1,40] + L_BW[1,41]
   + L_BW[1,42] + L_BW[1,43] + L_BW[1,44] + L_BW[1,45] + L_BW[1,46]
   + L_BW[1,47] <= 2106.046312333319
 A_DC_47: 300 A_DC[47] >= 188.2767794179384
 qos_delay_47: 240 A_DC[47] <= 188.2767794179384
 avg_TRCU_47: - U[0,47] + Avg_TRCU[47] = 0
 avg_TO_47: - 0.5 rack_1[2,47] - 0.5 rack_1[3,47] + Avg_TO[47] = 0
 cooling_power_47: - 0.2857142857142857 H_1[47] + P_source[47] = 0
 total_cooling_power_47: - P_source[47] - P_fan[47] + P_cooling[47] = 0
 heat_balance_47: H_sub[47] + H_1[47] = 0
 PS1_1: U[2,1] - 1.333333333333333 L_BW[0,1] - 100.5 A_DC[1]
   = 125.3884412283042
 PS2_1: U[3,1] - 1.333333333333333 L_BW[1,1] - 100.5 A_DC[1]
   = 125.3884412283042
 temp_dynamics_X_1_1[0]: - 0.00966649984898287 rack_1[0,0] + rack_1[0,1]
   - 6.1232553649559539e-04 rack_1[2,0] - 8.2066432389263746e-04 U[0,0]
   - 0.902730756281901 U[1,0] - 0.00703951723176609 U[2,0] = 0
 temp_dynamics_X_1_1[1]: - 0.00966649984898287 rack_1[1,0] + rack_1[1,1]
   - 6.1232553649559539e-04 rack_1[3,0] - 8.2066432389263746e-04 U[0,0]
   - 0.902730756281901 U[1,0] - 0.00703951723176609 U[3,0] = 0
 temp_dynamics_X_1_1[2]: - 0.0106143983783747 rack_1[0,0]
   - 6.7237027705536556e-04 rack_1[2,0] + rack_1[2,1]
   - 8.1982855003695596e-04 U[0,0] - 0.9018114050406515 U[1,0]
   - 0.0187516002761782 U[2,0] = 0
 temp_dynamics_X_1_1[3]: - 0.0106143983783747 rack_1[1,0]
   - 6.7237027705536556e-04 rack_1[3,0] + rack_1[3,1]
   - 8.1982855003695596e-04 U[0,0] - 0.9018114050406515 U[1,0]
   - 0.0187516002761782 U[3,0] = 0
 PS1_2: U[2,2] - 1.333333333333333 L_BW[0,2] - 100.5 A_DC[2]
   = 115.9511794057372
 PS2_2: U[3,2] - 1.333333333333333 L_BW[1,2] - 100.5 A_DC[2]
   = 115.9511794057372
 temp_dynamics_X_1_2[0]: - 0.00966649984898287 rack_1[0,1] + rack_1[0,2]
   - 6.1232553649559539e-04 rack_1[2,1] - 8.2066432389263746e-04 U[0,1]
   - 0.902730756281901 U[1,1] - 0.00703951723176609 U[2,1] = 0
 temp_dynamics_X_1_2[1]: - 0.00966649984898287 rack_1[1,1] + rack_1[1,2]
   - 6.1232553649559539e-04 rack_1[3,1] - 8.2066432389263746e-04 U[0,1]
   - 0.902730756281901 U[1,1] - 0.00703951723176609 U[3,1] = 0
 temp_dynamics_X_1_2[2]: - 0.0106143983783747 rack_1[0,1]
   - 6.7237027705536556e-04 rack_1[2,1] + rack_1[2,2]
   - 8.1982855003695596e-04 U[0,1] - 0.9018114050406515 U[1,1]
   - 0.0187516002761782 U[2,1] = 0
 temp_dynamics_X_1_2[3]: - 0.0106143983783747 rack_1[1,1]
   - 6.7237027705536556e-04 rack_1[3,1] + rack_1[3,2]
   - 8.1982855003695596e-04 U[0,1] - 0.9018114050406515 U[1,1]
   - 0.0187516002761782 U[3,1] = 0
 PS1_3: U[2,3] - 1.333333333333333 L_BW[0,3] - 100.5 A_DC[3]
   = 122.6082493434957
 PS2_3: U[3,3] - 1.333333333333333 L_BW[1,3] - 100.5 A_DC[3]
   = 122.6082493434957
 temp_dynamics_X_1_3[0]: - 0.00966649984898287 rack_1[0,2] + rack_1[0,3]
   - 6.1232553649559539e-04 rack_1[2,2] - 8.2066432389263746e-04 U[0,2]
   - 0.902730756281901 U[1,2] - 0.00703951723176609 U[2,2] = 0
 temp_dynamics_X_1_3[1]: - 0.00966649984898287 rack_1[1,2] + rack_1[1,3]
   - 6.1232553649559539e-04 rack_1[3,2] - 8.2066432389263746e-04 U[0,2]
   - 0.902730756281901 U[1,2] - 0.00703951723176609 U[3,2] = 0
 temp_dynamics_X_1_3[2]: - 0.0106143983783747 rack_1[0,2]
   - 6.7237027705536556e-04 rack_1[2,2] + rack_1[2,3]
   - 8.1982855003695596e-04 U[0,2] - 0.9018114050406515 U[1,2]
   - 0.0187516002761782 U[2,2] = 0
 temp_dynamics_X_1_3[3]: - 0.0106143983783747 rack_1[1,2]
   - 6.7237027705536556e-04 rack_1[3,2] + rack_1[3,3]
   - 8.1982855003695596e-04 U[0,2] - 0.9018114050406515 U[1,2]
   - 0.0187516002761782 U[3,2] = 0
 PS1_4: U[2,4] - 1.333333333333333 L_BW[0,4] - 100.5 A_DC[4]
   = 116.2408774239478
 PS2_4: U[3,4] - 1.333333333333333 L_BW[1,4] - 100.5 A_DC[4]
   = 116.2408774239478
 temp_dynamics_X_1_4[0]: - 0.00966649984898287 rack_1[0,3] + rack_1[0,4]
   - 6.1232553649559539e-04 rack_1[2,3] - 8.2066432389263746e-04 U[0,3]
   - 0.902730756281901 U[1,3] - 0.00703951723176609 U[2,3] = 0
 temp_dynamics_X_1_4[1]: - 0.00966649984898287 rack_1[1,3] + rack_1[1,4]
   - 6.1232553649559539e-04 rack_1[3,3] - 8.2066432389263746e-04 U[0,3]
   - 0.902730756281901 U[1,3] - 0.00703951723176609 U[3,3] = 0
 temp_dynamics_X_1_4[2]: - 0.0106143983783747 rack_1[0,3]
   - 6.7237027705536556e-04 rack_1[2,3] + rack_1[2,4]
   - 8.1982855003695596e-04 U[0,3] - 0.9018114050406515 U[1,3]
   - 0.0187516002761782 U[2,3] = 0
 temp_dynamics_X_1_4[3]: - 0.0106143983783747 rack_1[1,3]
   - 6.7237027705536556e-04 rack_1[3,3] + rack_1[3,4]
   - 8.1982855003695596e-04 U[0,3] - 0.9018114050406515 U[1,3]
   - 0.0187516002761782 U[3,3] = 0
 PS1_5: U[2,5] - 1.333333333333333 L_BW[0,5] - 100.5 A_DC[5]
   = 125.7008506899041
 PS2_5: U[3,5] - 1.333333333333333 L_BW[1,5] - 100.5 A_DC[5]
   = 125.7008506899041
 temp_dynamics_X_1_5[0]: - 0.00966649984898287 rack_1[0,4] + rack_1[0,5]
   - 6.1232553649559539e-04 rack_1[2,4] - 8.2066432389263746e-04 U[0,4]
   - 0.902730756281901 U[1,4] - 0.00703951723176609 U[2,4] = 0
 temp_dynamics_X_1_5[1]: - 0.00966649984898287 rack_1[1,4] + rack_1[1,5]
   - 6.1232553649559539e-04 rack_1[3,4] - 8.2066432389263746e-04 U[0,4]
   - 0.902730756281901 U[1,4] - 0.00703951723176609 U[3,4] = 0
 temp_dynamics_X_1_5[2]: - 0.0106143983783747 rack_1[0,4]
   - 6.7237027705536556e-04 rack_1[2,4] + rack_1[2,5]
   - 8.1982855003695596e-04 U[0,4] - 0.9018114050406515 U[1,4]
   - 0.0187516002761782 U[2,4] = 0
 temp_dynamics_X_1_5[3]: - 0.0106143983783747 rack_1[1,4]
   - 6.7237027705536556e-04 rack_1[3,4] + rack_1[3,5]
   - 8.1982855003695596e-04 U[0,4] - 0.9018114050406515 U[1,4]
   - 0.0187516002761782 U[3,4] = 0
 PS1_6: U[2,6] - 1.333333333333333 L_BW[0,6] - 100.5 A_DC[6]
   = 117.8469847077986
 PS2_6: U[3,6] - 1.333333333333333 L_BW[1,6] - 100.5 A_DC[6]
   = 117.8469847077986
 temp_dynamics_X_1_6[0]: - 0.00966649984898287 rack_1[0,5] + rack_1[0,6]
   - 6.1232553649559539e-04 rack_1[2,5] - 8.2066432389263746e-04 U[0,5]
   - 0.902730756281901 U[1,5] - 0.00703951723176609 U[2,5] = 0
 temp_dynamics_X_1_6[1]: - 0.00966649984898287 rack_1[1,5] + rack_1[1,6]
   - 6.1232553649559539e-04 rack_1[3,5] - 8.2066432389263746e-04 U[0,5]
   - 0.902730756281901 U[1,5] - 0.00703951723176609 U[3,5] = 0
 temp_dynamics_X_1_6[2]: - 0.0106143983783747 rack_1[0,5]
   - 6.7237027705536556e-04 rack_1[2,5] + rack_1[2,6]
   - 8.1982855003695596e-04 U[0,5] - 0.9018114050406515 U[1,5]
   - 0.0187516002761782 U[2,5] = 0
 temp_dynamics_X_1_6[3]: - 0.0106143983783747 rack_1[1,5]
   - 6.7237027705536556e-04 rack_1[3,5] + rack_1[3,6]
   - 8.1982855003695596e-04 U[0,5] - 0.9018114050406515 U[1,5]
   - 0.0187516002761782 U[3,5] = 0
 PS1_7: U[2,7] - 1.333333333333333 L_BW[0,7] - 100.5 A_DC[7]
   = 119.0791146641568
 PS2_7: U[3,7] - 1.333333333333333 L_BW[1,7] - 100.5 A_DC[7]
   = 119.0791146641568
 temp_dynamics_X_1_7[0]: - 0.00966649984898287 rack_1[0,6] + rack_1[0,7]
   - 6.1232553649559539e-04 rack_1[2,6] - 8.2066432389263746e-04 U[0,6]
   - 0.902730756281901 U[1,6] - 0.00703951723176609 U[2,6] = 0
 temp_dynamics_X_1_7[1]: - 0.00966649984898287 rack_1[1,6] + rack_1[1,7]
   - 6.1232553649559539e-04 rack_1[3,6] - 8.2066432389263746e-04 U[0,6]
   - 0.902730756281901 U[1,6] - 0.00703951723176609 U[3,6] = 0
 temp_dynamics_X_1_7[2]: - 0.0106143983783747 rack_1[0,6]
   - 6.7237027705536556e-04 rack_1[2,6] + rack_1[2,7]
   - 8.1982855003695596e-04 U[0,6] - 0.9018114050406515 U[1,6]
   - 0.0187516002761782 U[2,6] = 0
 temp_dynamics_X_1_7[3]: - 0.0106143983783747 rack_1[1,6]
   - 6.7237027705536556e-04 rack_1[3,6] + rack_1[3,7]
   - 8.1982855003695596e-04 U[0,6] - 0.9018114050406515 U[1,6]
   - 0.0187516002761782 U[3,6] = 0
 PS1_8: U[2,8] - 1.333333333333333 L_BW[0,8] - 100.5 A_DC[8]
   = 121.3094095739031
 PS2_8: U[3,8] - 1.333333333333333 L_BW[1,8] - 100.5 A_DC[8]
   = 121.3094095739031
 temp_dynamics_X_1_8[0]: - 0.00966649984898287 rack_1[0,7] + rack_1[0,8]
   - 6.1232553649559539e-04 rack_1[2,7] - 8.2066432389263746e-04 U[0,7]
   - 0.902730756281901 U[1,7] - 0.00703951723176609 U[2,7] = 0
 temp_dynamics_X_1_8[1]: - 0.00966649984898287 rack_1[1,7] + rack_1[1,8]
   - 6.1232553649559539e-04 rack_1[3,7] - 8.2066432389263746e-04 U[0,7]
   - 0.902730756281901 U[1,7] - 0.00703951723176609 U[3,7] = 0
 temp_dynamics_X_1_8[2]: - 0.0106143983783747 rack_1[0,7]
   - 6.7237027705536556e-04 rack_1[2,7] + rack_1[2,8]
   - 8.1982855003695596e-04 U[0,7] - 0.9018114050406515 U[1,7]
   - 0.0187516002761782 U[2,7] = 0
 temp_dynamics_X_1_8[3]: - 0.0106143983783747 rack_1[1,7]
   - 6.7237027705536556e-04 rack_1[3,7] + rack_1[3,8]
   - 8.1982855003695596e-04 U[0,7] - 0.9018114050406515 U[1,7]
   - 0.0187516002761782 U[3,7] = 0
 PS1_9: U[2,9] - 1.333333333333333 L_BW[0,9] - 100.5 A_DC[9]
   = 119.2044365075545
 PS2_9: U[3,9] - 1.333333333333333 L_BW[1,9] - 100.5 A_DC[9]
   = 119.2044365075545
 temp_dynamics_X_1_9[0]: - 0.00966649984898287 rack_1[0,8] + rack_1[0,9]
   - 6.1232553649559539e-04 rack_1[2,8] - 8.2066432389263746e-04 U[0,8]
   - 0.902730756281901 U[1,8] - 0.00703951723176609 U[2,8] = 0
 temp_dynamics_X_1_9[1]: - 0.00966649984898287 rack_1[1,8] + rack_1[1,9]
   - 6.1232553649559539e-04 rack_1[3,8] - 8.2066432389263746e-04 U[0,8]
   - 0.902730756281901 U[1,8] - 0.00703951723176609 U[3,8] = 0
 temp_dynamics_X_1_9[2]: - 0.0106143983783747 rack_1[0,8]
   - 6.7237027705536556e-04 rack_1[2,8] + rack_1[2,9]
   - 8.1982855003695596e-04 U[0,8] - 0.9018114050406515 U[1,8]
   - 0.0187516002761782 U[2,8] = 0
 temp_dynamics_X_1_9[3]: - 0.0106143983783747 rack_1[1,8]
   - 6.7237027705536556e-04 rack_1[3,8] + rack_1[3,9]
   - 8.1982855003695596e-04 U[0,8] - 0.9018114050406515 U[1,8]
   - 0.0187516002761782 U[3,8] = 0
 PS1_10: U[2,10] - 1.333333333333333 L_BW[0,10] - 100.5 A_DC[10]
   = 115.8203278239632
 PS2_10: U[3,10] - 1.333333333333333 L_BW[1,10] - 100.5 A_DC[10]
   = 115.8203278239632
 temp_dynamics_X_1_10[0]: - 0.00966649984898287 rack_1[0,9] + rack_1[0,10]
   - 6.1232553649559539e-04 rack_1[2,9] - 8.2066432389263746e-04 U[0,9]
   - 0.902730756281901 U[1,9] - 0.00703951723176609 U[2,9] = 0
 temp_dynamics_X_1_10[1]: - 0.00966649984898287 rack_1[1,9] + rack_1[1,10]
   - 6.1232553649559539e-04 rack_1[3,9] - 8.2066432389263746e-04 U[0,9]
   - 0.902730756281901 U[1,9] - 0.00703951723176609 U[3,9] = 0
 temp_dynamics_X_1_10[2]: - 0.0106143983783747 rack_1[0,9]
   - 6.7237027705536556e-04 rack_1[2,9] + rack_1[2,10]
   - 8.1982855003695596e-04 U[0,9] - 0.9018114050406515 U[1,9]
   - 0.0187516002761782 U[2,9] = 0
 temp_dynamics_X_1_10[3]: - 0.0106143983783747 rack_1[1,9]
   - 6.7237027705536556e-04 rack_1[3,9] + rack_1[3,10]
   - 8.1982855003695596e-04 U[0,9] - 0.9018114050406515 U[1,9]
   - 0.0187516002761782 U[3,9] = 0
 PS1_11: U[2,11] - 1.333333333333333 L_BW[0,11] - 100.5 A_DC[11]
   = 114.0127831563639
 PS2_11: U[3,11] - 1.333333333333333 L_BW[1,11] - 100.5 A_DC[11]
   = 114.0127831563639
 temp_dynamics_X_1_11[0]: - 0.00966649984898287 rack_1[0,10] + rack_1[0,11]
   - 6.1232553649559539e-04 rack_1[2,10] - 8.2066432389263746e-04 U[0,10]
   - 0.902730756281901 U[1,10] - 0.00703951723176609 U[2,10] = 0
 temp_dynamics_X_1_11[1]: - 0.00966649984898287 rack_1[1,10] + rack_1[1,11]
   - 6.1232553649559539e-04 rack_1[3,10] - 8.2066432389263746e-04 U[0,10]
   - 0.902730756281901 U[1,10] - 0.00703951723176609 U[3,10] = 0
 temp_dynamics_X_1_11[2]: - 0.0106143983783747 rack_1[0,10]
   - 6.7237027705536556e-04 rack_1[2,10] + rack_1[2,11]
   - 8.1982855003695596e-04 U[0,10] - 0.9018114050406515 U[1,10]
   - 0.0187516002761782 U[2,10] = 0
 temp_dynamics_X_1_11[3]: - 0.0106143983783747 rack_1[1,10]
   - 6.7237027705536556e-04 rack_1[3,10] + rack_1[3,11]
   - 8.1982855003695596e-04 U[0,10] - 0.9018114050406515 U[1,10]
   - 0.0187516002761782 U[3,10] = 0
 PS1_12: U[2,12] - 1.333333333333333 L_BW[0,12] - 100.5 A_DC[12]
   = 132.9834765408056
 PS2_12: U[3,12] - 1.333333333333333 L_BW[1,12] - 100.5 A_DC[12]
   = 132.9834765408056
 temp_dynamics_X_1_12[0]: - 0.00966649984898287 rack_1[0,11] + rack_1[0,12]
   - 6.1232553649559539e-04 rack_1[2,11] - 8.2066432389263746e-04 U[0,11]
   - 0.902730756281901 U[1,11] - 0.00703951723176609 U[2,11] = 0
 temp_dynamics_X_1_12[1]: - 0.00966649984898287 rack_1[1,11] + rack_1[1,12]
   - 6.1232553649559539e-04 rack_1[3,11] - 8.2066432389263746e-04 U[0,11]
   - 0.902730756281901 U[1,11] - 0.00703951723176609 U[3,11] = 0
 temp_dynamics_X_1_12[2]: - 0.0106143983783747 rack_1[0,11]
   - 6.7237027705536556e-04 rack_1[2,11] + rack_1[2,12]
   - 8.1982855003695596e-04 U[0,11] - 0.9018114050406515 U[1,11]
   - 0.0187516002761782 U[2,11] = 0
 temp_dynamics_X_1_12[3]: - 0.0106143983783747 rack_1[1,11]
   - 6.7237027705536556e-04 rack_1[3,11] + rack_1[3,12]
   - 8.1982855003695596e-04 U[0,11] - 0.9018114050406515 U[1,11]
   - 0.0187516002761782 U[3,11] = 0
 PS1_13: U[2,13] - 1.333333333333333 L_BW[0,13] - 100.5 A_DC[13]
   = 124.9347130375072
 PS2_13: U[3,13] - 1.333333333333333 L_BW[1,13] - 100.5 A_DC[13]
   = 124.9347130375072
 temp_dynamics_X_1_13[0]: - 0.00966649984898287 rack_1[0,12] + rack_1[0,13]
   - 6.1232553649559539e-04 rack_1[2,12] - 8.2066432389263746e-04 U[0,12]
   - 0.902730756281901 U[1,12] - 0.00703951723176609 U[2,12] = 0
 temp_dynamics_X_1_13[1]: - 0.00966649984898287 rack_1[1,12] + rack_1[1,13]
   - 6.1232553649559539e-04 rack_1[3,12] - 8.2066432389263746e-04 U[0,12]
   - 0.902730756281901 U[1,12] - 0.00703951723176609 U[3,12] = 0
 temp_dynamics_X_1_13[2]: - 0.0106143983783747 rack_1[0,12]
   - 6.7237027705536556e-04 rack_1[2,12] + rack_1[2,13]
   - 8.1982855003695596e-04 U[0,12] - 0.9018114050406515 U[1,12]
   - 0.0187516002761782 U[2,12] = 0
 temp_dynamics_X_1_13[3]: - 0.0106143983783747 rack_1[1,12]
   - 6.7237027705536556e-04 rack_1[3,12] + rack_1[3,13]
   - 8.1982855003695596e-04 U[0,12] - 0.9018114050406515 U[1,12]
   - 0.0187516002761782 U[3,12] = 0
 PS1_14: U[2,14] - 1.333333333333333 L_BW[0,14] - 100.5 A_DC[14]
   = 129.0505924269056
 PS2_14: U[3,14] - 1.333333333333333 L_BW[1,14] - 100.5 A_DC[14]
   = 129.0505924269056
 temp_dynamics_X_1_14[0]: - 0.00966649984898287 rack_1[0,13] + rack_1[0,14]
   - 6.1232553649559539e-04 rack_1[2,13] - 8.2066432389263746e-04 U[0,13]
   - 0.902730756281901 U[1,13] - 0.00703951723176609 U[2,13] = 0
 temp_dynamics_X_1_14[1]: - 0.00966649984898287 rack_1[1,13] + rack_1[1,14]
   - 6.1232553649559539e-04 rack_1[3,13] - 8.2066432389263746e-04 U[0,13]
   - 0.902730756281901 U[1,13] - 0.00703951723176609 U[3,13] = 0
 temp_dynamics_X_1_14[2]: - 0.0106143983783747 rack_1[0,13]
   - 6.7237027705536556e-04 rack_1[2,13] + rack_1[2,14]
   - 8.1982855003695596e-04 U[0,13] - 0.9018114050406515 U[1,13]
   - 0.0187516002761782 U[2,13] = 0
 temp_dynamics_X_1_14[3]: - 0.0106143983783747 rack_1[1,13]
   - 6.7237027705536556e-04 rack_1[3,13] + rack_1[3,14]
   - 8.1982855003695596e-04 U[0,13] - 0.9018114050406515 U[1,13]
   - 0.0187516002761782 U[3,13] = 0
 PS1_15: U[2,15] - 1.333333333333333 L_BW[0,15] - 100.5 A_DC[15]
   = 122.5723299398515
 PS2_15: U[3,15] - 1.333333333333333 L_BW[1,15] - 100.5 A_DC[15]
   = 122.5723299398515
 temp_dynamics_X_1_15[0]: - 0.00966649984898287 rack_1[0,14] + rack_1[0,15]
   - 6.1232553649559539e-04 rack_1[2,14] - 8.2066432389263746e-04 U[0,14]
   - 0.902730756281901 U[1,14] - 0.00703951723176609 U[2,14] = 0
 temp_dynamics_X_1_15[1]: - 0.00966649984898287 rack_1[1,14] + rack_1[1,15]
   - 6.1232553649559539e-04 rack_1[3,14] - 8.2066432389263746e-04 U[0,14]
   - 0.902730756281901 U[1,14] - 0.00703951723176609 U[3,14] = 0
 temp_dynamics_X_1_15[2]: - 0.0106143983783747 rack_1[0,14]
   - 6.7237027705536556e-04 rack_1[2,14] + rack_1[2,15]
   - 8.1982855003695596e-04 U[0,14] - 0.9018114050406515 U[1,14]
   - 0.0187516002761782 U[2,14] = 0
 temp_dynamics_X_1_15[3]: - 0.0106143983783747 rack_1[1,14]
   - 6.7237027705536556e-04 rack_1[3,14] + rack_1[3,15]
   - 8.1982855003695596e-04 U[0,14] - 0.9018114050406515 U[1,14]
   - 0.0187516002761782 U[3,14] = 0
 PS1_16: U[2,16] - 1.333333333333333 L_BW[0,16] - 100.5 A_DC[16]
   = 105.5276526424055
 PS2_16: U[3,16] - 1.333333333333333 L_BW[1,16] - 100.5 A_DC[16]
   = 105.5276526424055
 temp_dynamics_X_1_16[0]: - 0.00966649984898287 rack_1[0,15] + rack_1[0,16]
   - 6.1232553649559539e-04 rack_1[2,15] - 8.2066432389263746e-04 U[0,15]
   - 0.902730756281901 U[1,15] - 0.00703951723176609 U[2,15] = 0
 temp_dynamics_X_1_16[1]: - 0.00966649984898287 rack_1[1,15] + rack_1[1,16]
   - 6.1232553649559539e-04 rack_1[3,15] - 8.2066432389263746e-04 U[0,15]
   - 0.902730756281901 U[1,15] - 0.00703951723176609 U[3,15] = 0
 temp_dynamics_X_1_16[2]: - 0.0106143983783747 rack_1[0,15]
   - 6.7237027705536556e-04 rack_1[2,15] + rack_1[2,16]
   - 8.1982855003695596e-04 U[0,15] - 0.9018114050406515 U[1,15]
   - 0.0187516002761782 U[2,15] = 0
 temp_dynamics_X_1_16[3]: - 0.0106143983783747 rack_1[1,15]
   - 6.7237027705536556e-04 rack_1[3,15] + rack_1[3,16]
   - 8.1982855003695596e-04 U[0,15] - 0.9018114050406515 U[1,15]
   - 0.0187516002761782 U[3,15] = 0
 PS1_17: U[2,17] - 1.333333333333333 L_BW[0,17] - 100.5 A_DC[17]
   = 132.364973655332
 PS2_17: U[3,17] - 1.333333333333333 L_BW[1,17] - 100.5 A_DC[17]
   = 132.364973655332
 temp_dynamics_X_1_17[0]: - 0.00966649984898287 rack_1[0,16] + rack_1[0,17]
   - 6.1232553649559539e-04 rack_1[2,16] - 8.2066432389263746e-04 U[0,16]
   - 0.902730756281901 U[1,16] - 0.00703951723176609 U[2,16] = 0
 temp_dynamics_X_1_17[1]: - 0.00966649984898287 rack_1[1,16] + rack_1[1,17]
   - 6.1232553649559539e-04 rack_1[3,16] - 8.2066432389263746e-04 U[0,16]
   - 0.902730756281901 U[1,16] - 0.00703951723176609 U[3,16] = 0
 temp_dynamics_X_1_17[2]: - 0.0106143983783747 rack_1[0,16]
   - 6.7237027705536556e-04 rack_1[2,16] + rack_1[2,17]
   - 8.1982855003695596e-04 U[0,16] - 0.9018114050406515 U[1,16]
   - 0.0187516002761782 U[2,16] = 0
 temp_dynamics_X_1_17[3]: - 0.0106143983783747 rack_1[1,16]
   - 6.7237027705536556e-04 rack_1[3,16] + rack_1[3,17]
   - 8.1982855003695596e-04 U[0,16] - 0.9018114050406515 U[1,16]
   - 0.0187516002761782 U[3,16] = 0
 PS1_18: U[2,18] - 1.333333333333333 L_BW[0,18] - 100.5 A_DC[18]
   = 127.4445575833587
 PS2_18: U[3,18] - 1.333333333333333 L_BW[1,18] - 100.5 A_DC[18]
   = 127.4445575833587
 temp_dynamics_X_1_18[0]: - 0.00966649984898287 rack_1[0,17] + rack_1[0,18]
   - 6.1232553649559539e-04 rack_1[2,17] - 8.2066432389263746e-04 U[0,17]
   - 0.902730756281901 U[1,17] - 0.00703951723176609 U[2,17] = 0
 temp_dynamics_X_1_18[1]: - 0.00966649984898287 rack_1[1,17] + rack_1[1,18]
   - 6.1232553649559539e-04 rack_1[3,17] - 8.2066432389263746e-04 U[0,17]
   - 0.902730756281901 U[1,17] - 0.00703951723176609 U[3,17] = 0
 temp_dynamics_X_1_18[2]: - 0.0106143983783747 rack_1[0,17]
   - 6.7237027705536556e-04 rack_1[2,17] + rack_1[2,18]
   - 8.1982855003695596e-04 U[0,17] - 0.9018114050406515 U[1,17]
   - 0.0187516002761782 U[2,17] = 0
 temp_dynamics_X_1_18[3]: - 0.0106143983783747 rack_1[1,17]
   - 6.7237027705536556e-04 rack_1[3,17] + rack_1[3,18]
   - 8.1982855003695596e-04 U[0,17] - 0.9018114050406515 U[1,17]
   - 0.0187516002761782 U[3,17] = 0
 PS1_19: U[2,19] - 1.333333333333333 L_BW[0,19] - 100.5 A_DC[19]
   = 125.8507779291851
 PS2_19: U[3,19] - 1.333333333333333 L_BW[1,19] - 100.5 A_DC[19]
   = 125.8507779291851
 temp_dynamics_X_1_19[0]: - 0.00966649984898287 rack_1[0,18] + rack_1[0,19]
   - 6.1232553649559539e-04 rack_1[2,18] - 8.2066432389263746e-04 U[0,18]
   - 0.902730756281901 U[1,18] - 0.00703951723176609 U[2,18] = 0
 temp_dynamics_X_1_19[1]: - 0.00966649984898287 rack_1[1,18] + rack_1[1,19]
   - 6.1232553649559539e-04 rack_1[3,18] - 8.2066432389263746e-04 U[0,18]
   - 0.902730756281901 U[1,18] - 0.00703951723176609 U[3,18] = 0
 temp_dynamics_X_1_19[2]: - 0.0106143983783747 rack_1[0,18]
   - 6.7237027705536556e-04 rack_1[2,18] + rack_1[2,19]
   - 8.1982855003695596e-04 U[0,18] - 0.9018114050406515 U[1,18]
   - 0.0187516002761782 U[2,18] = 0
 temp_dynamics_X_1_19[3]: - 0.0106143983783747 rack_1[1,18]
   - 6.7237027705536556e-04 rack_1[3,18] + rack_1[3,19]
   - 8.1982855003695596e-04 U[0,18] - 0.9018114050406515 U[1,18]
   - 0.0187516002761782 U[3,18] = 0
 PS1_20: U[2,20] - 1.333333333333333 L_BW[0,20] - 100.5 A_DC[20]
   = 135.1974415903362
 PS2_20: U[3,20] - 1.333333333333333 L_BW[1,20] - 100.5 A_DC[20]
   = 135.1974415903362
 temp_dynamics_X_1_20[0]: - 0.00966649984898287 rack_1[0,19] + rack_1[0,20]
   - 6.1232553649559539e-04 rack_1[2,19] - 8.2066432389263746e-04 U[0,19]
   - 0.902730756281901 U[1,19] - 0.00703951723176609 U[2,19] = 0
 temp_dynamics_X_1_20[1]: - 0.00966649984898287 rack_1[1,19] + rack_1[1,20]
   - 6.1232553649559539e-04 rack_1[3,19] - 8.2066432389263746e-04 U[0,19]
   - 0.902730756281901 U[1,19] - 0.00703951723176609 U[3,19] = 0
 temp_dynamics_X_1_20[2]: - 0.0106143983783747 rack_1[0,19]
   - 6.7237027705536556e-04 rack_1[2,19] + rack_1[2,20]
   - 8.1982855003695596e-04 U[0,19] - 0.9018114050406515 U[1,19]
   - 0.0187516002761782 U[2,19] = 0
 temp_dynamics_X_1_20[3]: - 0.0106143983783747 rack_1[1,19]
   - 6.7237027705536556e-04 rack_1[3,19] + rack_1[3,20]
   - 8.1982855003695596e-04 U[0,19] - 0.9018114050406515 U[1,19]
   - 0.0187516002761782 U[3,19] = 0
 PS1_21: U[2,21] - 1.333333333333333 L_BW[0,21] - 100.5 A_DC[21]
   = 134.6503783379898
 PS2_21: U[3,21] - 1.333333333333333 L_BW[1,21] - 100.5 A_DC[21]
   = 134.6503783379898
 temp_dynamics_X_1_21[0]: - 0.00966649984898287 rack_1[0,20] + rack_1[0,21]
   - 6.1232553649559539e-04 rack_1[2,20] - 8.2066432389263746e-04 U[0,20]
   - 0.902730756281901 U[1,20] - 0.00703951723176609 U[2,20] = 0
 temp_dynamics_X_1_21[1]: - 0.00966649984898287 rack_1[1,20] + rack_1[1,21]
   - 6.1232553649559539e-04 rack_1[3,20] - 8.2066432389263746e-04 U[0,20]
   - 0.902730756281901 U[1,20] - 0.00703951723176609 U[3,20] = 0
 temp_dynamics_X_1_21[2]: - 0.0106143983783747 rack_1[0,20]
   - 6.7237027705536556e-04 rack_1[2,20] + rack_1[2,21]
   - 8.1982855003695596e-04 U[0,20] - 0.9018114050406515 U[1,20]
   - 0.0187516002761782 U[2,20] = 0
 temp_dynamics_X_1_21[3]: - 0.0106143983783747 rack_1[1,20]
   - 6.7237027705536556e-04 rack_1[3,20] + rack_1[3,21]
   - 8.1982855003695596e-04 U[0,20] - 0.9018114050406515 U[1,20]
   - 0.0187516002761782 U[3,20] = 0
 PS1_22: U[2,22] - 1.333333333333333 L_BW[0,22] - 100.5 A_DC[22]
   = 126.8551918977494
 PS2_22: U[3,22] - 1.333333333333333 L_BW[1,22] - 100.5 A_DC[22]
   = 126.8551918977494
 temp_dynamics_X_1_22[0]: - 0.00966649984898287 rack_1[0,21] + rack_1[0,22]
   - 6.1232553649559539e-04 rack_1[2,21] - 8.2066432389263746e-04 U[0,21]
   - 0.902730756281901 U[1,21] - 0.00703951723176609 U[2,21] = 0
 temp_dynamics_X_1_22[1]: - 0.00966649984898287 rack_1[1,21] + rack_1[1,22]
   - 6.1232553649559539e-04 rack_1[3,21] - 8.2066432389263746e-04 U[0,21]
   - 0.902730756281901 U[1,21] - 0.00703951723176609 U[3,21] = 0
 temp_dynamics_X_1_22[2]: - 0.0106143983783747 rack_1[0,21]
   - 6.7237027705536556e-04 rack_1[2,21] + rack_1[2,22]
   - 8.1982855003695596e-04 U[0,21] - 0.9018114050406515 U[1,21]
   - 0.0187516002761782 U[2,21] = 0
 temp_dynamics_X_1_22[3]: - 0.0106143983783747 rack_1[1,21]
   - 6.7237027705536556e-04 rack_1[3,21] + rack_1[3,22]
   - 8.1982855003695596e-04 U[0,21] - 0.9018114050406515 U[1,21]
   - 0.0187516002761782 U[3,21] = 0
 PS1_23: U[2,23] - 1.333333333333333 L_BW[0,23] - 100.5 A_DC[23]
   = 125.734239530789
 PS2_23: U[3,23] - 1.333333333333333 L_BW[1,23] - 100.5 A_DC[23]
   = 125.734239530789
 temp_dynamics_X_1_23[0]: - 0.00966649984898287 rack_1[0,22] + rack_1[0,23]
   - 6.1232553649559539e-04 rack_1[2,22] - 8.2066432389263746e-04 U[0,22]
   - 0.902730756281901 U[1,22] - 0.00703951723176609 U[2,22] = 0
 temp_dynamics_X_1_23[1]: - 0.00966649984898287 rack_1[1,22] + rack_1[1,23]
   - 6.1232553649559539e-04 rack_1[3,22] - 8.2066432389263746e-04 U[0,22]
   - 0.902730756281901 U[1,22] - 0.00703951723176609 U[3,22] = 0
 temp_dynamics_X_1_23[2]: - 0.0106143983783747 rack_1[0,22]
   - 6.7237027705536556e-04 rack_1[2,22] + rack_1[2,23]
   - 8.1982855003695596e-04 U[0,22] - 0.9018114050406515 U[1,22]
   - 0.0187516002761782 U[2,22] = 0
 temp_dynamics_X_1_23[3]: - 0.0106143983783747 rack_1[1,22]
   - 6.7237027705536556e-04 rack_1[3,22] + rack_1[3,23]
   - 8.1982855003695596e-04 U[0,22] - 0.9018114050406515 U[1,22]
   - 0.0187516002761782 U[3,22] = 0
 PS1_24: U[2,24] - 1.333333333333333 L_BW[0,24] - 100.5 A_DC[24]
   = 126.873075448547
 PS2_24: U[3,24] - 1.333333333333333 L_BW[1,24] - 100.5 A_DC[24]
   = 126.873075448547
 temp_dynamics_X_1_24[0]: - 0.00966649984898287 rack_1[0,23] + rack_1[0,24]
   - 6.1232553649559539e-04 rack_1[2,23] - 8.2066432389263746e-04 U[0,23]
   - 0.902730756281901 U[1,23] - 0.00703951723176609 U[2,23] = 0
 temp_dynamics_X_1_24[1]: - 0.00966649984898287 rack_1[1,23] + rack_1[1,24]
   - 6.1232553649559539e-04 rack_1[3,23] - 8.2066432389263746e-04 U[0,23]
   - 0.902730756281901 U[1,23] - 0.00703951723176609 U[3,23] = 0
 temp_dynamics_X_1_24[2]: - 0.0106143983783747 rack_1[0,23]
   - 6.7237027705536556e-04 rack_1[2,23] + rack_1[2,24]
   - 8.1982855003695596e-04 U[0,23] - 0.9018114050406515 U[1,23]
   - 0.0187516002761782 U[2,23] = 0
 temp_dynamics_X_1_24[3]: - 0.0106143983783747 rack_1[1,23]
   - 6.7237027705536556e-04 rack_1[3,23] + rack_1[3,24]
   - 8.1982855003695596e-04 U[0,23] - 0.9018114050406515 U[1,23]
   - 0.0187516002761782 U[3,23] = 0
 PS1_25: U[2,25] - 1.333333333333333 L_BW[0,25] - 100.5 A_DC[25]
   = 130.6323367827237
 PS2_25: U[3,25] - 1.333333333333333 L_BW[1,25] - 100.5 A_DC[25]
   = 130.6323367827237
 temp_dynamics_X_1_25[0]: - 0.00966649984898287 rack_1[0,24] + rack_1[0,25]
   - 6.1232553649559539e-04 rack_1[2,24] - 8.2066432389263746e-04 U[0,24]
   - 0.902730756281901 U[1,24] - 0.00703951723176609 U[2,24] = 0
 temp_dynamics_X_1_25[1]: - 0.00966649984898287 rack_1[1,24] + rack_1[1,25]
   - 6.1232553649559539e-04 rack_1[3,24] - 8.2066432389263746e-04 U[0,24]
   - 0.902730756281901 U[1,24] - 0.00703951723176609 U[3,24] = 0
 temp_dynamics_X_1_25[2]: - 0.0106143983783747 rack_1[0,24]
   - 6.7237027705536556e-04 rack_1[2,24] + rack_1[2,25]
   - 8.1982855003695596e-04 U[0,24] - 0.9018114050406515 U[1,24]
   - 0.0187516002761782 U[2,24] = 0
 temp_dynamics_X_1_25[3]: - 0.0106143983783747 rack_1[1,24]
   - 6.7237027705536556e-04 rack_1[3,24] + rack_1[3,25]
   - 8.1982855003695596e-04 U[0,24] - 0.9018114050406515 U[1,24]
   - 0.0187516002761782 U[3,24] = 0
 PS1_26: U[2,26] - 1.333333333333333 L_BW[0,26] - 100.5 A_DC[26]
   = 131.064687486671
 PS2_26: U[3,26] - 1.333333333333333 L_BW[1,26] - 100.5 A_DC[26]
   = 131.064687486671
 temp_dynamics_X_1_26[0]: - 0.00966649984898287 rack_1[0,25] + rack_1[0,26]
   - 6.1232553649559539e-04 rack_1[2,25] - 8.2066432389263746e-04 U[0,25]
   - 0.902730756281901 U[1,25] - 0.00703951723176609 U[2,25] = 0
 temp_dynamics_X_1_26[1]: - 0.00966649984898287 rack_1[1,25] + rack_1[1,26]
   - 6.1232553649559539e-04 rack_1[3,25] - 8.2066432389263746e-04 U[0,25]
   - 0.902730756281901 U[1,25] - 0.00703951723176609 U[3,25] = 0
 temp_dynamics_X_1_26[2]: - 0.0106143983783747 rack_1[0,25]
   - 6.7237027705536556e-04 rack_1[2,25] + rack_1[2,26]
   - 8.1982855003695596e-04 U[0,25] - 0.9018114050406515 U[1,25]
   - 0.0187516002761782 U[2,25] = 0
 temp_dynamics_X_1_26[3]: - 0.0106143983783747 rack_1[1,25]
   - 6.7237027705536556e-04 rack_1[3,25] + rack_1[3,26]
   - 8.1982855003695596e-04 U[0,25] - 0.9018114050406515 U[1,25]
   - 0.0187516002761782 U[3,25] = 0
 PS1_27: U[2,27] - 1.333333333333333 L_BW[0,27] - 100.5 A_DC[27]
   = 126.9133294654807
 PS2_27: U[3,27] - 1.333333333333333 L_BW[1,27] - 100.5 A_DC[27]
   = 126.9133294654807
 temp_dynamics_X_1_27[0]: - 0.00966649984898287 rack_1[0,26] + rack_1[0,27]
   - 6.1232553649559539e-04 rack_1[2,26] - 8.2066432389263746e-04 U[0,26]
   - 0.902730756281901 U[1,26] - 0.00703951723176609 U[2,26] = 0
 temp_dynamics_X_1_27[1]: - 0.00966649984898287 rack_1[1,26] + rack_1[1,27]
   - 6.1232553649559539e-04 rack_1[3,26] - 8.2066432389263746e-04 U[0,26]
   - 0.902730756281901 U[1,26] - 0.00703951723176609 U[3,26] = 0
 temp_dynamics_X_1_27[2]: - 0.0106143983783747 rack_1[0,26]
   - 6.7237027705536556e-04 rack_1[2,26] + rack_1[2,27]
   - 8.1982855003695596e-04 U[0,26] - 0.9018114050406515 U[1,26]
   - 0.0187516002761782 U[2,26] = 0
 temp_dynamics_X_1_27[3]: - 0.0106143983783747 rack_1[1,26]
   - 6.7237027705536556e-04 rack_1[3,26] + rack_1[3,27]
   - 8.1982855003695596e-04 U[0,26] - 0.9018114050406515 U[1,26]
   - 0.0187516002761782 U[3,26] = 0
 PS1_28: U[2,28] - 1.333333333333333 L_BW[0,28] - 100.5 A_DC[28]
   = 142.5586537335006
 PS2_28: U[3,28] - 1.333333333333333 L_BW[1,28] - 100.5 A_DC[28]
   = 142.5586537335006
 temp_dynamics_X_1_28[0]: - 0.00966649984898287 rack_1[0,27] + rack_1[0,28]
   - 6.1232553649559539e-04 rack_1[2,27] - 8.2066432389263746e-04 U[0,27]
   - 0.902730756281901 U[1,27] - 0.00703951723176609 U[2,27] = 0
 temp_dynamics_X_1_28[1]: - 0.00966649984898287 rack_1[1,27] + rack_1[1,28]
   - 6.1232553649559539e-04 rack_1[3,27] - 8.2066432389263746e-04 U[0,27]
   - 0.902730756281901 U[1,27] - 0.00703951723176609 U[3,27] = 0
 temp_dynamics_X_1_28[2]: - 0.0106143983783747 rack_1[0,27]
   - 6.7237027705536556e-04 rack_1[2,27] + rack_1[2,28]
   - 8.1982855003695596e-04 U[0,27] - 0.9018114050406515 U[1,27]
   - 0.0187516002761782 U[2,27] = 0
 temp_dynamics_X_1_28[3]: - 0.0106143983783747 rack_1[1,27]
   - 6.7237027705536556e-04 rack_1[3,27] + rack_1[3,28]
   - 8.1982855003695596e-04 U[0,27] - 0.9018114050406515 U[1,27]
   - 0.0187516002761782 U[3,27] = 0
 PS1_29: U[2,29] - 1.333333333333333 L_BW[0,29] - 100.5 A_DC[29]
   = 134.190686862991
 PS2_29: U[3,29] - 1.333333333333333 L_BW[1,29] - 100.5 A_DC[29]
   = 134.190686862991
 temp_dynamics_X_1_29[0]: - 0.00966649984898287 rack_1[0,28] + rack_1[0,29]
   - 6.1232553649559539e-04 rack_1[2,28] - 8.2066432389263746e-04 U[0,28]
   - 0.902730756281901 U[1,28] - 0.00703951723176609 U[2,28] = 0
 temp_dynamics_X_1_29[1]: - 0.00966649984898287 rack_1[1,28] + rack_1[1,29]
   - 6.1232553649559539e-04 rack_1[3,28] - 8.2066432389263746e-04 U[0,28]
   - 0.902730756281901 U[1,28] - 0.00703951723176609 U[3,28] = 0
 temp_dynamics_X_1_29[2]: - 0.0106143983783747 rack_1[0,28]
   - 6.7237027705536556e-04 rack_1[2,28] + rack_1[2,29]
   - 8.1982855003695596e-04 U[0,28] - 0.9018114050406515 U[1,28]
   - 0.0187516002761782 U[2,28] = 0
 temp_dynamics_X_1_29[3]: - 0.0106143983783747 rack_1[1,28]
   - 6.7237027705536556e-04 rack_1[3,28] + rack_1[3,29]
   - 8.1982855003695596e-04 U[0,28] - 0.9018114050406515 U[1,28]
   - 0.0187516002761782 U[3,28] = 0
 PS1_30: U[2,30] - 1.333333333333333 L_BW[0,30] - 100.5 A_DC[30]
   = 135.9523322942954
 PS2_30: U[3,30] - 1.333333333333333 L_BW[1,30] - 100.5 A_DC[30]
   = 135.9523322942954
 temp_dynamics_X_1_30[0]: - 0.00966649984898287 rack_1[0,29] + rack_1[0,30]
   - 6.1232553649559539e-04 rack_1[2,29] - 8.2066432389263746e-04 U[0,29]
   - 0.902730756281901 U[1,29] - 0.00703951723176609 U[2,29] = 0
 temp_dynamics_X_1_30[1]: - 0.00966649984898287 rack_1[1,29] + rack_1[1,30]
   - 6.1232553649559539e-04 rack_1[3,29] - 8.2066432389263746e-04 U[0,29]
   - 0.902730756281901 U[1,29] - 0.00703951723176609 U[3,29] = 0
 temp_dynamics_X_1_30[2]: - 0.0106143983783747 rack_1[0,29]
   - 6.7237027705536556e-04 rack_1[2,29] + rack_1[2,30]
   - 8.1982855003695596e-04 U[0,29] - 0.9018114050406515 U[1,29]
   - 0.0187516002761782 U[2,29] = 0
 temp_dynamics_X_1_30[3]: - 0.0106143983783747 rack_1[1,29]
   - 6.7237027705536556e-04 rack_1[3,29] + rack_1[3,30]
   - 8.1982855003695596e-04 U[0,29] - 0.9018114050406515 U[1,29]
   - 0.0187516002761782 U[3,29] = 0
 PS1_31: U[2,31] - 1.333333333333333 L_BW[0,31] - 100.5 A_DC[31]
   = 136.1628913368756
 PS2_31: U[3,31] - 1.333333333333333 L_BW[1,31] - 100.5 A_DC[31]
   = 136.1628913368756
 temp_dynamics_X_1_31[0]: - 0.00966649984898287 rack_1[0,30] + rack_1[0,31]
   - 6.1232553649559539e-04 rack_1[2,30] - 8.2066432389263746e-04 U[0,30]
   - 0.902730756281901 U[1,30] - 0.00703951723176609 U[2,30] = 0
 temp_dynamics_X_1_31[1]: - 0.00966649984898287 rack_1[1,30] + rack_1[1,31]
   - 6.1232553649559539e-04 rack_1[3,30] - 8.2066432389263746e-04 U[0,30]
   - 0.902730756281901 U[1,30] - 0.00703951723176609 U[3,30] = 0
 temp_dynamics_X_1_31[2]: - 0.0106143983783747 rack_1[0,30]
   - 6.7237027705536556e-04 rack_1[2,30] + rack_1[2,31]
   - 8.1982855003695596e-04 U[0,30] - 0.9018114050406515 U[1,30]
   - 0.0187516002761782 U[2,30] = 0
 temp_dynamics_X_1_31[3]: - 0.0106143983783747 rack_1[1,30]
   - 6.7237027705536556e-04 rack_1[3,30] + rack_1[3,31]
   - 8.1982855003695596e-04 U[0,30] - 0.9018114050406515 U[1,30]
   - 0.0187516002761782 U[3,30] = 0
 PS1_32: U[2,32] - 1.333333333333333 L_BW[0,32] - 100.5 A_DC[32]
   = 139.5442424752578
 PS2_32: U[3,32] - 1.333333333333333 L_BW[1,32] - 100.5 A_DC[32]
   = 139.5442424752578
 temp_dynamics_X_1_32[0]: - 0.00966649984898287 rack_1[0,31] + rack_1[0,32]
   - 6.1232553649559539e-04 rack_1[2,31] - 8.2066432389263746e-04 U[0,31]
   - 0.902730756281901 U[1,31] - 0.00703951723176609 U[2,31] = 0
 temp_dynamics_X_1_32[1]: - 0.00966649984898287 rack_1[1,31] + rack_1[1,32]
   - 6.1232553649559539e-04 rack_1[3,31] - 8.2066432389263746e-04 U[0,31]
   - 0.902730756281901 U[1,31] - 0.00703951723176609 U[3,31] = 0
 temp_dynamics_X_1_32[2]: - 0.0106143983783747 rack_1[0,31]
   - 6.7237027705536556e-04 rack_1[2,31] + rack_1[2,32]
   - 8.1982855003695596e-04 U[0,31] - 0.9018114050406515 U[1,31]
   - 0.0187516002761782 U[2,31] = 0
 temp_dynamics_X_1_32[3]: - 0.0106143983783747 rack_1[1,31]
   - 6.7237027705536556e-04 rack_1[3,31] + rack_1[3,32]
   - 8.1982855003695596e-04 U[0,31] - 0.9018114050406515 U[1,31]
   - 0.0187516002761782 U[3,31] = 0
 PS1_33: U[2,33] - 1.333333333333333 L_BW[0,33] - 100.5 A_DC[33]
   = 132.9581676110747
 PS2_33: U[3,33] - 1.333333333333333 L_BW[1,33] - 100.5 A_DC[33]
   = 132.9581676110747
 temp_dynamics_X_1_33[0]: - 0.00966649984898287 rack_1[0,32] + rack_1[0,33]
   - 6.1232553649559539e-04 rack_1[2,32] - 8.2066432389263746e-04 U[0,32]
   - 0.902730756281901 U[1,32] - 0.00703951723176609 U[2,32] = 0
 temp_dynamics_X_1_33[1]: - 0.00966649984898287 rack_1[1,32] + rack_1[1,33]
   - 6.1232553649559539e-04 rack_1[3,32] - 8.2066432389263746e-04 U[0,32]
   - 0.902730756281901 U[1,32] - 0.00703951723176609 U[3,32] = 0
 temp_dynamics_X_1_33[2]: - 0.0106143983783747 rack_1[0,32]
   - 6.7237027705536556e-04 rack_1[2,32] + rack_1[2,33]
   - 8.1982855003695596e-04 U[0,32] - 0.9018114050406515 U[1,32]
   - 0.0187516002761782 U[2,32] = 0
 temp_dynamics_X_1_33[3]: - 0.0106143983783747 rack_1[1,32]
   - 6.7237027705536556e-04 rack_1[3,32] + rack_1[3,33]
   - 8.1982855003695596e-04 U[0,32] - 0.9018114050406515 U[1,32]
   - 0.0187516002761782 U[3,32] = 0
 PS1_34: U[2,34] - 1.333333333333333 L_BW[0,34] - 100.5 A_DC[34]
   = 123.9456478264297
 PS2_34: U[3,34] - 1.333333333333333 L_BW[1,34] - 100.5 A_DC[34]
   = 123.9456478264297
 temp_dynamics_X_1_34[0]: - 0.00966649984898287 rack_1[0,33] + rack_1[0,34]
   - 6.1232553649559539e-04 rack_1[2,33] - 8.2066432389263746e-04 U[0,33]
   - 0.902730756281901 U[1,33] - 0.00703951723176609 U[2,33] = 0
 temp_dynamics_X_1_34[1]: - 0.00966649984898287 rack_1[1,33] + rack_1[1,34]
   - 6.1232553649559539e-04 rack_1[3,33] - 8.2066432389263746e-04 U[0,33]
   - 0.902730756281901 U[1,33] - 0.00703951723176609 U[3,33] = 0
 temp_dynamics_X_1_34[2]: - 0.0106143983783747 rack_1[0,33]
   - 6.7237027705536556e-04 rack_1[2,33] + rack_1[2,34]
   - 8.1982855003695596e-04 U[0,33] - 0.9018114050406515 U[1,33]
   - 0.0187516002761782 U[2,33] = 0
 temp_dynamics_X_1_34[3]: - 0.0106143983783747 rack_1[1,33]
   - 6.7237027705536556e-04 rack_1[3,33] + rack_1[3,34]
   - 8.1982855003695596e-04 U[0,33] - 0.9018114050406515 U[1,33]
   - 0.0187516002761782 U[3,33] = 0
 PS1_35: U[2,35] - 1.333333333333333 L_BW[0,35] - 100.5 A_DC[35]
   = 132.0789462464036
 PS2_35: U[3,35] - 1.333333333333333 L_BW[1,35] - 100.5 A_DC[35]
   = 132.0789462464036
 temp_dynamics_X_1_35[0]: - 0.00966649984898287 rack_1[0,34] + rack_1[0,35]
   - 6.1232553649559539e-04 rack_1[2,34] - 8.2066432389263746e-04 U[0,34]
   - 0.902730756281901 U[1,34] - 0.00703951723176609 U[2,34] = 0
 temp_dynamics_X_1_35[1]: - 0.00966649984898287 rack_1[1,34] + rack_1[1,35]
   - 6.1232553649559539e-04 rack_1[3,34] - 8.2066432389263746e-04 U[0,34]
   - 0.902730756281901 U[1,34] - 0.00703951723176609 U[3,34] = 0
 temp_dynamics_X_1_35[2]: - 0.0106143983783747 rack_1[0,34]
   - 6.7237027705536556e-04 rack_1[2,34] + rack_1[2,35]
   - 8.1982855003695596e-04 U[0,34] - 0.9018114050406515 U[1,34]
   - 0.0187516002761782 U[2,34] = 0
 temp_dynamics_X_1_35[3]: - 0.0106143983783747 rack_1[1,34]
   - 6.7237027705536556e-04 rack_1[3,34] + rack_1[3,35]
   - 8.1982855003695596e-04 U[0,34] - 0.9018114050406515 U[1,34]
   - 0.0187516002761782 U[3,34] = 0
 PS1_36: U[2,36] - 1.333333333333333 L_BW[0,36] - 100.5 A_DC[36]
   = 144.7782176856457
 PS2_36: U[3,36] - 1.333333333333333 L_BW[1,36] - 100.5 A_DC[36]
   = 144.7782176856457
 temp_dynamics_X_1_36[0]: - 0.00966649984898287 rack_1[0,35] + rack_1[0,36]
   - 6.1232553649559539e-04 rack_1[2,35] - 8.2066432389263746e-04 U[0,35]
   - 0.902730756281901 U[1,35] - 0.00703951723176609 U[2,35] = 0
 temp_dynamics_X_1_36[1]: - 0.00966649984898287 rack_1[1,35] + rack_1[1,36]
   - 6.1232553649559539e-04 rack_1[3,35] - 8.2066432389263746e-04 U[0,35]
   - 0.902730756281901 U[1,35] - 0.00703951723176609 U[3,35] = 0
 temp_dynamics_X_1_36[2]: - 0.0106143983783747 rack_1[0,35]
   - 6.7237027705536556e-04 rack_1[2,35] + rack_1[2,36]
   - 8.1982855003695596e-04 U[0,35] - 0.9018114050406515 U[1,35]
   - 0.0187516002761782 U[2,35] = 0
 temp_dynamics_X_1_36[3]: - 0.0106143983783747 rack_1[1,35]
   - 6.7237027705536556e-04 rack_1[3,35] + rack_1[3,36]
   - 8.1982855003695596e-04 U[0,35] - 0.9018114050406515 U[1,35]
   - 0.0187516002761782 U[3,35] = 0
 PS1_37: U[2,37] - 1.333333333333333 L_BW[0,37] - 100.5 A_DC[37]
   = 133.1997565903988
 PS2_37: U[3,37] - 1.333333333333333 L_BW[1,37] - 100.5 A_DC[37]
   = 133.1997565903988
 temp_dynamics_X_1_37[0]: - 0.00966649984898287 rack_1[0,36] + rack_1[0,37]
   - 6.1232553649559539e-04 rack_1[2,36] - 8.2066432389263746e-04 U[0,36]
   - 0.902730756281901 U[1,36] - 0.00703951723176609 U[2,36] = 0
 temp_dynamics_X_1_37[1]: - 0.00966649984898287 rack_1[1,36] + rack_1[1,37]
   - 6.1232553649559539e-04 rack_1[3,36] - 8.2066432389263746e-04 U[0,36]
   - 0.902730756281901 U[1,36] - 0.00703951723176609 U[3,36] = 0
 temp_dynamics_X_1_37[2]: - 0.0106143983783747 rack_1[0,36]
   - 6.7237027705536556e-04 rack_1[2,36] + rack_1[2,37]
   - 8.1982855003695596e-04 U[0,36] - 0.9018114050406515 U[1,36]
   - 0.0187516002761782 U[2,36] = 0
 temp_dynamics_X_1_37[3]: - 0.0106143983783747 rack_1[1,36]
   - 6.7237027705536556e-04 rack_1[3,36] + rack_1[3,37]
   - 8.1982855003695596e-04 U[0,36] - 0.9018114050406515 U[1,36]
   - 0.0187516002761782 U[3,36] = 0
 PS1_38: U[2,38] - 1.333333333333333 L_BW[0,38] - 100.5 A_DC[38]
   = 142.9085026638363
 PS2_38: U[3,38] - 1.333333333333333 L_BW[1,38] - 100.5 A_DC[38]
   = 142.9085026638363
 temp_dynamics_X_1_38[0]: - 0.00966649984898287 rack_1[0,37] + rack_1[0,38]
   - 6.1232553649559539e-04 rack_1[2,37] - 8.2066432389263746e-04 U[0,37]
   - 0.902730756281901 U[1,37] - 0.00703951723176609 U[2,37] = 0
 temp_dynamics_X_1_38[1]: - 0.00966649984898287 rack_1[1,37] + rack_1[1,38]
   - 6.1232553649559539e-04 rack_1[3,37] - 8.2066432389263746e-04 U[0,37]
   - 0.902730756281901 U[1,37] - 0.00703951723176609 U[3,37] = 0
 temp_dynamics_X_1_38[2]: - 0.0106143983783747 rack_1[0,37]
   - 6.7237027705536556e-04 rack_1[2,37] + rack_1[2,38]
   - 8.1982855003695596e-04 U[0,37] - 0.9018114050406515 U[1,37]
   - 0.0187516002761782 U[2,37] = 0
 temp_dynamics_X_1_38[3]: - 0.0106143983783747 rack_1[1,37]
   - 6.7237027705536556e-04 rack_1[3,37] + rack_1[3,38]
   - 8.1982855003695596e-04 U[0,37] - 0.9018114050406515 U[1,37]
   - 0.0187516002761782 U[3,37] = 0
 PS1_39: U[2,39] - 1.333333333333333 L_BW[0,39] - 100.5 A_DC[39]
   = 141.7834332620334
 PS2_39: U[3,39] - 1.333333333333333 L_BW[1,39] - 100.5 A_DC[39]
   = 141.7834332620334
 temp_dynamics_X_1_39[0]: - 0.00966649984898287 rack_1[0,38] + rack_1[0,39]
   - 6.1232553649559539e-04 rack_1[2,38] - 8.2066432389263746e-04 U[0,38]
   - 0.902730756281901 U[1,38] - 0.00703951723176609 U[2,38] = 0
 temp_dynamics_X_1_39[1]: - 0.00966649984898287 rack_1[1,38] + rack_1[1,39]
   - 6.1232553649559539e-04 rack_1[3,38] - 8.2066432389263746e-04 U[0,38]
   - 0.902730756281901 U[1,38] - 0.00703951723176609 U[3,38] = 0
 temp_dynamics_X_1_39[2]: - 0.0106143983783747 rack_1[0,38]
   - 6.7237027705536556e-04 rack_1[2,38] + rack_1[2,39]
   - 8.1982855003695596e-04 U[0,38] - 0.9018114050406515 U[1,38]
   - 0.0187516002761782 U[2,38] = 0
 temp_dynamics_X_1_39[3]: - 0.0106143983783747 rack_1[1,38]
   - 6.7237027705536556e-04 rack_1[3,38] + rack_1[3,39]
   - 8.1982855003695596e-04 U[0,38] - 0.9018114050406515 U[1,38]
   - 0.0187516002761782 U[3,38] = 0
 PS1_40: U[2,40] - 1.333333333333333 L_BW[0,40] - 100.5 A_DC[40]
   = 138.3507696866274
 PS2_40: U[3,40] - 1.333333333333333 L_BW[1,40] - 100.5 A_DC[40]
   = 138.3507696866274
 temp_dynamics_X_1_40[0]: - 0.00966649984898287 rack_1[0,39] + rack_1[0,40]
   - 6.1232553649559539e-04 rack_1[2,39] - 8.2066432389263746e-04 U[0,39]
   - 0.902730756281901 U[1,39] - 0.00703951723176609 U[2,39] = 0
 temp_dynamics_X_1_40[1]: - 0.00966649984898287 rack_1[1,39] + rack_1[1,40]
   - 6.1232553649559539e-04 rack_1[3,39] - 8.2066432389263746e-04 U[0,39]
   - 0.902730756281901 U[1,39] - 0.00703951723176609 U[3,39] = 0
 temp_dynamics_X_1_40[2]: - 0.0106143983783747 rack_1[0,39]
   - 6.7237027705536556e-04 rack_1[2,39] + rack_1[2,40]
   - 8.1982855003695596e-04 U[0,39] - 0.9018114050406515 U[1,39]
   - 0.0187516002761782 U[2,39] = 0
 temp_dynamics_X_1_40[3]: - 0.0106143983783747 rack_1[1,39]
   - 6.7237027705536556e-04 rack_1[3,39] + rack_1[3,40]
   - 8.1982855003695596e-04 U[0,39] - 0.9018114050406515 U[1,39]
   - 0.0187516002761782 U[3,39] = 0
 PS1_41: U[2,41] - 1.333333333333333 L_BW[0,41] - 100.5 A_DC[41]
   = 132.7524692357735
 PS2_41: U[3,41] - 1.333333333333333 L_BW[1,41] - 100.5 A_DC[41]
   = 132.7524692357735
 temp_dynamics_X_1_41[0]: - 0.00966649984898287 rack_1[0,40] + rack_1[0,41]
   - 6.1232553649559539e-04 rack_1[2,40] - 8.2066432389263746e-04 U[0,40]
   - 0.902730756281901 U[1,40] - 0.00703951723176609 U[2,40] = 0
 temp_dynamics_X_1_41[1]: - 0.00966649984898287 rack_1[1,40] + rack_1[1,41]
   - 6.1232553649559539e-04 rack_1[3,40] - 8.2066432389263746e-04 U[0,40]
   - 0.902730756281901 U[1,40] - 0.00703951723176609 U[3,40] = 0
 temp_dynamics_X_1_41[2]: - 0.0106143983783747 rack_1[0,40]
   - 6.7237027705536556e-04 rack_1[2,40] + rack_1[2,41]
   - 8.1982855003695596e-04 U[0,40] - 0.9018114050406515 U[1,40]
   - 0.0187516002761782 U[2,40] = 0
 temp_dynamics_X_1_41[3]: - 0.0106143983783747 rack_1[1,40]
   - 6.7237027705536556e-04 rack_1[3,40] + rack_1[3,41]
   - 8.1982855003695596e-04 U[0,40] - 0.9018114050406515 U[1,40]
   - 0.0187516002761782 U[3,40] = 0
 PS1_42: U[2,42] - 1.333333333333333 L_BW[0,42] - 100.5 A_DC[42]
   = 133.682543483483
 PS2_42: U[3,42] - 1.333333333333333 L_BW[1,42] - 100.5 A_DC[42]
   = 133.682543483483
 temp_dynamics_X_1_42[0]: - 0.00966649984898287 rack_1[0,41] + rack_1[0,42]
   - 6.1232553649559539e-04 rack_1[2,41] - 8.2066432389263746e-04 U[0,41]
   - 0.902730756281901 U[1,41] - 0.00703951723176609 U[2,41] = 0
 temp_dynamics_X_1_42[1]: - 0.00966649984898287 rack_1[1,41] + rack_1[1,42]
   - 6.1232553649559539e-04 rack_1[3,41] - 8.2066432389263746e-04 U[0,41]
   - 0.902730756281901 U[1,41] - 0.00703951723176609 U[3,41] = 0
 temp_dynamics_X_1_42[2]: - 0.0106143983783747 rack_1[0,41]
   - 6.7237027705536556e-04 rack_1[2,41] + rack_1[2,42]
   - 8.1982855003695596e-04 U[0,41] - 0.9018114050406515 U[1,41]
   - 0.0187516002761782 U[2,41] = 0
 temp_dynamics_X_1_42[3]: - 0.0106143983783747 rack_1[1,41]
   - 6.7237027705536556e-04 rack_1[3,41] + rack_1[3,42]
   - 8.1982855003695596e-04 U[0,41] - 0.9018114050406515 U[1,41]
   - 0.0187516002761782 U[3,41] = 0
 PS1_43: U[2,43] - 1.333333333333333 L_BW[0,43] - 100.5 A_DC[43]
   = 135.0942766283385
 PS2_43: U[3,43] - 1.333333333333333 L_BW[1,43] - 100.5 A_DC[43]
   = 135.0942766283385
 temp_dynamics_X_1_43[0]: - 0.00966649984898287 rack_1[0,42] + rack_1[0,43]
   - 6.1232553649559539e-04 rack_1[2,42] - 8.2066432389263746e-04 U[0,42]
   - 0.902730756281901 U[1,42] - 0.00703951723176609 U[2,42] = 0
 temp_dynamics_X_1_43[1]: - 0.00966649984898287 rack_1[1,42] + rack_1[1,43]
   - 6.1232553649559539e-04 rack_1[3,42] - 8.2066432389263746e-04 U[0,42]
   - 0.902730756281901 U[1,42] - 0.00703951723176609 U[3,42] = 0
 temp_dynamics_X_1_43[2]: - 0.0106143983783747 rack_1[0,42]
   - 6.7237027705536556e-04 rack_1[2,42] + rack_1[2,43]
   - 8.1982855003695596e-04 U[0,42] - 0.9018114050406515 U[1,42]
   - 0.0187516002761782 U[2,42] = 0
 temp_dynamics_X_1_43[3]: - 0.0106143983783747 rack_1[1,42]
   - 6.7237027705536556e-04 rack_1[3,42] + rack_1[3,43]
   - 8.1982855003695596e-04 U[0,42] - 0.9018114050406515 U[1,42]
   - 0.0187516002761782 U[3,42] = 0
 PS1_44: U[2,44] - 1.333333333333333 L_BW[0,44] - 100.5 A_DC[44]
   = 144.0195763214543
 PS2_44: U[3,44] - 1.333333333333333 L_BW[1,44] - 100.5 A_DC[44]
   = 144.0195763214543
 temp_dynamics_X_1_44[0]: - 0.00966649984898287 rack_1[0,43] + rack_1[0,44]
   - 6.1232553649559539e-04 rack_1[2,43] - 8.2066432389263746e-04 U[0,43]
   - 0.902730756281901 U[1,43] - 0.00703951723176609 U[2,43] = 0
 temp_dynamics_X_1_44[1]: - 0.00966649984898287 rack_1[1,43] + rack_1[1,44]
   - 6.1232553649559539e-04 rack_1[3,43] - 8.2066432389263746e-04 U[0,43]
   - 0.902730756281901 U[1,43] - 0.00703951723176609 U[3,43] = 0
 temp_dynamics_X_1_44[2]: - 0.0106143983783747 rack_1[0,43]
   - 6.7237027705536556e-04 rack_1[2,43] + rack_1[2,44]
   - 8.1982855003695596e-04 U[0,43] - 0.9018114050406515 U[1,43]
   - 0.0187516002761782 U[2,43] = 0
 temp_dynamics_X_1_44[3]: - 0.0106143983783747 rack_1[1,43]
   - 6.7237027705536556e-04 rack_1[3,43] + rack_1[3,44]
   - 8.1982855003695596e-04 U[0,43] - 0.9018114050406515 U[1,43]
   - 0.0187516002761782 U[3,43] = 0
 PS1_45: U[2,45] - 1.333333333333333 L_BW[0,45] - 100.5 A_DC[45]
   = 137.8674719895703
 PS2_45: U[3,45] - 1.333333333333333 L_BW[1,45] - 100.5 A_DC[45]
   = 137.8674719895703
 temp_dynamics_X_1_45[0]: - 0.00966649984898287 rack_1[0,44] + rack_1[0,45]
   - 6.1232553649559539e-04 rack_1[2,44] - 8.2066432389263746e-04 U[0,44]
   - 0.902730756281901 U[1,44] - 0.00703951723176609 U[2,44] = 0
 temp_dynamics_X_1_45[1]: - 0.00966649984898287 rack_1[1,44] + rack_1[1,45]
   - 6.1232553649559539e-04 rack_1[3,44] - 8.2066432389263746e-04 U[0,44]
   - 0.902730756281901 U[1,44] - 0.00703951723176609 U[3,44] = 0
 temp_dynamics_X_1_45[2]: - 0.0106143983783747 rack_1[0,44]
   - 6.7237027705536556e-04 rack_1[2,44] + rack_1[2,45]
   - 8.1982855003695596e-04 U[0,44] - 0.9018114050406515 U[1,44]
   - 0.0187516002761782 U[2,44] = 0
 temp_dynamics_X_1_45[3]: - 0.0106143983783747 rack_1[1,44]
   - 6.7237027705536556e-04 rack_1[3,44] + rack_1[3,45]
   - 8.1982855003695596e-04 U[0,44] - 0.9018114050406515 U[1,44]
   - 0.0187516002761782 U[3,44] = 0
 PS1_46: U[2,46] - 1.333333333333333 L_BW[0,46] - 100.5 A_DC[46]
   = 143.1169158211542
 PS2_46: U[3,46] - 1.333333333333333 L_BW[1,46] - 100.5 A_DC[46]
   = 143.1169158211542
 temp_dynamics_X_1_46[0]: - 0.00966649984898287 rack_1[0,45] + rack_1[0,46]
   - 6.1232553649559539e-04 rack_1[2,45] - 8.2066432389263746e-04 U[0,45]
   - 0.902730756281901 U[1,45] - 0.00703951723176609 U[2,45] = 0
 temp_dynamics_X_1_46[1]: - 0.00966649984898287 rack_1[1,45] + rack_1[1,46]
   - 6.1232553649559539e-04 rack_1[3,45] - 8.2066432389263746e-04 U[0,45]
   - 0.902730756281901 U[1,45] - 0.00703951723176609 U[3,45] = 0
 temp_dynamics_X_1_46[2]: - 0.0106143983783747 rack_1[0,45]
   - 6.7237027705536556e-04 rack_1[2,45] + rack_1[2,46]
   - 8.1982855003695596e-04 U[0,45] - 0.9018114050406515 U[1,45]
   - 0.0187516002761782 U[2,45] = 0
 temp_dynamics_X_1_46[3]: - 0.0106143983783747 rack_1[1,45]
   - 6.7237027705536556e-04 rack_1[3,45] + rack_1[3,46]
   - 8.1982855003695596e-04 U[0,45] - 0.9018114050406515 U[1,45]
   - 0.0187516002761782 U[3,45] = 0
 PS1_47: U[2,47] - 1.333333333333333 L_BW[0,47] - 100.5 A_DC[47]
   = 125.5178529452923
 PS2_47: U[3,47] - 1.333333333333333 L_BW[1,47] - 100.5 A_DC[47]
   = 125.5178529452923
 temp_dynamics_X_1_47[0]: - 0.00966649984898287 rack_1[0,46] + rack_1[0,47]
   - 6.1232553649559539e-04 rack_1[2,46] - 8.2066432389263746e-04 U[0,46]
   - 0.902730756281901 U[1,46] - 0.00703951723176609 U[2,46] = 0
 temp_dynamics_X_1_47[1]: - 0.00966649984898287 rack_1[1,46] + rack_1[1,47]
   - 6.1232553649559539e-04 rack_1[3,46] - 8.2066432389263746e-04 U[0,46]
   - 0.902730756281901 U[1,46] - 0.00703951723176609 U[3,46] = 0
 temp_dynamics_X_1_47[2]: - 0.0106143983783747 rack_1[0,46]
   - 6.7237027705536556e-04 rack_1[2,46] + rack_1[2,47]
   - 8.1982855003695596e-04 U[0,46] - 0.9018114050406515 U[1,46]
   - 0.0187516002761782 U[2,46] = 0
 temp_dynamics_X_1_47[3]: - 0.0106143983783747 rack_1[1,46]
   - 6.7237027705536556e-04 rack_1[3,46] + rack_1[3,47]
   - 8.1982855003695596e-04 U[0,46] - 0.9018114050406515 U[1,46]
   - 0.0187516002761782 U[3,46] = 0
 power_balance_0: - 0.1005 A_DC[0] - 0.00133333333333333 L[0] + Pimp[0]
   - Pexp[0] - Pch[0] + Pdis[0] - 0.001 P_cooling[0] = -0.247890625
 discharge_power_limit_0: Pdis[0] - 2 epsilon_dis[0] <= 0
 charge_power_limit_0: Pch[0] - 2 epsilon_ch[0] <= 0
 battery_state_0: epsilon_ch[0] + epsilon_dis[0] <= 1
 SoC_0: SoC[0] - 0.99 SoC[47] - 0.057 Pch[0] + 0.0666666666666667 Pdis[0]
   = 0
 power_balance_1: - 0.1005 A_DC[1] - 0.00133333333333333 L[1] + Pimp[1]
   - Pexp[1] - Pch[1] + Pdis[1] - 0.001 P_cooling[1] = -0.306801265
 discharge_power_limit_1: Pdis[1] - 2 epsilon_dis[1] <= 0
 charge_power_limit_1: Pch[1] - 2 epsilon_ch[1] <= 0
 battery_state_1: epsilon_ch[1] + epsilon_dis[1] <= 1
 SoC_1: - 0.99 SoC[0] + SoC[1] - 0.057 Pch[1] + 0.0666666666666667 Pdis[1]
   = 0
 power_balance_2: - 0.1005 A_DC[2] - 0.00133333333333333 L[2] + Pimp[2]
   - Pexp[2] - Pch[2] + Pdis[2] - 0.001 P_cooling[2] = -0.34106156625
 discharge_power_limit_2: Pdis[2] - 2 epsilon_dis[2] <= 0
 charge_power_limit_2: Pch[2] - 2 epsilon_ch[2] <= 0
 battery_state_2: epsilon_ch[2] + epsilon_dis[2] <= 1
 SoC_2: - 0.99 SoC[1] + SoC[2] - 0.057 Pch[2] + 0.0666666666666667 Pdis[2]
   = 0
 power_balance_3: - 0.1005 A_DC[3] - 0.00133333333333333 L[3] + Pimp[3]
   - Pexp[3] - Pch[3] + Pdis[3] - 0.001 P_cooling[3] = -0.37524506
 discharge_power_limit_3: Pdis[3] - 2 epsilon_dis[3] <= 0
 charge_power_limit_3: Pch[3] - 2 epsilon_ch[3] <= 0
 battery_state_3: epsilon_ch[3] + epsilon_dis[3] <= 1
 SoC_3: - 0.99 SoC[2] + SoC[3] - 0.057 Pch[3] + 0.0666666666666667 Pdis[3]
   = 0
 power_balance_4: - 0.1005 A_DC[4] - 0.00133333333333333 L[4] + Pimp[4]
   - Pexp[4] - Pch[4] + Pdis[4] - 0.001 P_cooling[4] = -0.40935174625
 discharge_power_limit_4: Pdis[4] - 2 epsilon_dis[4] <= 0
 charge_power_limit_4: Pch[4] - 2 epsilon_ch[4] <= 0
 battery_state_4: epsilon_ch[4] + epsilon_dis[4] <= 1
 SoC_4: - 0.99 SoC[3] + SoC[4] - 0.057 Pch[4] + 0.0666666666666667 Pdis[4]
   = 0
 power_balance_5: - 0.1005 A_DC[5] - 0.00133333333333333 L[5] + Pimp[5]
   - Pexp[5] - Pch[5] + Pdis[5] - 0.001 P_cooling[5] = -0.43852491625
 discharge_power_limit_5: Pdis[5] - 2 epsilon_dis[5] <= 0
 charge_power_limit_5: Pch[5] - 2 epsilon_ch[5] <= 0
 battery_state_5: epsilon_ch[5] + epsilon_dis[5] <= 1
 SoC_5: - 0.99 SoC[4] + SoC[5] - 0.057 Pch[5] + 0.0666666666666667 Pdis[5]
   = 0
 power_balance_6: - 0.1005 A_DC[6] - 0.00133333333333333 L[6] + Pimp[6]
   - Pexp[6] - Pch[6] + Pdis[6] - 0.001 P_cooling[6] = -0.47248896
 discharge_power_limit_6: Pdis[6] - 2 epsilon_dis[6] <= 0
 charge_power_limit_6: Pch[6] - 2 epsilon_ch[6] <= 0
 battery_state_6: epsilon_ch[6] + epsilon_dis[6] <= 1
 SoC_6: - 0.99 SoC[5] + SoC[6] - 0.057 Pch[6] + 0.0666666666666667 Pdis[6]
   = 0
 power_balance_7: - 0.1005 A_DC[7] - 0.00133333333333333 L[7] + Pimp[7]
   - Pexp[7] - Pch[7] + Pdis[7] - 0.001 P_cooling[7] = -0.43366664
 discharge_power_limit_7: Pdis[7] - 2 epsilon_dis[7] <= 0
 charge_power_limit_7: Pch[7] - 2 epsilon_ch[7] <= 0
 battery_state_7: epsilon_ch[7] + epsilon_dis[7] <= 1
 SoC_7: - 0.99 SoC[6] + SoC[7] - 0.057 Pch[7] + 0.0666666666666667 Pdis[7]
   = 0
 power_balance_8: - 0.1005 A_DC[8] - 0.00133333333333333 L[8] + Pimp[8]
   - Pexp[8] - Pch[8] + Pdis[8] - 0.001 P_cooling[8] = -0.43366664
 discharge_power_limit_8: Pdis[8] - 2 epsilon_dis[8] <= 0
 charge_power_limit_8: Pch[8] - 2 epsilon_ch[8] <= 0
 battery_state_8: epsilon_ch[8] + epsilon_dis[8] <= 1
 SoC_8: - 0.99 SoC[7] + SoC[8] - 0.057 Pch[8] + 0.0666666666666667 Pdis[8]
   = 0
 power_balance_9: - 0.1005 A_DC[9] - 0.00133333333333333 L[9] + Pimp[9]
   - Pexp[9] - Pch[9] + Pdis[9] - 0.001 P_cooling[9] = -0.43366664
 discharge_power_limit_9: Pdis[9] - 2 epsilon_dis[9] <= 0
 charge_power_limit_9: Pch[9] - 2 epsilon_ch[9] <= 0
 battery_state_9: epsilon_ch[9] + epsilon_dis[9] <= 1
 SoC_9: - 0.99 SoC[8] + SoC[9] - 0.057 Pch[9] + 0.0666666666666667 Pdis[9]
   = 0
 power_balance_10: - 0.1005 A_DC[10] - 0.00133333333333333 L[10] + Pimp[10]
   - Pexp[10] - Pch[10] + Pdis[10] - 0.001 P_cooling[10] = -0.443381625
 discharge_power_limit_10: Pdis[10] - 2 epsilon_dis[10] <= 0
 charge_power_limit_10: Pch[10] - 2 epsilon_ch[10] <= 0
 battery_state_10: epsilon_ch[10] + epsilon_dis[10] <= 1
 SoC_10: - 0.99 SoC[9] + SoC[10] - 0.057 Pch[10]
   + 0.0666666666666667 Pdis[10] = 0
 power_balance_11: - 0.1005 A_DC[11] - 0.00133333333333333 L[11] + Pimp[11]
   - Pexp[11] - Pch[11] + Pdis[11] - 0.001 P_cooling[11] = -0.45154336
 discharge_power_limit_11: Pdis[11] - 2 epsilon_dis[11] <= 0
 charge_power_limit_11: Pch[11] - 2 epsilon_ch[11] <= 0
 battery_state_11: epsilon_ch[11] + epsilon_dis[11] <= 1
 SoC_11: - 0.99 SoC[10] + SoC[11] - 0.057 Pch[11]
   + 0.0666666666666667 Pdis[11] = 0
 power_balance_12: - 0.1005 A_DC[12] - 0.00133333333333333 L[12] + Pimp[12]
   - Pexp[12] - Pch[12] + Pdis[12] - 0.001 P_cooling[12]
   = -0.4612166400000001
 discharge_power_limit_12: Pdis[12] - 2 epsilon_dis[12] <= 0
 charge_power_limit_12: Pch[12] - 2 epsilon_ch[12] <= 0
 battery_state_12: epsilon_ch[12] + epsilon_dis[12] <= 1
 SoC_12: - 0.99 SoC[11] + SoC[12] - 0.057 Pch[12]
   + 0.0666666666666667 Pdis[12] = 0
 power_balance_13: - 0.1005 A_DC[13] - 0.00133333333333333 L[13] + Pimp[13]
   - Pexp[13] - Pch[13] + Pdis[13] - 0.001 P_cooling[13] = -0.52394476
 discharge_power_limit_13: Pdis[13] - 2 epsilon_dis[13] <= 0
 charge_power_limit_13: Pch[13] - 2 epsilon_ch[13] <= 0
 battery_state_13: epsilon_ch[13] + epsilon_dis[13] <= 1
 SoC_13: - 0.99 SoC[12] + SoC[13] - 0.057 Pch[13]
   + 0.0666666666666667 Pdis[13] = 0
 power_balance_14: - 0.1005 A_DC[14] - 0.00133333333333333 L[14] + Pimp[14]
   - Pexp[14] - Pch[14] + Pdis[14] - 0.001 P_cooling[14]
   = -0.5960041600000001
 discharge_power_limit_14: Pdis[14] - 2 epsilon_dis[14] <= 0
 charge_power_limit_14: Pch[14] - 2 epsilon_ch[14] <= 0
 battery_state_14: epsilon_ch[14] + epsilon_dis[14] <= 1
 SoC_14: - 0.99 SoC[13] + SoC[14] - 0.057 Pch[14]
   + 0.0666666666666667 Pdis[14] = 0
 power_balance_15: - 0.1005 A_DC[15] - 0.00133333333333333 L[15] + Pimp[15]
   - Pexp[15] - Pch[15] + Pdis[15] - 0.001 P_cooling[15]
   = -0.6772580400000002
 discharge_power_limit_15: Pdis[15] - 2 epsilon_dis[15] <= 0
 charge_power_limit_15: Pch[15] - 2 epsilon_ch[15] <= 0
 battery_state_15: epsilon_ch[15] + epsilon_dis[15] <= 1
 SoC_15: - 0.99 SoC[14] + SoC[15] - 0.057 Pch[15]
   + 0.0666666666666667 Pdis[15] = 0
 power_balance_16: - 0.1005 A_DC[16] - 0.00133333333333333 L[16] + Pimp[16]
   - Pexp[16] - Pch[16] + Pdis[16] - 0.001 P_cooling[16] = -0.753331
 discharge_power_limit_16: Pdis[16] - 2 epsilon_dis[16] <= 0
 charge_power_limit_16: Pch[16] - 2 epsilon_ch[16] <= 0
 battery_state_16: epsilon_ch[16] + epsilon_dis[16] <= 1
 SoC_16: - 0.99 SoC[15] + SoC[16] - 0.057 Pch[16]
   + 0.0666666666666667 Pdis[16] = 0
 power_balance_17: - 0.1005 A_DC[17] - 0.00133333333333333 L[17] + Pimp[17]
   - Pexp[17] - Pch[17] + Pdis[17] - 0.001 P_cooling[17] = -0.777024
 discharge_power_limit_17: Pdis[17] - 2 epsilon_dis[17] <= 0
 charge_power_limit_17: Pch[17] - 2 epsilon_ch[17] <= 0
 battery_state_17: epsilon_ch[17] + epsilon_dis[17] <= 1
 SoC_17: - 0.99 SoC[16] + SoC[17] - 0.057 Pch[17]
   + 0.0666666666666667 Pdis[17] = 0
 power_balance_18: - 0.1005 A_DC[18] - 0.00133333333333333 L[18] + Pimp[18]
   - Pexp[18] - Pch[18] + Pdis[18] - 0.001 P_cooling[18] = -0.800679
 discharge_power_limit_18: Pdis[18] - 2 epsilon_dis[18] <= 0
 charge_power_limit_18: Pch[18] - 2 epsilon_ch[18] <= 0
 battery_state_18: epsilon_ch[18] + epsilon_dis[18] <= 1
 SoC_18: - 0.99 SoC[17] + SoC[18] - 0.057 Pch[18]
   + 0.0666666666666667 Pdis[18] = 0
 power_balance_19: - 0.1005 A_DC[19] - 0.00133333333333333 L[19] + Pimp[19]
   - Pexp[19] - Pch[19] + Pdis[19] - 0.001 P_cooling[19] = -0.81957564
 discharge_power_limit_19: Pdis[19] - 2 epsilon_dis[19] <= 0
 charge_power_limit_19: Pch[19] - 2 epsilon_ch[19] <= 0
 battery_state_19: epsilon_ch[19] + epsilon_dis[19] <= 1
 SoC_19: - 0.99 SoC[18] + SoC[19] - 0.057 Pch[19]
   + 0.0666666666666667 Pdis[19] = 0
 power_balance_20: - 0.1005 A_DC[20] - 0.00133333333333333 L[20] + Pimp[20]
   - Pexp[20] - Pch[20] + Pdis[20] - 0.001 P_cooling[20] = -0.84316224
 discharge_power_limit_20: Pdis[20] - 2 epsilon_dis[20] <= 0
 charge_power_limit_20: Pch[20] - 2 epsilon_ch[20] <= 0
 battery_state_20: epsilon_ch[20] + epsilon_dis[20] <= 1
 SoC_20: - 0.99 SoC[19] + SoC[20] - 0.057 Pch[20]
   + 0.0666666666666667 Pdis[20] = 0
 power_balance_21: - 0.1005 A_DC[21] - 0.00133333333333333 L[21] + Pimp[21]
   - Pexp[21] - Pch[21] + Pdis[21] - 0.001 P_cooling[21] = -0.86200416
 discharge_power_limit_21: Pdis[21] - 2 epsilon_dis[21] <= 0
 charge_power_limit_21: Pch[21] - 2 epsilon_ch[21] <= 0
 battery_state_21: epsilon_ch[21] + epsilon_dis[21] <= 1
 SoC_21: - 0.99 SoC[20] + SoC[21] - 0.057 Pch[21]
   + 0.0666666666666667 Pdis[21] = 0
 power_balance_22: - 0.1005 A_DC[22] - 0.00133333333333333 L[22] + Pimp[22]
   - Pexp[22] - Pch[22] + Pdis[22] - 0.001 P_cooling[22] = -0.88082176
 discharge_power_limit_22: Pdis[22] - 2 epsilon_dis[22] <= 0
 charge_power_limit_22: Pch[22] - 2 epsilon_ch[22] <= 0
 battery_state_22: epsilon_ch[22] + epsilon_dis[22] <= 1
 SoC_22: - 0.99 SoC[21] + SoC[22] - 0.057 Pch[22]
   + 0.0666666666666667 Pdis[22] = 0
 power_balance_23: - 0.1005 A_DC[23] - 0.00133333333333333 L[23] + Pimp[23]
   - Pexp[23] - Pch[23] + Pdis[23] - 0.001 P_cooling[23] = -0.894919
 discharge_power_limit_23: Pdis[23] - 2 epsilon_dis[23] <= 0
 charge_power_limit_23: Pch[23] - 2 epsilon_ch[23] <= 0
 battery_state_23: epsilon_ch[23] + epsilon_dis[23] <= 1
 SoC_23: - 0.99 SoC[22] + SoC[23] - 0.057 Pch[23]
   + 0.0666666666666667 Pdis[23] = 0
 power_balance_24: - 0.1005 A_DC[24] - 0.00133333333333333 L[24] + Pimp[24]
   - Pexp[24] - Pch[24] + Pdis[24] - 0.001 P_cooling[24] = -0.91369404
 discharge_power_limit_24: Pdis[24] - 2 epsilon_dis[24] <= 0
 charge_power_limit_24: Pch[24] - 2 epsilon_ch[24] <= 0
 battery_state_24: epsilon_ch[24] + epsilon_dis[24] <= 1
 SoC_24: - 0.99 SoC[23] + SoC[24] - 0.057 Pch[24]
   + 0.0666666666666667 Pdis[24] = 0
 power_balance_25: - 0.1005 A_DC[25] - 0.00133333333333333 L[25] + Pimp[25]
   - Pexp[25] - Pch[25] + Pdis[25] - 0.001 P_cooling[25]
   = -0.9249868800000001
 discharge_power_limit_25: Pdis[25] - 2 epsilon_dis[25] <= 0
 charge_power_limit_25: Pch[25] - 2 epsilon_ch[25] <= 0
 battery_state_25: epsilon_ch[25] + epsilon_dis[25] <= 1
 SoC_25: - 0.99 SoC[24] + SoC[25] - 0.057 Pch[25]
   + 0.0666666666666667 Pdis[25] = 0
 power_balance_26: - 0.1005 A_DC[26] - 0.00133333333333333 L[26] + Pimp[26]
   - Pexp[26] - Pch[26] + Pdis[26] - 0.001 P_cooling[26]
   = -0.9390090937500001
 discharge_power_limit_26: Pdis[26] - 2 epsilon_dis[26] <= 0
 charge_power_limit_26: Pch[26] - 2 epsilon_ch[26] <= 0
 battery_state_26: epsilon_ch[26] + epsilon_dis[26] <= 1
 SoC_26: - 0.99 SoC[25] + SoC[26] - 0.057 Pch[26]
   + 0.0666666666666667 Pdis[26] = 0
 power_balance_27: - 0.1005 A_DC[27] - 0.00133333333333333 L[27] + Pimp[27]
   - Pexp[27] - Pch[27] + Pdis[27] - 0.001 P_cooling[27] = -0.94834987375
 discharge_power_limit_27: Pdis[27] - 2 epsilon_dis[27] <= 0
 charge_power_limit_27: Pch[27] - 2 epsilon_ch[27] <= 0
 battery_state_27: epsilon_ch[27] + epsilon_dis[27] <= 1
 SoC_27: - 0.99 SoC[26] + SoC[27] - 0.057 Pch[27]
   + 0.0666666666666667 Pdis[27] = 0
 power_balance_28: - 0.1005 A_DC[28] - 0.00133333333333333 L[28] + Pimp[28]
   - Pexp[28] - Pch[28] + Pdis[28] - 0.001 P_cooling[28] = -0.96235
 discharge_power_limit_28: Pdis[28] - 2 epsilon_dis[28] <= 0
 charge_power_limit_28: Pch[28] - 2 epsilon_ch[28] <= 0
 battery_state_28: epsilon_ch[28] + epsilon_dis[28] <= 1
 SoC_28: - 0.99 SoC[27] + SoC[28] - 0.057 Pch[28]
   + 0.0666666666666667 Pdis[28] = 0
 power_balance_29: - 0.1005 A_DC[29] - 0.00133333333333333 L[29] + Pimp[29]
   - Pexp[29] - Pch[29] + Pdis[29] - 0.001 P_cooling[29]
   = -0.9716760550000003
 discharge_power_limit_29: Pdis[29] - 2 epsilon_dis[29] <= 0
 charge_power_limit_29: Pch[29] - 2 epsilon_ch[29] <= 0
 battery_state_29: epsilon_ch[29] + epsilon_dis[29] <= 1
 SoC_29: - 0.99 SoC[28] + SoC[29] - 0.057 Pch[29]
   + 0.0666666666666667 Pdis[29] = 0
 power_balance_30: - 0.1005 A_DC[30] - 0.00133333333333333 L[30] + Pimp[30]
   - Pexp[30] - Pch[30] + Pdis[30] - 0.001 P_cooling[30] = -0.98099622
 discharge_power_limit_30: Pdis[30] - 2 epsilon_dis[30] <= 0
 charge_power_limit_30: Pch[30] - 2 epsilon_ch[30] <= 0
 battery_state_30: epsilon_ch[30] + epsilon_dis[30] <= 1
 SoC_30: - 0.99 SoC[29] + SoC[30] - 0.057 Pch[30]
   + 0.0666666666666667 Pdis[30] = 0
 power_balance_31: - 0.1005 A_DC[31] - 0.00133333333333333 L[31] + Pimp[31]
   - Pexp[31] - Pch[31] + Pdis[31] - 0.001 P_cooling[31] = -0.99496542375
 discharge_power_limit_31: Pdis[31] - 2 epsilon_dis[31] <= 0
 charge_power_limit_31: Pch[31] - 2 epsilon_ch[31] <= 0
 battery_state_31: epsilon_ch[31] + epsilon_dis[31] <= 1
 SoC_31: - 0.99 SoC[30] + SoC[31] - 0.057 Pch[31]
   + 0.0666666666666667 Pdis[31] = 0
 power_balance_32: - 0.1005 A_DC[32] - 0.00133333333333333 L[32] + Pimp[32]
   - Pexp[32] - Pch[32] + Pdis[32] - 0.001 P_cooling[32] = -1.00427086375
 discharge_power_limit_32: Pdis[32] - 2 epsilon_dis[32] <= 0
 charge_power_limit_32: Pch[32] - 2 epsilon_ch[32] <= 0
 battery_state_32: epsilon_ch[32] + epsilon_dis[32] <= 1
 SoC_32: - 0.99 SoC[31] + SoC[32] - 0.057 Pch[32]
   + 0.0666666666666667 Pdis[32] = 0
 power_balance_33: - 0.1005 A_DC[33] - 0.00133333333333333 L[33] + Pimp[33]
   - Pexp[33] - Pch[33] + Pdis[33] - 0.001 P_cooling[33] = -1.01821798
 discharge_power_limit_33: Pdis[33] - 2 epsilon_dis[33] <= 0
 charge_power_limit_33: Pch[33] - 2 epsilon_ch[33] <= 0
 battery_state_33: epsilon_ch[33] + epsilon_dis[33] <= 1
 SoC_33: - 0.99 SoC[32] + SoC[33] - 0.057 Pch[33]
   + 0.0666666666666667 Pdis[33] = 0
 power_balance_34: - 0.1005 A_DC[34] - 0.00133333333333333 L[34] + Pimp[34]
   - Pexp[34] - Pch[34] + Pdis[34] - 0.001 P_cooling[34]
   = -0.8499779200000001
 discharge_power_limit_34: Pdis[34] - 2 epsilon_dis[34] <= 0
 charge_power_limit_34: Pch[34] - 2 epsilon_ch[34] <= 0
 battery_state_34: epsilon_ch[34] + epsilon_dis[34] <= 1
 SoC_34: - 0.99 SoC[33] + SoC[34] - 0.057 Pch[34]
   + 0.0666666666666667 Pdis[34] = 0
 power_balance_35: - 0.1005 A_DC[35] - 0.00133333333333333 L[35] + Pimp[35]
   - Pexp[35] - Pch[35] + Pdis[35] - 0.001 P_cooling[35] = -0.71306337375
 discharge_power_limit_35: Pdis[35] - 2 epsilon_dis[35] <= 0
 charge_power_limit_35: Pch[35] - 2 epsilon_ch[35] <= 0
 battery_state_35: epsilon_ch[35] + epsilon_dis[35] <= 1
 SoC_35: - 0.99 SoC[34] + SoC[35] - 0.057 Pch[35]
   + 0.0666666666666667 Pdis[35] = 0
 power_balance_36: - 0.1005 A_DC[36] - 0.00133333333333333 L[36] + Pimp[36]
   - Pexp[36] - Pch[36] + Pdis[36] - 0.001 P_cooling[36] = -0.584478
 discharge_power_limit_36: Pdis[36] - 2 epsilon_dis[36] <= 0
 charge_power_limit_36: Pch[36] - 2 epsilon_ch[36] <= 0
 battery_state_36: epsilon_ch[36] + epsilon_dis[36] <= 1
 SoC_36: - 0.99 SoC[35] + SoC[36] - 0.057 Pch[36]
   + 0.0666666666666667 Pdis[36] = 0
 power_balance_37: - 0.1005 A_DC[37] - 0.00133333333333333 L[37] + Pimp[37]
   - Pexp[37] - Pch[37] + Pdis[37] - 0.001 P_cooling[37]
   = -0.5173814950000001
 discharge_power_limit_37: Pdis[37] - 2 epsilon_dis[37] <= 0
 charge_power_limit_37: Pch[37] - 2 epsilon_ch[37] <= 0
 battery_state_37: epsilon_ch[37] + epsilon_dis[37] <= 1
 SoC_37: - 0.99 SoC[36] + SoC[37] - 0.057 Pch[37]
   + 0.0666666666666667 Pdis[37] = 0
 power_balance_38: - 0.1005 A_DC[38] - 0.00133333333333333 L[38] + Pimp[38]
   - Pexp[38] - Pch[38] + Pdis[38] - 0.001 P_cooling[38] = -0.45481917375
 discharge_power_limit_38: Pdis[38] - 2 epsilon_dis[38] <= 0
 charge_power_limit_38: Pch[38] - 2 epsilon_ch[38] <= 0
 battery_state_38: epsilon_ch[38] + epsilon_dis[38] <= 1
 SoC_38: - 0.99 SoC[37] + SoC[38] - 0.057 Pch[38]
   + 0.0666666666666667 Pdis[38] = 0
 power_balance_39: - 0.1005 A_DC[39] - 0.00133333333333333 L[39] + Pimp[39]
   - Pexp[39] - Pch[39] + Pdis[39] - 0.001 P_cooling[39]
   = -0.3968484637499999
 discharge_power_limit_39: Pdis[39] - 2 epsilon_dis[39] <= 0
 charge_power_limit_39: Pch[39] - 2 epsilon_ch[39] <= 0
 battery_state_39: epsilon_ch[39] + epsilon_dis[39] <= 1
 SoC_39: - 0.99 SoC[38] + SoC[39] - 0.057 Pch[39]
   + 0.0666666666666667 Pdis[39] = 0
 power_balance_40: - 0.1005 A_DC[40] - 0.00133333333333333 L[40] + Pimp[40]
   - Pexp[40] - Pch[40] + Pdis[40] - 0.001 P_cooling[40] = -0.43551916375
 discharge_power_limit_40: Pdis[40] - 2 epsilon_dis[40] <= 0
 charge_power_limit_40: Pch[40] - 2 epsilon_ch[40] <= 0
 battery_state_40: epsilon_ch[40] + epsilon_dis[40] <= 1
 SoC_40: - 0.99 SoC[39] + SoC[40] - 0.057 Pch[40]
   + 0.0666666666666667 Pdis[40] = 0
 power_balance_41: - 0.1005 A_DC[41] - 0.00133333333333333 L[41] + Pimp[41]
   - Pexp[41] - Pch[41] + Pdis[41] - 0.001 P_cooling[41]
   = -0.4837250137500001
 discharge_power_limit_41: Pdis[41] - 2 epsilon_dis[41] <= 0
 charge_power_limit_41: Pch[41] - 2 epsilon_ch[41] <= 0
 battery_state_41: epsilon_ch[41] + epsilon_dis[41] <= 1
 SoC_41: - 0.99 SoC[40] + SoC[41] - 0.057 Pch[41]
   + 0.0666666666666667 Pdis[41] = 0
 power_balance_42: - 0.1005 A_DC[42] - 0.00133333333333333 L[42] + Pimp[42]
   - Pexp[42] - Pch[42] + Pdis[42] - 0.001 P_cooling[42]
   = -0.5317836137499999
 discharge_power_limit_42: Pdis[42] - 2 epsilon_dis[42] <= 0
 charge_power_limit_42: Pch[42] - 2 epsilon_ch[42] <= 0
 battery_state_42: epsilon_ch[42] + epsilon_dis[42] <= 1
 SoC_42: - 0.99 SoC[41] + SoC[42] - 0.057 Pch[42]
   + 0.0666666666666667 Pdis[42] = 0
 power_balance_43: - 0.1005 A_DC[43] - 0.00133333333333333 L[43] + Pimp[43]
   - Pexp[43] - Pch[43] + Pdis[43] - 0.001 P_cooling[43] = -0.54617248
 discharge_power_limit_43: Pdis[43] - 2 epsilon_dis[43] <= 0
 charge_power_limit_43: Pch[43] - 2 epsilon_ch[43] <= 0
 battery_state_43: epsilon_ch[43] + epsilon_dis[43] <= 1
 SoC_43: - 0.99 SoC[42] + SoC[43] - 0.057 Pch[43]
   + 0.0666666666666667 Pdis[43] = 0
 power_balance_44: - 0.1005 A_DC[44] - 0.00133333333333333 L[44] + Pimp[44]
   - Pexp[44] - Pch[44] + Pdis[44] - 0.001 P_cooling[44] = -0.55096582375
 discharge_power_limit_44: Pdis[44] - 2 epsilon_dis[44] <= 0
 charge_power_limit_44: Pch[44] - 2 epsilon_ch[44] <= 0
 battery_state_44: epsilon_ch[44] + epsilon_dis[44] <= 1
 SoC_44: - 0.99 SoC[43] + SoC[44] - 0.057 Pch[44]
   + 0.0666666666666667 Pdis[44] = 0
 power_balance_45: - 0.1005 A_DC[45] - 0.00133333333333333 L[45] + Pimp[45]
   - Pexp[45] - Pch[45] + Pdis[45] - 0.001 P_cooling[45] = -0.55096582375
 discharge_power_limit_45: Pdis[45] - 2 epsilon_dis[45] <= 0
 charge_power_limit_45: Pch[45] - 2 epsilon_ch[45] <= 0
 battery_state_45: epsilon_ch[45] + epsilon_dis[45] <= 1
 SoC_45: - 0.99 SoC[44] + SoC[45] - 0.057 Pch[45]
   + 0.0666666666666667 Pdis[45] = 0
 power_balance_46: - 0.1005 A_DC[46] - 0.00133333333333333 L[46] + Pimp[46]
   - Pexp[46] - Pch[46] + Pdis[46] - 0.001 P_cooling[46] = -0.55096582375
 discharge_power_limit_46: Pdis[46] - 2 epsilon_dis[46] <= 0
 charge_power_limit_46: Pch[46] - 2 epsilon_ch[46] <= 0
 battery_state_46: epsilon_ch[46] + epsilon_dis[46] <= 1
 SoC_46: - 0.99 SoC[45] + SoC[46] - 0.057 Pch[46]
   + 0.0666666666666667 Pdis[46] = 0
 power_balance_47: - 0.1005 A_DC[47] - 0.00133333333333333 L[47] + Pimp[47]
   - Pexp[47] - Pch[47] + Pdis[47] - 0.001 P_cooling[47] = -0.54137766375
 discharge_power_limit_47: Pdis[47] - 2 epsilon_dis[47] <= 0
 charge_power_limit_47: Pch[47] - 2 epsilon_ch[47] <= 0
 battery_state_47: epsilon_ch[47] + epsilon_dis[47] <= 1
 SoC_47: - 0.99 SoC[46] + SoC[47] - 0.057 Pch[47]
   + 0.0666666666666667 Pdis[47] = 0
 fan_power_0: 3073 U[1,0] + P_fan[0] + [ - 6031 U[1,0] ^2 ] = 480
 waste_heat_recovery_0: H_1[0] + [ 1206 U[0,0] * U[1,0]
   - 1206 U[1,0] * Avg_TO[0] ] = 0
 fan_power_1: 3073 U[1,1] + P_fan[1] + [ - 6031 U[1,1] ^2 ] = 480
 waste_heat_recovery_1: H_1[1] + [ 1206 U[0,1] * U[1,1]
   - 1206 U[1,1] * Avg_TO[1] ] = 0
 fan_power_2: 3073 U[1,2] + P_fan[2] + [ - 6031 U[1,2] ^2 ] = 480
 waste_heat_recovery_2: H_1[2] + [ 1206 U[0,2] * U[1,2]
   - 1206 U[1,2] * Avg_TO[2] ] = 0
 fan_power_3: 3073 U[1,3] + P_fan[3] + [ - 6031 U[1,3] ^2 ] = 480
 waste_heat_recovery_3: H_1[3] + [ 1206 U[0,3] * U[1,3]
   - 1206 U[1,3] * Avg_TO[3] ] = 0
 fan_power_4: 3073 U[1,4] + P_fan[4] + [ - 6031 U[1,4] ^2 ] = 480
 waste_heat_recovery_4: H_1[4] + [ 1206 U[0,4] * U[1,4]
   - 1206 U[1,4] * Avg_TO[4] ] = 0
 fan_power_5: 3073 U[1,5] + P_fan[5] + [ - 6031 U[1,5] ^2 ] = 480
 waste_heat_recovery_5: H_1[5] + [ 1206 U[0,5] * U[1,5]
   - 1206 U[1,5] * Avg_TO[5] ] = 0
 fan_power_6: 3073 U[1,6] + P_fan[6] + [ - 6031 U[1,6] ^2 ] = 480
 waste_heat_recovery_6: H_1[6] + [ 1206 U[0,6] * U[1,6]
   - 1206 U[1,6] * Avg_TO[6] ] = 0
 fan_power_7: 3073 U[1,7] + P_fan[7] + [ - 6031 U[1,7] ^2 ] = 480
 waste_heat_recovery_7: H_1[7] + [ 1206 U[0,7] * U[1,7]
   - 1206 U[1,7] * Avg_TO[7] ] = 0
 fan_power_8: 3073 U[1,8] + P_fan[8] + [ - 6031 U[1,8] ^2 ] = 480
 waste_heat_recovery_8: H_1[8] + [ 1206 U[0,8] * U[1,8]
   - 1206 U[1,8] * Avg_TO[8] ] = 0
 fan_power_9: 3073 U[1,9] + P_fan[9] + [ - 6031 U[1,9] ^2 ] = 480
 waste_heat_recovery_9: H_1[9] + [ 1206 U[0,9] * U[1,9]
   - 1206 U[1,9] * Avg_TO[9] ] = 0
 fan_power_10: 3073 U[1,10] + P_fan[10] + [ - 6031 U[1,10] ^2 ] = 480
 waste_heat_recovery_10: H_1[10] + [ 1206 U[0,10] * U[1,10]
   - 1206 U[1,10] * Avg_TO[10] ] = 0
 fan_power_11: 3073 U[1,11] + P_fan[11] + [ - 6031 U[1,11] ^2 ] = 480
 waste_heat_recovery_11: H_1[11] + [ 1206 U[0,11] * U[1,11]
   - 1206 U[1,11] * Avg_TO[11] ] = 0
 fan_power_12: 3073 U[1,12] + P_fan[12] + [ - 6031 U[1,12] ^2 ] = 480
 waste_heat_recovery_12: H_1[12] + [ 1206 U[0,12] * U[1,12]
   - 1206 U[1,12] * Avg_TO[12] ] = 0
 fan_power_13: 3073 U[1,13] + P_fan[13] + [ - 6031 U[1,13] ^2 ] = 480
 waste_heat_recovery_13: H_1[13] + [ 1206 U[0,13] * U[1,13]
   - 1206 U[1,13] * Avg_TO[13] ] = 0
 fan_power_14: 3073 U[1,14] + P_fan[14] + [ - 6031 U[1,14] ^2 ] = 480
 waste_heat_recovery_14: H_1[14] + [ 1206 U[0,14] * U[1,14]
   - 1206 U[1,14] * Avg_TO[14] ] = 0
 fan_power_15: 3073 U[1,15] + P_fan[15] + [ - 6031 U[1,15] ^2 ] = 480
 waste_heat_recovery_15: H_1[15] + [ 1206 U[0,15] * U[1,15]
   - 1206 U[1,15] * Avg_TO[15] ] = 0
 fan_power_16: 3073 U[1,16] + P_fan[16] + [ - 6031 U[1,16] ^2 ] = 480
 waste_heat_recovery_16: H_1[16] + [ 1206 U[0,16] * U[1,16]
   - 1206 U[1,16] * Avg_TO[16] ] = 0
 fan_power_17: 3073 U[1,17] + P_fan[17] + [ - 6031 U[1,17] ^2 ] = 480
 waste_heat_recovery_17: H_1[17] + [ 1206 U[0,17] * U[1,17]
   - 1206 U[1,17] * Avg_TO[17] ] = 0
 fan_power_18: 3073 U[1,18] + P_fan[18] + [ - 6031 U[1,18] ^2 ] = 480
 waste_heat_recovery_18: H_1[18] + [ 1206 U[0,18] * U[1,18]
   - 1206 U[1,18] * Avg_TO[18] ] = 0
 fan_power_19: 3073 U[1,19] + P_fan[19] + [ - 6031 U[1,19] ^2 ] = 480
 waste_heat_recovery_19: H_1[19] + [ 1206 U[0,19] * U[1,19]
   - 1206 U[1,19] * Avg_TO[19] ] = 0
 fan_power_20: 3073 U[1,20] + P_fan[20] + [ - 6031 U[1,20] ^2 ] = 480
 waste_heat_recovery_20: H_1[20] + [ 1206 U[0,20] * U[1,20]
   - 1206 U[1,20] * Avg_TO[20] ] = 0
 fan_power_21: 3073 U[1,21] + P_fan[21] + [ - 6031 U[1,21] ^2 ] = 480
 waste_heat_recovery_21: H_1[21] + [ 1206 U[0,21] * U[1,21]
   - 1206 U[1,21] * Avg_TO[21] ] = 0
 fan_power_22: 3073 U[1,22] + P_fan[22] + [ - 6031 U[1,22] ^2 ] = 480
 waste_heat_recovery_22: H_1[22] + [ 1206 U[0,22] * U[1,22]
   - 1206 U[1,22] * Avg_TO[22] ] = 0
 fan_power_23: 3073 U[1,23] + P_fan[23] + [ - 6031 U[1,23] ^2 ] = 480
 waste_heat_recovery_23: H_1[23] + [ 1206 U[0,23] * U[1,23]
   - 1206 U[1,23] * Avg_TO[23] ] = 0
 fan_power_24: 3073 U[1,24] + P_fan[24] + [ - 6031 U[1,24] ^2 ] = 480
 waste_heat_recovery_24: H_1[24] + [ 1206 U[0,24] * U[1,24]
   - 1206 U[1,24] * Avg_TO[24] ] = 0
 fan_power_25: 3073 U[1,25] + P_fan[25] + [ - 6031 U[1,25] ^2 ] = 480
 waste_heat_recovery_25: H_1[25] + [ 1206 U[0,25] * U[1,25]
   - 1206 U[1,25] * Avg_TO[25] ] = 0
 fan_power_26: 3073 U[1,26] + P_fan[26] + [ - 6031 U[1,26] ^2 ] = 480
 waste_heat_recovery_26: H_1[26] + [ 1206 U[0,26] * U[1,26]
   - 1206 U[1,26] * Avg_TO[26] ] = 0
 fan_power_27: 3073 U[1,27] + P_fan[27] + [ - 6031 U[1,27] ^2 ] = 480
 waste_heat_recovery_27: H_1[27] + [ 1206 U[0,27] * U[1,27]
   - 1206 U[1,27] * Avg_TO[27] ] = 0
 fan_power_28: 3073 U[1,28] + P_fan[28] + [ - 6031 U[1,28] ^2 ] = 480
 waste_heat_recovery_28: H_1[28] + [ 1206 U[0,28] * U[1,28]
   - 1206 U[1,28] * Avg_TO[28] ] = 0
 fan_power_29: 3073 U[1,29] + P_fan[29] + [ - 6031 U[1,29] ^2 ] = 480
 waste_heat_recovery_29: H_1[29] + [ 1206 U[0,29] * U[1,29]
   - 1206 U[1,29] * Avg_TO[29] ] = 0
 fan_power_30: 3073 U[1,30] + P_fan[30] + [ - 6031 U[1,30] ^2 ] = 480
 waste_heat_recovery_30: H_1[30] + [ 1206 U[0,30] * U[1,30]
   - 1206 U[1,30] * Avg_TO[30] ] = 0
 fan_power_31: 3073 U[1,31] + P_fan[31] + [ - 6031 U[1,31] ^2 ] = 480
 waste_heat_recovery_31: H_1[31] + [ 1206 U[0,31] * U[1,31]
   - 1206 U[1,31] * Avg_TO[31] ] = 0
 fan_power_32: 3073 U[1,32] + P_fan[32] + [ - 6031 U[1,32] ^2 ] = 480
 waste_heat_recovery_32: H_1[32] + [ 1206 U[0,32] * U[1,32]
   - 1206 U[1,32] * Avg_TO[32] ] = 0
 fan_power_33: 3073 U[1,33] + P_fan[33] + [ - 6031 U[1,33] ^2 ] = 480
 waste_heat_recovery_33: H_1[33] + [ 1206 U[0,33] * U[1,33]
   - 1206 U[1,33] * Avg_TO[33] ] = 0
 fan_power_34: 3073 U[1,34] + P_fan[34] + [ - 6031 U[1,34] ^2 ] = 480
 waste_heat_recovery_34: H_1[34] + [ 1206 U[0,34] * U[1,34]
   - 1206 U[1,34] * Avg_TO[34] ] = 0
 fan_power_35: 3073 U[1,35] + P_fan[35] + [ - 6031 U[1,35] ^2 ] = 480
 waste_heat_recovery_35: H_1[35] + [ 1206 U[0,35] * U[1,35]
   - 1206 U[1,35] * Avg_TO[35] ] = 0
 fan_power_36: 3073 U[1,36] + P_fan[36] + [ - 6031 U[1,36] ^2 ] = 480
 waste_heat_recovery_36: H_1[36] + [ 1206 U[0,36] * U[1,36]
   - 1206 U[1,36] * Avg_TO[36] ] = 0
 fan_power_37: 3073 U[1,37] + P_fan[37] + [ - 6031 U[1,37] ^2 ] = 480
 waste_heat_recovery_37: H_1[37] + [ 1206 U[0,37] * U[1,37]
   - 1206 U[1,37] * Avg_TO[37] ] = 0
 fan_power_38: 3073 U[1,38] + P_fan[38] + [ - 6031 U[1,38] ^2 ] = 480
 waste_heat_recovery_38: H_1[38] + [ 1206 U[0,38] * U[1,38]
   - 1206 U[1,38] * Avg_TO[38] ] = 0
 fan_power_39: 3073 U[1,39] + P_fan[39] + [ - 6031 U[1,39] ^2 ] = 480
 waste_heat_recovery_39: H_1[39] + [ 1206 U[0,39] * U[1,39]
   - 1206 U[1,39] * Avg_TO[39] ] = 0
 fan_power_40: 3073 U[1,40] + P_fan[40] + [ - 6031 U[1,40] ^2 ] = 480
 waste_heat_recovery_40: H_1[40] + [ 1206 U[0,40] * U[1,40]
   - 1206 U[1,40] * Avg_TO[40] ] = 0
 fan_power_41: 3073 U[1,41] + P_fan[41] + [ - 6031 U[1,41] ^2 ] = 480
 waste_heat_recovery_41: H_1[41] + [ 1206 U[0,41] * U[1,41]
   - 1206 U[1,41] * Avg_TO[41] ] = 0
 fan_power_42: 3073 U[1,42] + P_fan[42] + [ - 6031 U[1,42] ^2 ] = 480
 waste_heat_recovery_42: H_1[42] + [ 1206 U[0,42] * U[1,42]
   - 1206 U[1,42] * Avg_TO[42] ] = 0
 fan_power_43: 3073 U[1,43] + P_fan[43] + [ - 6031 U[1,43] ^2 ] = 480
 waste_heat_recovery_43: H_1[43] + [ 1206 U[0,43] * U[1,43]
   - 1206 U[1,43] * Avg_TO[43] ] = 0
 fan_power_44: 3073 U[1,44] + P_fan[44] + [ - 6031 U[1,44] ^2 ] = 480
 waste_heat_recovery_44: H_1[44] + [ 1206 U[0,44] * U[1,44]
   - 1206 U[1,44] * Avg_TO[44] ] = 0
 fan_power_45: 3073 U[1,45] + P_fan[45] + [ - 6031 U[1,45] ^2 ] = 480
 waste_heat_recovery_45: H_1[45] + [ 1206 U[0,45] * U[1,45]
   - 1206 U[1,45] * Avg_TO[45] ] = 0
 fan_power_46: 3073 U[1,46] + P_fan[46] + [ - 6031 U[1,46] ^2 ] = 480
 waste_heat_recovery_46: H_1[46] + [ 1206 U[0,46] * U[1,46]
   - 1206 U[1,46] * Avg_TO[46] ] = 0
 fan_power_47: 3073 U[1,47] + P_fan[47] + [ - 6031 U[1,47] ^2 ] = 480
 waste_heat_recovery_47: H_1[47] + [ 1206 U[0,47] * U[1,47]
   - 1206 U[1,47] * Avg_TO[47] ] = 0
Bounds
 U[0,0] <= 60
 U[0,1] <= 60
 U[0,2] <= 60
 U[0,3] <= 60
 U[0,4] <= 60
 U[0,5] <= 60
 U[0,6] <= 60
 U[0,7] <= 60
 U[0,8] <= 60
 U[0,9] <= 60
 U[0,10] <= 60
 U[0,11] <= 60
 U[0,12] <= 60
 U[0,13] <= 60
 U[0,14] <= 60
 U[0,15] <= 60
 U[0,16] <= 60
 U[0,17] <= 60
 U[0,18] <= 60
 U[0,19] <= 60
 U[0,20] <= 60
 U[0,21] <= 60
 U[0,22] <= 60
 U[0,23] <= 60
 U[0,24] <= 60
 U[0,25] <= 60
 U[0,26] <= 60
 U[0,27] <= 60
 U[0,28] <= 60
 U[0,29] <= 60
 U[0,30] <= 60
 U[0,31] <= 60
 U[0,32] <= 60
 U[0,33] <= 60
 U[0,34] <= 60
 U[0,35] <= 60
 U[0,36] <= 60
 U[0,37] <= 60
 U[0,38] <= 60
 U[0,39] <= 60
 U[0,40] <= 60
 U[0,41] <= 60
 U[0,42] <= 60
 U[0,43] <= 60
 U[0,44] <= 60
 U[0,45] <= 60
 U[0,46] <= 60
 U[0,47] <= 60
 U[1,0] <= 0.1
 U[1,1] <= 0.1
 U[1,2] <= 0.1
 U[1,3] <= 0.1
 U[1,4] <= 0.1
 U[1,5] <= 0.1
 U[1,6] <= 0.1
 U[1,7] <= 0.1
 U[1,8] <= 0.1
 U[1,9] <= 0.1
 U[1,10] <= 0.1
 U[1,11] <= 0.1
 U[1,12] <= 0.1
 U[1,13] <= 0.1
 U[1,14] <= 0.1
 U[1,15] <= 0.1
 U[1,16] <= 0.1
 U[1,17] <= 0.1
 U[1,18] <= 0.1
 U[1,19] <= 0.1
 U[1,20] <= 0.1
 U[1,21] <= 0.1
 U[1,22] <= 0.1
 U[1,23] <= 0.1
 U[1,24] <= 0.1
 U[1,25] <= 0.1
 U[1,26] <= 0.1
 U[1,27] <= 0.1
 U[1,28] <= 0.1
 U[1,29] <= 0.1
 U[1,30] <= 0.1
 U[1,31] <= 0.1
 U[1,32] <= 0.1
 U[1,33] <= 0.1
 U[1,34] <= 0.1
 U[1,35] <= 0.1
 U[1,36] <= 0.1
 U[1,37] <= 0.1
 U[1,38] <= 0.1
 U[1,39] <= 0.1
 U[1,40] <= 0.1
 U[1,41] <= 0.1
 U[1,42] <= 0.1
 U[1,43] <= 0.1
 U[1,44] <= 0.1
 U[1,45] <= 0.1
 U[1,46] <= 0.1
 U[1,47] <= 0.1
 U[2,0] <= 2500
 U[2,1] <= 2500
 U[2,2] <= 2500
 U[2,3] <= 2500
 U[2,4] <= 2500
 U[2,5] <= 2500
 U[2,6] <= 2500
 U[2,7] <= 2500
 U[2,8] <= 2500
 U[2,9] <= 2500
 U[2,10] <= 2500
 U[2,11] <= 2500
 U[2,12] <= 2500
 U[2,13] <= 2500
 U[2,14] <= 2500
 U[2,15] <= 2500
 U[2,16] <= 2500
 U[2,17] <= 2500
 U[2,18] <= 2500
 U[2,19] <= 2500
 U[2,20] <= 2500
 U[2,21] <= 2500
 U[2,22] <= 2500
 U[2,23] <= 2500
 U[2,24] <= 2500
 U[2,25] <= 2500
 U[2,26] <= 2500
 U[2,27] <= 2500
 U[2,28] <= 2500
 U[2,29] <= 2500
 U[2,30] <= 2500
 U[2,31] <= 2500
 U[2,32] <= 2500
 U[2,33] <= 2500
 U[2,34] <= 2500
 U[2,35] <= 2500
 U[2,36] <= 2500
 U[2,37] <= 2500
 U[2,38] <= 2500
 U[2,39] <= 2500
 U[2,40] <= 2500
 U[2,41] <= 2500
 U[2,42] <= 2500
 U[2,43] <= 2500
 U[2,44] <= 2500
 U[2,45] <= 2500
 U[2,46] <= 2500
 U[2,47] <= 2500
 U[3,0] <= 2500
 U[3,1] <= 2500
 U[3,2] <= 2500
 U[3,3] <= 2500
 U[3,4] <= 2500
 U[3,5] <= 2500
 U[3,6] <= 2500
 U[3,7] <= 2500
 U[3,8] <= 2500
 U[3,9] <= 2500
 U[3,10] <= 2500
 U[3,11] <= 2500
 U[3,12] <= 2500
 U[3,13] <= 2500
 U[3,14] <= 2500
 U[3,15] <= 2500
 U[3,16] <= 2500
 U[3,17] <= 2500
 U[3,18] <= 2500
 U[3,19] <= 2500
 U[3,20] <= 2500
 U[3,21] <= 2500
 U[3,22] <= 2500
 U[3,23] <= 2500
 U[3,24] <= 2500
 U[3,25] <= 2500
 U[3,26] <= 2500
 U[3,27] <= 2500
 U[3,28] <= 2500
 U[3,29] <= 2500
 U[3,30] <= 2500
 U[3,31] <= 2500
 U[3,32] <= 2500
 U[3,33] <= 2500
 U[3,34] <= 2500
 U[3,35] <= 2500
 U[3,36] <= 2500
 U[3,37] <= 2500
 U[3,38] <= 2500
 U[3,39] <= 2500
 U[3,40] <= 2500
 U[3,41] <= 2500
 U[3,42] <= 2500
 U[3,43] <= 2500
 U[3,44] <= 2500
 U[3,45] <= 2500
 U[3,46] <= 2500
 U[3,47] <= 2500
 L_BW[0,0] <= 3055.833333333333
 L_BW[0,1] <= 3055.833333333333
 L_BW[0,2] <= 3055.833333333333
 L_BW[0,3] <= 3055.833333333333
 L_BW[0,4] <= 3055.833333333333
 L_BW[0,5] <= 3055.833333333333
 L_BW[0,6] <= 3055.833333333333
 L_BW[0,7] <= 3055.833333333333
 L_BW[0,8] <= 3055.833333333333
 L_BW[0,9] <= 3055.833333333333
 L_BW[0,10] <= 3055.833333333333
 L_BW[0,11] <= 3055.833333333333
 L_BW[0,12] <= 3055.833333333333
 L_BW[0,13] <= 3055.833333333333
 L_BW[0,14] <= 3055.833333333333
 L_BW[0,15] <= 3055.833333333333
 L_BW[0,16] <= 3055.833333333333
 L_BW[0,17] <= 3055.833333333333
 L_BW[0,18] <= 3055.833333333333
 L_BW[0,19] <= 3055.833333333333
 L_BW[0,20] <= 3055.833333333333
 L_BW[0,21] <= 3055.833333333333
 L_BW[0,22] <= 3055.833333333333
 L_BW[0,23] <= 3055.833333333333
 L_BW[0,24] <= 3055.833333333333
 L_BW[0,25] <= 3055.833333333333
 L_BW[0,26] <= 3055.833333333333
 L_BW[0,27] <= 3055.833333333333
 L_BW[0,28] <= 3055.833333333333
 L_BW[0,29] <= 3055.833333333333
 L_BW[0,30] <= 3055.833333333333
 L_BW[0,31] <= 3055.833333333333
 L_BW[0,32] <= 3055.833333333333
 L_BW[0,33] <= 3055.833333333333
 L_BW[0,34] <= 3055.833333333333
 L_BW[0,35] <= 3055.833333333333
 L_BW[0,36] <= 3055.833333333333
 L_BW[0,37] <= 3055.833333333333
 L_BW[0,38] <= 3055.833333333333
 L_BW[0,39] <= 3055.833333333333
 L_BW[0,40] <= 3055.833333333333
 L_BW[0,41] <= 3055.833333333333
 L_BW[0,42] <= 3055.833333333333
 L_BW[0,43] <= 3055.833333333333
 L_BW[0,44] <= 3055.833333333333
 L_BW[0,45] <= 3055.833333333333
 L_BW[0,46] <= 3055.833333333333
 L_BW[0,47] <= 3055.833333333333
 L_BW[1,0] <= 3055.833333333333
 L_BW[1,1] <= 3055.833333333333
 L_BW[1,2] <= 3055.833333333333
 L_BW[1,3] <= 3055.833333333333
 L_BW[1,4] <= 3055.833333333333
 L_BW[1,5] <= 3055.833333333333
 L_BW[1,6] <= 3055.833333333333
 L_BW[1,7] <= 3055.833333333333
 L_BW[1,8] <= 3055.833333333333
 L_BW[1,9] <= 3055.833333333333
 L_BW[1,10] <= 3055.833333333333
 L_BW[1,11] <= 3055.833333333333
 L_BW[1,12] <= 3055.833333333333
 L_BW[1,13] <= 3055.833333333333
 L_BW[1,14] <= 3055.833333333333
 L_BW[1,15] <= 3055.833333333333
 L_BW[1,16] <= 3055.833333333333
 L_BW[1,17] <= 3055.833333333333
 L_BW[1,18] <= 3055.833333333333
 L_BW[1,19] <= 3055.833333333333
 L_BW[1,20] <= 3055.833333333333
 L_BW[1,21] <= 3055.833333333333
 L_BW[1,22] <= 3055.833333333333
 L_BW[1,23] <= 3055.833333333333
 L_BW[1,24] <= 3055.833333333333
 L_BW[1,25] <= 3055.833333333333
 L_BW[1,26] <= 3055.833333333333
 L_BW[1,27] <= 3055.833333333333
 L_BW[1,28] <= 3055.833333333333
 L_BW[1,29] <= 3055.833333333333
 L_BW[1,30] <= 3055.833333333333
 L_BW[1,31] <= 3055.833333333333
 L_BW[1,32] <= 3055.833333333333
 L_BW[1,33] <= 3055.833333333333
 L_BW[1,34] <= 3055.833333333333
 L_BW[1,35] <= 3055.833333333333
 L_BW[1,36] <= 3055.833333333333
 L_BW[1,37] <= 3055.833333333333
 L_BW[1,38] <= 3055.833333333333
 L_BW[1,39] <= 3055.833333333333
 L_BW[1,40] <= 3055.833333333333
 L_BW[1,41] <= 3055.833333333333
 L_BW[1,42] <= 3055.833333333333
 L_BW[1,43] <= 3055.833333333333
 L_BW[1,44] <= 3055.833333333333
 L_BW[1,45] <= 3055.833333333333
 L_BW[1,46] <= 3055.833333333333
 L_BW[1,47] <= 3055.833333333333
 A_DC[0] <= 5
 A_DC[1] <= 5
 A_DC[2] <= 5
 A_DC[3] <= 5
 A_DC[4] <= 5
 A_DC[5] <= 5
 A_DC[6] <= 5
 A_DC[7] <= 5
 A_DC[8] <= 5
 A_DC[9] <= 5
 A_DC[10] <= 5
 A_DC[11] <= 5
 A_DC[12] <= 5
 A_DC[13] <= 5
 A_DC[14] <= 5
 A_DC[15] <= 5
 A_DC[16] <= 5
 A_DC[17] <= 5
 A_DC[18] <= 5
 A_DC[19] <= 5
 A_DC[20] <= 5
 A_DC[21] <= 5
 A_DC[22] <= 5
 A_DC[23] <= 5
 A_DC[24] <= 5
 A_DC[25] <= 5
 A_DC[26] <= 5
 A_DC[27] <= 5
 A_DC[28] <= 5
 A_DC[29] <= 5
 A_DC[30] <= 5
 A_DC[31] <= 5
 A_DC[32] <= 5
 A_DC[33] <= 5
 A_DC[34] <= 5
 A_DC[35] <= 5
 A_DC[36] <= 5
 A_DC[37] <= 5
 A_DC[38] <= 5
 A_DC[39] <= 5
 A_DC[40] <= 5
 A_DC[41] <= 5
 A_DC[42] <= 5
 A_DC[43] <= 5
 A_DC[44] <= 5
 A_DC[45] <= 5
 A_DC[46] <= 5
 A_DC[47] <= 5
 0.5 <= SoC[0] <= 0.9
 0.5 <= SoC[1] <= 0.9
 0.5 <= SoC[2] <= 0.9
 0.5 <= SoC[3] <= 0.9
 0.5 <= SoC[4] <= 0.9
 0.5 <= SoC[5] <= 0.9
 0.5 <= SoC[6] <= 0.9
 0.5 <= SoC[7] <= 0.9
 0.5 <= SoC[8] <= 0.9
 0.5 <= SoC[9] <= 0.9
 0.5 <= SoC[10] <= 0.9
 0.5 <= SoC[11] <= 0.9
 0.5 <= SoC[12] <= 0.9
 0.5 <= SoC[13] <= 0.9
 0.5 <= SoC[14] <= 0.9
 0.5 <= SoC[15] <= 0.9
 0.5 <= SoC[16] <= 0.9
 0.5 <= SoC[17] <= 0.9
 0.5 <= SoC[18] <= 0.9
 0.5 <= SoC[19] <= 0.9
 0.5 <= SoC[20] <= 0.9
 0.5 <= SoC[21] <= 0.9
 0.5 <= SoC[22] <= 0.9
 0.5 <= SoC[23] <= 0.9
 0.5 <= SoC[24] <= 0.9
 0.5 <= SoC[25] <= 0.9
 0.5 <= SoC[26] <= 0.9
 0.5 <= SoC[27] <= 0.9
 0.5 <= SoC[28] <= 0.9
 0.5 <= SoC[29] <= 0.9
 0.5 <= SoC[30] <= 0.9
 0.5 <= SoC[31] <= 0.9
 0.5 <= SoC[32] <= 0.9
 0.5 <= SoC[33] <= 0.9
 0.5 <= SoC[34] <= 0.9
 0.5 <= SoC[35] <= 0.9
 0.5 <= SoC[36] <= 0.9
 0.5 <= SoC[37] <= 0.9
 0.5 <= SoC[38] <= 0.9
 0.5 <= SoC[39] <= 0.9
 0.5 <= SoC[40] <= 0.9
 0.5 <= SoC[41] <= 0.9
 0.5 <= SoC[42] <= 0.9
 0.5 <= SoC[43] <= 0.9
 0.5 <= SoC[44] <= 0.9
 0.5 <= SoC[45] <= 0.9
 0.5 <= SoC[46] <= 0.9
 0.5 <= SoC[47] <= 0.9
 Pimp[0] <= 5
 Pimp[1] <= 5
 Pimp[2] <= 5
 Pimp[3] <= 5
 Pimp[4] <= 5
 Pimp[5] <= 5
 Pimp[6] <= 5
 Pimp[7] <= 5
 Pimp[8] <= 5
 Pimp[9] <= 5
 Pimp[10] <= 5
 Pimp[11] <= 5
 Pimp[12] <= 5
 Pimp[13] <= 5
 Pimp[14] <= 5
 Pimp[15] <= 5
 Pimp[16] <= 5
 Pimp[17] <= 5
 Pimp[18] <= 5
 Pimp[19] <= 5
 Pimp[20] <= 5
 Pimp[21] <= 5
 Pimp[22] <= 5
 Pimp[23] <= 5
 Pimp[24] <= 5
 Pimp[25] <= 5
 Pimp[26] <= 5
 Pimp[27] <= 5
 Pimp[28] <= 5
 Pimp[29] <= 5
 Pimp[30] <= 5
 Pimp[31] <= 5
 Pimp[32] <= 5
 Pimp[33] <= 5
 Pimp[34] <= 5
 Pimp[35] <= 5
 Pimp[36] <= 5
 Pimp[37] <= 5
 Pimp[38] <= 5
 Pimp[39] <= 5
 Pimp[40] <= 5
 Pimp[41] <= 5
 Pimp[42] <= 5
 Pimp[43] <= 5
 Pimp[44] <= 5
 Pimp[45] <= 5
 Pimp[46] <= 5
 Pimp[47] <= 5
 Pexp[0] <= 5
 Pexp[1] <= 5
 Pexp[2] <= 5
 Pexp[3] <= 5
 Pexp[4] <= 5
 Pexp[5] <= 5
 Pexp[6] <= 5
 Pexp[7] <= 5
 Pexp[8] <= 5
 Pexp[9] <= 5
 Pexp[10] <= 5
 Pexp[11] <= 5
 Pexp[12] <= 5
 Pexp[13] <= 5
 Pexp[14] <= 5
 Pexp[15] <= 5
 Pexp[16] <= 5
 Pexp[17] <= 5
 Pexp[18] <= 5
 Pexp[19] <= 5
 Pexp[20] <= 5
 Pexp[21] <= 5
 Pexp[22] <= 5
 Pexp[23] <= 5
 Pexp[24] <= 5
 Pexp[25] <= 5
 Pexp[26] <= 5
 Pexp[27] <= 5
 Pexp[28] <= 5
 Pexp[29] <= 5
 Pexp[30] <= 5
 Pexp[31] <= 5
 Pexp[32] <= 5
 Pexp[33] <= 5
 Pexp[34] <= 5
 Pexp[35] <= 5
 Pexp[36] <= 5
 Pexp[37] <= 5
 Pexp[38] <= 5
 Pexp[39] <= 5
 Pexp[40] <= 5
 Pexp[41] <= 5
 Pexp[42] <= 5
 Pexp[43] <= 5
 Pexp[44] <= 5
 Pexp[45] <= 5
 Pexp[46] <= 5
 Pexp[47] <= 5
 Pch[0] <= 2
 Pch[1] <= 2
 Pch[2] <= 2
 Pch[3] <= 2
 Pch[4] <= 2
 Pch[5] <= 2
 Pch[6] <= 2
 Pch[7] <= 2
 Pch[8] <= 2
 Pch[9] <= 2
 Pch[10] <= 2
 Pch[11] <= 2
 Pch[12] <= 2
 Pch[13] <= 2
 Pch[14] <= 2
 Pch[15] <= 2
 Pch[16] <= 2
 Pch[17] <= 2
 Pch[18] <= 2
 Pch[19] <= 2
 Pch[20] <= 2
 Pch[21] <= 2
 Pch[22] <= 2
 Pch[23] <= 2
 Pch[24] <= 2
 Pch[25] <= 2
 Pch[26] <= 2
 Pch[27] <= 2
 Pch[28] <= 2
 Pch[29] <= 2
 Pch[30] <= 2
 Pch[31] <= 2
 Pch[32] <= 2
 Pch[33] <= 2
 Pch[34] <= 2
 Pch[35] <= 2
 Pch[36] <= 2
 Pch[37] <= 2
 Pch[38] <= 2
 Pch[39] <= 2
 Pch[40] <= 2
 Pch[41] <= 2
 Pch[42] <= 2
 Pch[43] <= 2
 Pch[44] <= 2
 Pch[45] <= 2
 Pch[46] <= 2
 Pch[47] <= 2
 Pdis[0] <= 2
 Pdis[1] <= 2
 Pdis[2] <= 2
 Pdis[3] <= 2
 Pdis[4] <= 2
 Pdis[5] <= 2
 Pdis[6] <= 2
 Pdis[7] <= 2
 Pdis[8] <= 2
 Pdis[9] <= 2
 Pdis[10] <= 2
 Pdis[11] <= 2
 Pdis[12] <= 2
 Pdis[13] <= 2
 Pdis[14] <= 2
 Pdis[15] <= 2
 Pdis[16] <= 2
 Pdis[17] <= 2
 Pdis[18] <= 2
 Pdis[19] <= 2
 Pdis[20] <= 2
 Pdis[21] <= 2
 Pdis[22] <= 2
 Pdis[23] <= 2
 Pdis[24] <= 2
 Pdis[25] <= 2
 Pdis[26] <= 2
 Pdis[27] <= 2
 Pdis[28] <= 2
 Pdis[29] <= 2
 Pdis[30] <= 2
 Pdis[31] <= 2
 Pdis[32] <= 2
 Pdis[33] <= 2
 Pdis[34] <= 2
 Pdis[35] <= 2
 Pdis[36] <= 2
 Pdis[37] <= 2
 Pdis[38] <= 2
 Pdis[39] <= 2
 Pdis[40] <= 2
 Pdis[41] <= 2
 Pdis[42] <= 2
 Pdis[43] <= 2
 Pdis[44] <= 2
 Pdis[45] <= 2
 Pdis[46] <= 2
 Pdis[47] <= 2
Binaries
 epsilon_ch[0] epsilon_ch[1] epsilon_ch[2] epsilon_ch[3] epsilon_ch[4]
 epsilon_ch[5] epsilon_ch[6] epsilon_ch[7] epsilon_ch[8] epsilon_ch[9]
 epsilon_ch[10] epsilon_ch[11] epsilon_ch[12] epsilon_ch[13] epsilon_ch[14]
 epsilon_ch[15] epsilon_ch[16] epsilon_ch[17] epsilon_ch[18] epsilon_ch[19]
 epsilon_ch[20] epsilon_ch[21] epsilon_ch[22] epsilon_ch[23] epsilon_ch[24]
 epsilon_ch[25] epsilon_ch[26] epsilon_ch[27] epsilon_ch[28] epsilon_ch[29]
 epsilon_ch[30] epsilon_ch[31] epsilon_ch[32] epsilon_ch[33] epsilon_ch[34]
 epsilon_ch[35] epsilon_ch[36] epsilon_ch[37] epsilon_ch[38] epsilon_ch[39]
 epsilon_ch[40] epsilon_ch[41] epsilon_ch[42] epsilon_ch[43] epsilon_ch[44]
 epsilon_ch[45] epsilon_ch[46] epsilon_ch[47] epsilon_dis[0] epsilon_dis[1]
 epsilon_dis[2] epsilon_dis[3] epsilon_dis[4] epsilon_dis[5] epsilon_dis[6]
 epsilon_dis[7] epsilon_dis[8] epsilon_dis[9] epsilon_dis[10]
 epsilon_dis[11] epsilon_dis[12] epsilon_dis[13] epsilon_dis[14]
 epsilon_dis[15] epsilon_dis[16] epsilon_dis[17] epsilon_dis[18]
 epsilon_dis[19] epsilon_dis[20] epsilon_dis[21] epsilon_dis[22]
 epsilon_dis[23] epsilon_dis[24] epsilon_dis[25] epsilon_dis[26]
 epsilon_dis[27] epsilon_dis[28] epsilon_dis[29] epsilon_dis[30]
 epsilon_dis[31] epsilon_dis[32] epsilon_dis[33] epsilon_dis[34]
 epsilon_dis[35] epsilon_dis[36] epsilon_dis[37] epsilon_dis[38]
 epsilon_dis[39] epsilon_dis[40] epsilon_dis[41] epsilon_dis[42]
 epsilon_dis[43] epsilon_dis[44] epsilon_dis[45] epsilon_dis[46]
 epsilon_dis[47]
End
