
*** Running vivado
    with args -log hardware_only_audio.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hardware_only_audio.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hardware_only_audio.tcl -notrace
Command: link_design -top hardware_only_audio -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1399.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.srcs/constrs_1/imports/new/generalPinMappings.xdc]
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rtl_txd'. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.srcs/constrs_1/imports/new/generalPinMappings.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.srcs/constrs_1/imports/new/generalPinMappings.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rtl_rxd'. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.srcs/constrs_1/imports/new/generalPinMappings.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.srcs/constrs_1/imports/new/generalPinMappings.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RTS'. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.srcs/constrs_1/imports/new/generalPinMappings.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.srcs/constrs_1/imports/new/generalPinMappings.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_CTS'. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.srcs/constrs_1/imports/new/generalPinMappings.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.srcs/constrs_1/imports/new/generalPinMappings.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.srcs/constrs_1/imports/new/generalPinMappings.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1528.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1532.551 ; gain = 526.207
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.858 . Memory (MB): peak = 1551.547 ; gain = 18.996

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: aae6b0ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2007.008 ; gain = 455.461

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter pwm_sine_wave/SPKL3__0_carry__1_i_1 into driver instance pwm_sine_wave/g0_b6__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pwm_sine_wave/slow_counter[0]_i_1 into driver instance pwm_sine_wave/g0_b0__0_i_1, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter pwm_sine_wave/slow_counter[0]_i_2 into driver instance pwm_sine_wave/index[3]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 116841be8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10d146127

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ad318dbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ad318dbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ad318dbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ad318dbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2346.996 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1909d0618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 2346.996 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1909d0618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2346.996 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1909d0618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.996 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.996 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1909d0618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.996 ; gain = 814.445
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.runs/impl_1/hardware_only_audio_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hardware_only_audio_drc_opted.rpt -pb hardware_only_audio_drc_opted.pb -rpx hardware_only_audio_drc_opted.rpx
Command: report_drc -file hardware_only_audio_drc_opted.rpt -pb hardware_only_audio_drc_opted.pb -rpx hardware_only_audio_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.runs/impl_1/hardware_only_audio_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.996 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f0e7169e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2346.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 733a746c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 75193e6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.598 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 75193e6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.601 . Memory (MB): peak = 2346.996 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 75193e6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11b10decb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.807 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12e39fecd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.895 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12e39fecd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.901 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e639aac4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2346.996 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: e639aac4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2346.996 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 79885ddb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2346.996 ; gain = 0.000
Phase 2 Global Placement | Checksum: 79885ddb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1684506e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1074f3b52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d841cd21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15acfc296

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: eac38d93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1bed9f671

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17611467d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e8bf43ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: d3cce78c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.996 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d3cce78c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14d7fed60

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.567 | TNS=-2061.174 |
Phase 1 Physical Synthesis Initialization | Checksum: 162cafa22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19b93ad9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2346.996 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 14d7fed60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-65.194. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1701ce578

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2346.996 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2346.996 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1701ce578

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1701ce578

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1701ce578

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2346.996 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1701ce578

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2346.996 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.996 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2346.996 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14d00fb25

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2346.996 ; gain = 0.000
Ending Placer Task | Checksum: d5774aff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.runs/impl_1/hardware_only_audio_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file hardware_only_audio_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2346.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hardware_only_audio_utilization_placed.rpt -pb hardware_only_audio_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hardware_only_audio_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2346.996 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2348.652 ; gain = 1.656
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.14s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2348.652 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-65.161 | TNS=-2045.074 |
Phase 1 Physical Synthesis Initialization | Checksum: 14a842f06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 2348.684 ; gain = 0.031
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-65.161 | TNS=-2045.074 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14a842f06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2348.684 ; gain = 0.031

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-65.161 | TNS=-2045.074 |
INFO: [Physopt 32-663] Processed net pwm_sine_wave/SPKL_reg_lopt_replica_1.  Re-placed instance pwm_sine_wave/SPKL_reg_lopt_replica
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL_reg_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.915 | TNS=-2044.828 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL_reg_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net inA[2][0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net inA[2][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.913 | TNS=-2044.748 |
INFO: [Physopt 32-81] Processed net frequency_reg_n_0_[2]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net frequency_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.885 | TNS=-2043.628 |
INFO: [Physopt 32-81] Processed net frequency_reg_n_0_[2]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net frequency_reg_n_0_[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.861 | TNS=-2042.668 |
INFO: [Physopt 32-702] Processed net frequency_reg_n_0_[2]_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL0_carry_i_13_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL0_carry_i_13_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL0_carry_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.762 | TNS=-2042.371 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL0_carry_i_7_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL0_carry_i_7_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL0_carry_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.630 | TNS=-2041.975 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL0_carry_i_1_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL0_carry_i_1_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL0_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.619 | TNS=-2041.942 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pwm_sine_wave/SPKL0_carry_i_9_n_0.  Re-placed instance pwm_sine_wave/SPKL0_carry_i_9
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL0_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.565 | TNS=-2041.780 |
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL0_carry_i_5_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL0_carry_i_5_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL0_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.548 | TNS=-2041.729 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__139_carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__139_carry__2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.470 | TNS=-2041.495 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__139_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__106_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.399 | TNS=-2041.282 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__106_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.381 | TNS=-2041.228 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_3_n_0.  Re-placed instance pwm_sine_wave/SPKL1__50_carry__2_i_3
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.373 | TNS=-2041.204 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__139_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__139_carry__1_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.367 | TNS=-2041.186 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_3_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__50_carry__2_i_3_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.364 | TNS=-2041.176 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_1_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__50_carry__2_i_1_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.345 | TNS=-2041.120 |
INFO: [Physopt 32-663] Processed net pwm_sine_wave/SPKL1__50_carry__3_i_3_n_0.  Re-placed instance pwm_sine_wave/SPKL1__50_carry__3_i_3
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__50_carry__3_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.331 | TNS=-2041.078 |
INFO: [Physopt 32-663] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_4_n_0.  Re-placed instance pwm_sine_wave/SPKL1__50_carry__2_i_4
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.298 | TNS=-2040.979 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pwm_sine_wave/SPKL1__50_carry__3_i_10_n_0.  Re-placed instance pwm_sine_wave/SPKL1__50_carry__3_i_10
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__50_carry__3_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.295 | TNS=-2040.970 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__139_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry__0_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__106_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.292 | TNS=-2040.961 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net pwm_sine_wave/SPKL1__50_carry__1_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL2_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.285 | TNS=-2040.940 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL3__0_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.233 | TNS=-2040.784 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/p_0_out[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.218 | TNS=-2040.739 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL3__0_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.212 | TNS=-2040.721 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL3__0_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.208 | TNS=-2040.709 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/sel[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net pwm_sine_wave/slow_counter. Replicated 1 times.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/slow_counter. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.190 | TNS=-2040.406 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/sel[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_inferred__0/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/i__carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__125_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__120_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__115_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__110_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__105_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__100_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__95_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__90_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__85_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__80_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__75_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__70_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__65_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__60_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__55_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__50_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__45_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__41_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__36_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__25_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__15_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__11_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__7_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_100MHz_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_100MHz. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL_reg_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frequency_reg_n_0_[2]_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL0_carry_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.190 | TNS=-2040.406 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pwm_sine_wave/SPKL0_carry_i_13_n_0.  Re-placed instance pwm_sine_wave/SPKL0_carry_i_13_comp
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL0_carry_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.174 | TNS=-2040.358 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__139_carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__139_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/sel[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_inferred__0/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/i__carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__125_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__120_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__115_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__110_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__105_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__100_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__95_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__90_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__85_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__80_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__75_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__70_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__65_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__60_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__55_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__50_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__45_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__41_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__36_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__25_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__15_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__11_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__7_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_100MHz_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_100MHz. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.174 | TNS=-2040.358 |
Phase 3 Critical Path Optimization | Checksum: 17fa2130c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2357.762 ; gain = 9.109

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.174 | TNS=-2040.358 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL_reg_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frequency_reg_n_0_[2]_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__139_carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__139_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_5_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__50_carry__2_i_5_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.164 | TNS=-2040.328 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__50_carry__3_i_4_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__50_carry__3_i_4_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.161 | TNS=-2040.319 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__50_carry__3_i_3_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__50_carry__3_i_3_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__50_carry__3_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.134 | TNS=-2040.238 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_1_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/sel[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_inferred__0/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/i__carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__125_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__120_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__115_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__110_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__105_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__100_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__95_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__90_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__85_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__80_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__75_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__70_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__65_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__60_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__55_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__50_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__45_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__41_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__36_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__25_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__15_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__11_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__7_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_100MHz_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_100MHz. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL_reg_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frequency_reg_n_0_[2]_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__139_carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__139_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__106_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__50_carry__2_i_1_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/sel[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_inferred__0/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/i__carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__125_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__120_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__115_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__110_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__105_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__100_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__95_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__90_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__85_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__80_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__75_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__70_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__65_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__60_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__55_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__50_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__45_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__41_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__36_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__25_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__15_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__11_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__7_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_100MHz_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_100MHz. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.134 | TNS=-2040.238 |
Phase 4 Critical Path Optimization | Checksum: 17fa2130c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2357.762 ; gain = 9.109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2357.762 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-64.134 | TNS=-2040.238 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.027  |          4.836  |            8  |              0  |                    31  |           0  |           2  |  00:00:11  |
|  Total          |          1.027  |          4.836  |            8  |              0  |                    31  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2357.762 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 117406809

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2357.762 ; gain = 9.109
INFO: [Common 17-83] Releasing license: Implementation
729 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2357.762 ; gain = 10.766
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2366.527 ; gain = 8.766
INFO: [Common 17-1381] The checkpoint 'C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.runs/impl_1/hardware_only_audio_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bc8d63ce ConstDB: 0 ShapeSum: 5a68e50f RouteDB: 0
Post Restoration Checksum: NetGraph: 7b1a194f NumContArr: 2b012180 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: a61b3acf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2447.270 ; gain = 70.598

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a61b3acf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2453.281 ; gain = 76.609

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a61b3acf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2453.281 ; gain = 76.609
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 200c9f8f6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2461.051 ; gain = 84.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-61.964| TNS=-1963.097| WHS=-0.075 | THS=-0.928 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1124
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1124
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 155332925

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2461.109 ; gain = 84.438

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 155332925

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2461.109 ; gain = 84.438
Phase 3 Initial Routing | Checksum: 158dbdd21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2461.109 ; gain = 84.438
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================+
| Launch Setup Clock | Launch Hold Clock | Pin                          |
+====================+===================+==============================+
| clk_100            | clk_100           | pwm_sine_wave/SPKL_reg/D     |
| clk_100            | clk_100           | pwm_sine_wave/index_reg[2]/D |
| clk_100            | clk_100           | pwm_sine_wave/index_reg[1]/D |
+--------------------+-------------------+------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 589
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-67.638| TNS=-2117.570| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28ff0a00a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2461.109 ; gain = 84.438

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-67.794| TNS=-2117.904| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1adae84a2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 2461.109 ; gain = 84.438
Phase 4 Rip-up And Reroute | Checksum: 1adae84a2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 2461.109 ; gain = 84.438

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f2348c57

Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 2461.109 ; gain = 84.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-67.638| TNS=-2117.570| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1821cca2a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2474.785 ; gain = 98.113

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1821cca2a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2474.785 ; gain = 98.113
Phase 5 Delay and Skew Optimization | Checksum: 1821cca2a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2474.785 ; gain = 98.113

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 222cf9ed1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2474.785 ; gain = 98.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-67.638| TNS=-2117.570| WHS=0.174  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 222cf9ed1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2474.785 ; gain = 98.113
Phase 6 Post Hold Fix | Checksum: 222cf9ed1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2474.785 ; gain = 98.113

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.544686 %
  Global Horizontal Routing Utilization  = 0.337715 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 233cfec7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2474.785 ; gain = 98.113

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 233cfec7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2474.785 ; gain = 98.113

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19e1aaa7a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2474.785 ; gain = 98.113

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-67.638| TNS=-2117.570| WHS=0.174  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19e1aaa7a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2474.785 ; gain = 98.113
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2474.785 ; gain = 98.113

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
748 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2474.785 ; gain = 108.258
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2480.750 ; gain = 5.965
INFO: [Common 17-1381] The checkpoint 'C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.runs/impl_1/hardware_only_audio_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hardware_only_audio_drc_routed.rpt -pb hardware_only_audio_drc_routed.pb -rpx hardware_only_audio_drc_routed.rpx
Command: report_drc -file hardware_only_audio_drc_routed.rpt -pb hardware_only_audio_drc_routed.pb -rpx hardware_only_audio_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.runs/impl_1/hardware_only_audio_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hardware_only_audio_methodology_drc_routed.rpt -pb hardware_only_audio_methodology_drc_routed.pb -rpx hardware_only_audio_methodology_drc_routed.rpx
Command: report_methodology -file hardware_only_audio_methodology_drc_routed.rpt -pb hardware_only_audio_methodology_drc_routed.pb -rpx hardware_only_audio_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/rohan/Downloads/Personal_FPGA_Projects/hardware_only_audio/hardware_only_audio.runs/impl_1/hardware_only_audio_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file hardware_only_audio_power_routed.rpt -pb hardware_only_audio_power_summary_routed.pb -rpx hardware_only_audio_power_routed.rpx
Command: report_power -file hardware_only_audio_power_routed.rpt -pb hardware_only_audio_power_summary_routed.pb -rpx hardware_only_audio_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
760 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file hardware_only_audio_route_status.rpt -pb hardware_only_audio_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file hardware_only_audio_timing_summary_routed.rpt -pb hardware_only_audio_timing_summary_routed.pb -rpx hardware_only_audio_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hardware_only_audio_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hardware_only_audio_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hardware_only_audio_bus_skew_routed.rpt -pb hardware_only_audio_bus_skew_routed.pb -rpx hardware_only_audio_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force hardware_only_audio.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hardware_only_audio.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2938.824 ; gain = 433.922
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 14:28:09 2024...
