; Top Design: "RRAM_Project_lib:RRAM_Array_Test:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="RRAM_Project_lib:RRAM_Array_Test:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
simulator lang = spectre
global 0
ahdl_include "C:/ADS/RRAM_Project/RRAM_Project_lib/%%R%%R%%A%%M_%%Cell/veriloga/veriloga.va"


simulator lang = ads
; Library Name: ads_rflib
; Cell Name: V_Probe
; View Name: schematic
define V_Probe ( P1 ) 
parameters 
Short:Short1  P1 net Mode=0 SaveCurrent=no 
end V_Probe

V_Source:SRC34  V_gate_2 0 Type="VtPWL" V_Tran=pwl(time, 0ns,0V,99ns,0V,100ns,0V,200ns,0V,201ns,0V,299ns,0V,300ns,5V,399ns,5V,400ns,0V,500ns,0V) SaveCurrent=1 
V_Source:SRC26  V_gate_1 0 Type="VtPWL" V_Tran=pwl(time, 0ns,0V,99ns,0V,100ns,5V,200ns,5V,201ns,0V,500ns,0V) SaveCurrent=1 
Tran:Tran1 StartTime=0.0 nsec StopTime=500 nsec MaxTimeStep=0.5 nsec LimitStepForTL=yes TimeStepControl=2 TruncTol=7.0 ChargeTol=1.0e-14 IntegMethod=0 MaxGearOrder=2 \
Mu=0.5 MaxOrder=4 Freq[1]=1.0 GHz Order[1]=3 HB_Window=no \
HB_Sol=no ImpApprox=no ShortTL_Delay=1.0 psec ImpMode=1 UseInitCond=no \
LoadGminDC=no CheckKCL=yes CheckOnlyDeltaV=yes OverloadAlert=no DeviceBypass=no \
MaxIters=10 MaxItersDC=200 DevOpPtLevel=0 StatusLevel=2 OutputAllPoints=yes \
NoiseScale=1 ImpEnforcePassivity=yes ImpSkipTotalEnergy=1000 ImpLFEOn=yes \
OutputPlan="Tran1_Output" 

OutputPlan:Tran1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

Short:I_Probe2  0 G Mode=0 SaveCurrent=yes 
V_Source:SRC17  Input 0 Type="VtPWL" V_Tran=pwl(time, 0ns,0V,99ns,0V,100ns,5V,200ns,5V,201ns,0V,299ns,0V,300ns,0.5V,399ns,0.5V,400ns,0V,500ns,0V) SaveCurrent=1 
simulator lang = spectre
Cell_17_1 (Input N__4 G N__11) RRAM
simulator lang = ads
Short:I_Probe1  N__6 0 Mode=0 SaveCurrent=yes 
simulator lang=spice
.include 'D:/RRAM_Project/180nm_spice.pl'
simulator lang=ads
"NMOS":MOSFET2  N__4 V_gate_1 N__6 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
"NMOS":MOSFET10  N__4 V_gate_2 N__15 0 Length=180 nm Width=1800 nm Mode=1 Noise=yes 
R:R1  Output opamp R=10 MOhm Noise=yes 
V_Probe:V_Probe1  Output 
Short:I_Probe3  N__15 opamp Mode=0 SaveCurrent=yes 
#uselib "ckt" , "OpAmpIdeal"
OpAmpIdeal:AMP2  opamp 0 Output N__14 N__5 Gain=100000 Delay=0 sec 
