Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/lamd/Documents/csse232/1516a-csse232-frenchkt-knightcm-lamd-peterseo/DataPath1/regFile16b16_regFile16b16_sch_tb_isim_beh.exe -prj /home/lamd/Documents/csse232/1516a-csse232-frenchkt-knightcm-lamd-peterseo/DataPath1/regFile16b16_regFile16b16_sch_tb_beh.prj work.regFile16b16_regFile16b16_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/lamd/Documents/csse232/1516a-csse232-frenchkt-knightcm-lamd-peterseo/DataPath1/mux16b16.vf" into library work
Analyzing Verilog file "/home/lamd/Documents/csse232/1516a-csse232-frenchkt-knightcm-lamd-peterseo/DataPath1/decode4b16.vf" into library work
Analyzing Verilog file "/home/lamd/Documents/csse232/1516a-csse232-frenchkt-knightcm-lamd-peterseo/DataPath1/regFile16b16.vf" into library work
Analyzing Verilog file "/home/lamd/Documents/csse232/1516a-csse232-frenchkt-knightcm-lamd-peterseo/DataPath1/regFileTest_00.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95348 KB
Fuse CPU Usage: 920 ms
Compiling module INV
Compiling module AND5
Compiling module decode4b16_MUSER_regFile16b16
Compiling module FDCE
Compiling module FD16CE_MXILINX_regFile16b16
Compiling module GND
Compiling module AND2B1
Compiling module OR2
Compiling module AND2
Compiling module M2_1_MXILINX_regFile16b16
Compiling module MUXF5_L
Compiling module MUXF6
Compiling module AND3
Compiling module AND3B1
Compiling module M2_1E_MXILINX_regFile16b16
Compiling module M16_1E_MXILINX_regFile16b16
Compiling module VCC
Compiling module mux16b16_MUSER_regFile16b16
Compiling module regFile16b16
Compiling module regFile16b16_regFile16b16_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable /home/lamd/Documents/csse232/1516a-csse232-frenchkt-knightcm-lamd-peterseo/DataPath1/regFile16b16_regFile16b16_sch_tb_isim_beh.exe
Fuse Memory Usage: 1179708 KB
Fuse CPU Usage: 1000 ms
GCC CPU Usage: 1120 ms
