#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000000001261b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000000001261ca0 .scope module, "uart_rx" "uart_rx" 3 32;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "m_axis_tdata";
    .port_info 3 /OUTPUT 1 "m_axis_tvalid";
    .port_info 4 /INPUT 1 "m_axis_tready";
    .port_info 5 /INPUT 1 "rxd";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "overrun_error";
    .port_info 8 /OUTPUT 1 "frame_error";
    .port_info 9 /INPUT 16 "prescale";
P_0000000001188640 .param/l "DATA_WIDTH" 0 3 34, +C4<00000000000000000000000000001000>;
L_00000000011a1630 .functor BUFZ 8, v0000000001193f70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000011a1940 .functor BUFZ 1, v00000000011efc30_0, C4<0>, C4<0>, C4<0>;
L_00000000011a1470 .functor BUFZ 1, v0000000001193bb0_0, C4<0>, C4<0>, C4<0>;
L_00000000011a1860 .functor BUFZ 1, v00000000011ef910_0, C4<0>, C4<0>, C4<0>;
L_00000000011a14e0 .functor BUFZ 1, v0000000001193e30_0, C4<0>, C4<0>, C4<0>;
v000000000118b5e0_0 .var "bit_cnt", 3 0;
v0000000001193b10_0 .net "busy", 0 0, L_00000000011a1470;  1 drivers
v0000000001193bb0_0 .var "busy_reg", 0 0;
o00000000011a3fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001193c50_0 .net "clk", 0 0, o00000000011a3fe8;  0 drivers
v0000000001193cf0_0 .var "data_reg", 7 0;
v0000000001193d90_0 .net "frame_error", 0 0, L_00000000011a14e0;  1 drivers
v0000000001193e30_0 .var "frame_error_reg", 0 0;
v0000000001193ed0_0 .net "m_axis_tdata", 7 0, L_00000000011a1630;  1 drivers
v0000000001193f70_0 .var "m_axis_tdata_reg", 7 0;
o00000000011a4108 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001194010_0 .net "m_axis_tready", 0 0, o00000000011a4108;  0 drivers
v00000000011ef230_0 .net "m_axis_tvalid", 0 0, L_00000000011a1940;  1 drivers
v00000000011efc30_0 .var "m_axis_tvalid_reg", 0 0;
v00000000011efe10_0 .net "overrun_error", 0 0, L_00000000011a1860;  1 drivers
v00000000011ef910_0 .var "overrun_error_reg", 0 0;
o00000000011a41f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000011ef370_0 .net "prescale", 15 0, o00000000011a41f8;  0 drivers
v00000000011ef5f0_0 .var "prescale_reg", 18 0;
o00000000011a4258 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011efaf0_0 .net "rst", 0 0, o00000000011a4258;  0 drivers
o00000000011a4288 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011efeb0_0 .net "rxd", 0 0, o00000000011a4288;  0 drivers
v00000000011efd70_0 .var "rxd_reg", 0 0;
E_00000000011888c0 .event posedge, v0000000001193c50_0;
    .scope S_0000000001261ca0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001193f70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011efc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011efd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001193bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011ef910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001193e30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001193cf0_0, 0, 8;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v00000000011ef5f0_0, 0, 19;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000118b5e0_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_0000000001261ca0;
T_1 ;
    %wait E_00000000011888c0;
    %load/vec4 v00000000011efaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001193f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011efc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011efd70_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v00000000011ef5f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000118b5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001193bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011ef910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001193e30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000011efeb0_0;
    %assign/vec4 v00000000011efd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011ef910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001193e30_0, 0;
    %load/vec4 v00000000011ef230_0;
    %load/vec4 v0000000001194010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011efc30_0, 0;
T_1.2 ;
    %load/vec4 v00000000011ef5f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v00000000011ef5f0_0;
    %subi 1, 0, 19;
    %assign/vec4 v00000000011ef5f0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000000000118b5e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v000000000118b5e0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v00000000011efd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v000000000118b5e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000000000118b5e0_0, 0;
    %load/vec4 v00000000011ef370_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v00000000011ef5f0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000118b5e0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v00000000011ef5f0_0, 0;
T_1.11 ;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000000000118b5e0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v000000000118b5e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000000000118b5e0_0, 0;
    %load/vec4 v00000000011ef370_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v00000000011ef5f0_0, 0;
    %load/vec4 v00000000011efd70_0;
    %load/vec4 v0000000001193cf0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001193cf0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v000000000118b5e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v000000000118b5e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000000000118b5e0_0, 0;
    %load/vec4 v00000000011efd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v0000000001193cf0_0;
    %assign/vec4 v0000000001193f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011efc30_0, 0;
    %load/vec4 v00000000011efc30_0;
    %assign/vec4 v00000000011ef910_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001193e30_0, 0;
T_1.17 ;
T_1.14 ;
T_1.13 ;
T_1.9 ;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001193bb0_0, 0;
    %load/vec4 v00000000011efd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v00000000011ef370_0;
    %pad/u 19;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 2, 0, 19;
    %assign/vec4 v00000000011ef5f0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000118b5e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001193cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001193bb0_0, 0;
T_1.18 ;
T_1.7 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "D:\UART AXI4\verilog-uart\rtl\uart_rx.v";
