module adder_32bit(A,B,S,C32);
     input [32:1] A;
     input [32:1] B;
     output [32:1] S;
     output C32;
     wire [15:0] a1,a2,a3,a4,a5,a6,a7,a8;
     wire [15:0] b1,b2,b3,b4,b5,b6,b7,b8;
     wire [15:0] g1,g2,g3,g4,g5;
     wire p1,p2,p3,p4,p5,p6,p7,p8,p9;
     wire c1,c2,c3,c4;
     assign a1 = A[15:0];
     assign a2 = A[31:16];
     assign a3 = B[15:0];
     assign a4 = B[31:16];
     assign b1 = B[15:0];
     assign b2 = B[31:16];
     assign b3 = A[15:0];
     assign b4 = A[31:16];
     assign b5 = A[15:0];
     assign b6 = A[31:16];
     assign b7 = B[15:0];
     assign b8 = B[31:16];
     claa claa1(a1,b1,g1,p1,c1);
     claa claa2(a2,b2,g2,p2,c2);
     claa claa3(a3,b3,g3,p3,c3);
     claa claa4(a4,b4,g4,p4,c4);
     assign g5 = {g1[14],g2[14:13],g3[14:13],g4[14:13],g1[13:0],g2[13:0],g3[13:0],g4[13:0]};
     assign p5 = {p1[15],p2[15],p3[15],p4[15],p1[14:0],p2[14:0],p3[14:0],p4[14:0]};
     assign c32 = c1 | c2 | c3 | c4;
     assign S = {g5[15:0],p5[15:0]};
endmodule