INFO: [VRFC 10-2263] Analyzing Verilog file "D:/collegeCode/sem3/Digi/logic_gate_or/logic_gate_or.srcs/sources_1/new/logic_gate_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/collegeCode/sem3/Digi/logic_gate_or/logic_gate_or.srcs/sources_1/new/logic_gate_or_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate_or_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/collegeCode/sem3/Digi/logic_gate_or/logic_gate_or.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
