<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="xupv5-lx110t-serial_comm.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="loopback_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="loopback_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="loopback_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="loopback_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="loopback_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="loopback_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="loopback_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="loopback_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="loopback_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="loopback_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="loopback_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="loopback_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="loopback_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="loopback_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="loopback_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="loopback_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="loopback_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="loopback_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="loopback_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="loopback_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="loopback_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="loopback_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="loopback_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="loopback_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="loopback_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="loopback_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="loopback_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="loopback_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="loopback_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loopback_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loopback_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="loopback_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="loopback_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loopback_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="loopback_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="loopback_top_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="loopback_top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="loopback_top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="loopback_top_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="loopback_top_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="loopback_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="loopback_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="posedge_detector.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="posedge_detector.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="posedge_detector.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs232_des.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs232_des.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="rs232_des.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rs232_des_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs232_des_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs232_ser.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs232_ser.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="rs232_ser.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rs232_ser_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs232_ser_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rs232_serdes.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rs232_serdes.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rs232_serdes.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rs232_serdes.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs232_serdes.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="rs232_serdes.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rs232_serdes.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="rs232_serdes.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="rs232_serdes.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="rs232_serdes.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs232_serdes.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="rs232_serdes.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs232_serdes.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rs232_serdes.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="rs232_serdes.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="rs232_serdes.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="rs232_serdes.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="rs232_serdes.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rs232_serdes.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs232_serdes_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="rs232_serdes_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rs232_serdes_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rs232_serdes_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rs232_serdes_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="rs232_serdes_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs232_serdes_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs232_serdes_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="rs232_serdes_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="rs232_serdes_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs232_serdes_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs232_serdes_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="rs232_serdes_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs232_serdes_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rs232_serdes_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rs232_serdes_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs232_serdes_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="rs232_serdes_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs232_serdes_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sync.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sync.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sync.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1428412743" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1428412743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428413939" xil_pn:in_ck="-7216908724272796580" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1428413939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fncs.h"/>
      <outfile xil_pn:name="loopback_top_tb.v"/>
      <outfile xil_pn:name="posedge_detector.v"/>
      <outfile xil_pn:name="rs232_des.v"/>
      <outfile xil_pn:name="rs232_ser.v"/>
      <outfile xil_pn:name="rs232_ser_tb.v"/>
      <outfile xil_pn:name="rs232_serdes.v"/>
      <outfile xil_pn:name="rs232_serdes_tb.v"/>
      <outfile xil_pn:name="sync.v"/>
    </transform>
    <transform xil_pn:end_ts="1428412775" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5634853915184706099" xil_pn:start_ts="1428412775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428412775" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5420147221400028219" xil_pn:start_ts="1428412775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428412743" xil_pn:in_ck="5453758188732042919" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2447797775284604243" xil_pn:start_ts="1428412743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo_16_8_dis.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_16_8_dis.v"/>
    </transform>
    <transform xil_pn:end_ts="1428413939" xil_pn:in_ck="6130751443916053775" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1428413939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fncs.h"/>
      <outfile xil_pn:name="ipcore_dir/fifo_16_8_dis.v"/>
      <outfile xil_pn:name="loopback_top_tb.v"/>
      <outfile xil_pn:name="posedge_detector.v"/>
      <outfile xil_pn:name="rs232_des.v"/>
      <outfile xil_pn:name="rs232_ser.v"/>
      <outfile xil_pn:name="rs232_ser_tb.v"/>
      <outfile xil_pn:name="rs232_serdes.v"/>
      <outfile xil_pn:name="rs232_serdes_tb.v"/>
      <outfile xil_pn:name="sync.v"/>
    </transform>
    <transform xil_pn:end_ts="1428413942" xil_pn:in_ck="6130751443916053775" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6858201614025243873" xil_pn:start_ts="1428413939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rs232_serdes_tb_beh.prj"/>
      <outfile xil_pn:name="rs232_serdes_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1428413942" xil_pn:in_ck="-7881772297873780311" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5247079453535251004" xil_pn:start_ts="1428413942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="rs232_serdes_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1427940700" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1427940700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428410509" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-773711434953776794" xil_pn:start_ts="1428410509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428410509" xil_pn:in_ck="5453758188732042919" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2447797775284604243" xil_pn:start_ts="1428410509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo_16_8_dis.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_16_8_dis.v"/>
    </transform>
    <transform xil_pn:end_ts="1427940700" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1427940700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428410509" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2343367858227498936" xil_pn:start_ts="1428410509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428410509" xil_pn:in_ck="-4493420508938093066" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1428410509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428410509" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-288054248558869001" xil_pn:start_ts="1428410509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428411751" xil_pn:in_ck="-1504985253058753215" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="3315461208409183275" xil_pn:start_ts="1428411742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="rs232_serdes.lso"/>
      <outfile xil_pn:name="rs232_serdes.ngc"/>
      <outfile xil_pn:name="rs232_serdes.ngr"/>
      <outfile xil_pn:name="rs232_serdes.prj"/>
      <outfile xil_pn:name="rs232_serdes.stx"/>
      <outfile xil_pn:name="rs232_serdes.syr"/>
      <outfile xil_pn:name="rs232_serdes.xst"/>
      <outfile xil_pn:name="rs232_serdes_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1428412024" xil_pn:in_ck="-1142874832039636034" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7169940499402396573" xil_pn:start_ts="1428412024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428412030" xil_pn:in_ck="-4226652009205661286" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7023277268777493194" xil_pn:start_ts="1428412024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="rs232_serdes.bld"/>
      <outfile xil_pn:name="rs232_serdes.ngd"/>
      <outfile xil_pn:name="rs232_serdes_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1428412054" xil_pn:in_ck="-6285371923980413658" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1428412030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="rs232_serdes.pcf"/>
      <outfile xil_pn:name="rs232_serdes_map.map"/>
      <outfile xil_pn:name="rs232_serdes_map.mrp"/>
      <outfile xil_pn:name="rs232_serdes_map.ncd"/>
      <outfile xil_pn:name="rs232_serdes_map.ngm"/>
      <outfile xil_pn:name="rs232_serdes_map.xrpt"/>
      <outfile xil_pn:name="rs232_serdes_summary.xml"/>
      <outfile xil_pn:name="rs232_serdes_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1428412086" xil_pn:in_ck="5787847866264717119" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1428412054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="rs232_serdes.ncd"/>
      <outfile xil_pn:name="rs232_serdes.pad"/>
      <outfile xil_pn:name="rs232_serdes.par"/>
      <outfile xil_pn:name="rs232_serdes.ptwx"/>
      <outfile xil_pn:name="rs232_serdes.unroutes"/>
      <outfile xil_pn:name="rs232_serdes.xpi"/>
      <outfile xil_pn:name="rs232_serdes_pad.csv"/>
      <outfile xil_pn:name="rs232_serdes_pad.txt"/>
      <outfile xil_pn:name="rs232_serdes_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1428412086" xil_pn:in_ck="-6285371923980413790" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1428412077">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="rs232_serdes.twr"/>
      <outfile xil_pn:name="rs232_serdes.twx"/>
    </transform>
  </transforms>

</generated_project>
