

================================================================
== Vivado HLS Report for 'matrixmult'
================================================================
* Date:           Sat Aug 15 00:14:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        MatrixMult_HLS
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   42|   42|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   40|   40|        26|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 28 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 2 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %B_1), !map !7"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %B_0), !map !14"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %A_1), !map !20"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %A_0), !map !25"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %res), !map !30"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @matrixmult_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader" [MatrixMult_HLS/mmult.cpp:7]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %add_ln7, %hls_label_0 ]" [MatrixMult_HLS/mmult.cpp:7]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %select_ln14_1, %hls_label_0 ]" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %0 ], [ %j, %hls_label_0 ]"   --->   Operation 38 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.36ns)   --->   "%icmp_ln7 = icmp eq i5 %indvar_flatten, -16" [MatrixMult_HLS/mmult.cpp:7]   --->   Operation 39 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.78ns)   --->   "%add_ln7 = add i5 %indvar_flatten, 1" [MatrixMult_HLS/mmult.cpp:7]   --->   Operation 40 'add' 'add_ln7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %1, label %hls_label_0" [MatrixMult_HLS/mmult.cpp:7]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [MatrixMult_HLS/mmult.cpp:7]   --->   Operation 42 'add' 'i' <Predicate = (!icmp_ln7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.13ns)   --->   "%icmp_ln9 = icmp eq i3 %j_0, -4" [MatrixMult_HLS/mmult.cpp:9]   --->   Operation 43 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln7)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.98ns)   --->   "%select_ln14 = select i1 %icmp_ln9, i3 0, i3 %j_0" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 44 'select' 'select_ln14' <Predicate = (!icmp_ln7)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.98ns)   --->   "%select_ln14_1 = select i1 %icmp_ln9, i3 %i, i3 %i_0" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 45 'select' 'select_ln14_1' <Predicate = (!icmp_ln7)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln14_1, i1 false)" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 46 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %tmp_4 to i64" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 47 'zext' 'zext_ln14' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [8 x float]* %A_0, i64 0, i64 %zext_ln14" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 48 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i3 %select_ln14 to i64" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 49 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [8 x float]* %B_0, i64 0, i64 %zext_ln14_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 50 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%A_0_load = load float* %A_0_addr, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 51 'load' 'A_0_load' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%B_0_load = load float* %B_0_addr, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 52 'load' 'B_0_load' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 53 [1/1] (1.65ns)   --->   "%j = add i3 %select_ln14, 1" [MatrixMult_HLS/mmult.cpp:9]   --->   Operation 53 'add' 'j' <Predicate = (!icmp_ln7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.02>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%A_0_load = load float* %A_0_addr, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 54 'load' 'A_0_load' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%B_0_load = load float* %B_0_addr, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 55 'load' 'B_0_load' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 56 [4/4] (5.70ns)   --->   "%tmp1 = fmul float %A_0_load, %B_0_load" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 56 'fmul' 'tmp1' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 57 [3/4] (5.70ns)   --->   "%tmp1 = fmul float %A_0_load, %B_0_load" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 57 'fmul' 'tmp1' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 58 [2/4] (5.70ns)   --->   "%tmp1 = fmul float %A_0_load, %B_0_load" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 58 'fmul' 'tmp1' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 59 [1/4] (5.70ns)   --->   "%tmp1 = fmul float %A_0_load, %B_0_load" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 59 'fmul' 'tmp1' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln14 = or i4 %tmp_4, 1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 60 'or' 'or_ln14' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln14)" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 61 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%A_0_addr_1 = getelementptr [8 x float]* %A_0, i64 0, i64 %tmp_5" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 62 'getelementptr' 'A_0_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i3 %select_ln14 to i4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 63 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln14 = add i4 %zext_ln14_3, 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 64 'add' 'add_ln14' <Predicate = (!icmp_ln7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i4 %add_ln14 to i64" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 65 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%B_0_addr_1 = getelementptr [8 x float]* %B_0, i64 0, i64 %zext_ln14_4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 66 'getelementptr' 'B_0_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 67 [5/5] (7.25ns)   --->   "%sum_s = fadd float %tmp1, 0.000000e+00" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 67 'fadd' 'sum_s' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [2/2] (2.32ns)   --->   "%A_0_load_1 = load float* %A_0_addr_1, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 68 'load' 'A_0_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 69 [2/2] (2.32ns)   --->   "%B_0_load_1 = load float* %B_0_addr_1, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 69 'load' 'B_0_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 8.02>
ST_8 : Operation 70 [4/5] (7.25ns)   --->   "%sum_s = fadd float %tmp1, 0.000000e+00" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 70 'fadd' 'sum_s' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/2] (2.32ns)   --->   "%A_0_load_1 = load float* %A_0_addr_1, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 71 'load' 'A_0_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 72 [1/2] (2.32ns)   --->   "%B_0_load_1 = load float* %B_0_addr_1, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 72 'load' 'B_0_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 73 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %A_0_load_1, %B_0_load_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 73 'fmul' 'tmp_1' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 74 [3/5] (7.25ns)   --->   "%sum_s = fadd float %tmp1, 0.000000e+00" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 74 'fadd' 'sum_s' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %A_0_load_1, %B_0_load_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 75 'fmul' 'tmp_1' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 76 [2/5] (7.25ns)   --->   "%sum_s = fadd float %tmp1, 0.000000e+00" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 76 'fadd' 'sum_s' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %A_0_load_1, %B_0_load_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 77 'fmul' 'tmp_1' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 78 [1/5] (7.25ns)   --->   "%sum_s = fadd float %tmp1, 0.000000e+00" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 78 'fadd' 'sum_s' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %A_0_load_1, %B_0_load_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 79 'fmul' 'tmp_1' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [8 x float]* %A_1, i64 0, i64 %zext_ln14" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 80 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [8 x float]* %B_1, i64 0, i64 %zext_ln14_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 81 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 82 [5/5] (7.25ns)   --->   "%sum_1 = fadd float %sum_s, %tmp_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 82 'fadd' 'sum_1' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [2/2] (2.32ns)   --->   "%A_1_load = load float* %A_1_addr, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 83 'load' 'A_1_load' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 84 [2/2] (2.32ns)   --->   "%B_1_load = load float* %B_1_addr, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 84 'load' 'B_1_load' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 8.02>
ST_13 : Operation 85 [4/5] (7.25ns)   --->   "%sum_1 = fadd float %sum_s, %tmp_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 85 'fadd' 'sum_1' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [1/2] (2.32ns)   --->   "%A_1_load = load float* %A_1_addr, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 86 'load' 'A_1_load' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 87 [1/2] (2.32ns)   --->   "%B_1_load = load float* %B_1_addr, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 87 'load' 'B_1_load' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 88 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %A_1_load, %B_1_load" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 88 'fmul' 'tmp_2' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 89 [3/5] (7.25ns)   --->   "%sum_1 = fadd float %sum_s, %tmp_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 89 'fadd' 'sum_1' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %A_1_load, %B_1_load" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 90 'fmul' 'tmp_2' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 91 [2/5] (7.25ns)   --->   "%sum_1 = fadd float %sum_s, %tmp_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 91 'fadd' 'sum_1' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %A_1_load, %B_1_load" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 92 'fmul' 'tmp_2' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 93 [1/5] (7.25ns)   --->   "%sum_1 = fadd float %sum_s, %tmp_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 93 'fadd' 'sum_1' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 94 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %A_1_load, %B_1_load" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 94 'fmul' 'tmp_2' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr [8 x float]* %A_1, i64 0, i64 %tmp_5" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 95 'getelementptr' 'A_1_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%B_1_addr_1 = getelementptr [8 x float]* %B_1, i64 0, i64 %zext_ln14_4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 96 'getelementptr' 'B_1_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_17 : Operation 97 [5/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_2" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 97 'fadd' 'sum_2' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 98 [2/2] (2.32ns)   --->   "%A_1_load_1 = load float* %A_1_addr_1, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 98 'load' 'A_1_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 99 [2/2] (2.32ns)   --->   "%B_1_load_1 = load float* %B_1_addr_1, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 99 'load' 'B_1_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 8.02>
ST_18 : Operation 100 [4/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_2" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 100 'fadd' 'sum_2' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 101 [1/2] (2.32ns)   --->   "%A_1_load_1 = load float* %A_1_addr_1, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 101 'load' 'A_1_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 102 [1/2] (2.32ns)   --->   "%B_1_load_1 = load float* %B_1_addr_1, align 4" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 102 'load' 'B_1_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 103 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %A_1_load_1, %B_1_load_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 103 'fmul' 'tmp_3' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 104 [3/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_2" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 104 'fadd' 'sum_2' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %A_1_load_1, %B_1_load_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 105 'fmul' 'tmp_3' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 106 [2/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_2" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 106 'fadd' 'sum_2' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 107 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %A_1_load_1, %B_1_load_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 107 'fmul' 'tmp_3' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 108 [1/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_2" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 108 'fadd' 'sum_2' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 109 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %A_1_load_1, %B_1_load_1" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 109 'fmul' 'tmp_3' <Predicate = (!icmp_ln7)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 110 [5/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_3" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 110 'fadd' 'sum_3' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 111 [4/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_3" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 111 'fadd' 'sum_3' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 112 [3/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_3" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 112 'fadd' 'sum_3' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 113 [2/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_3" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 113 'fadd' 'sum_3' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 114 [1/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_3" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 114 'fadd' 'sum_3' <Predicate = (!icmp_ln7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.10>
ST_27 : Operation 115 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 115 'speclooptripcount' 'empty' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_27 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln14_1, i2 0)" [MatrixMult_HLS/mmult.cpp:16]   --->   Operation 116 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_27 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %tmp_6 to i6" [MatrixMult_HLS/mmult.cpp:10]   --->   Operation 117 'zext' 'zext_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_27 : Operation 118 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [MatrixMult_HLS/mmult.cpp:10]   --->   Operation 118 'specregionbegin' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_27 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [MatrixMult_HLS/mmult.cpp:11]   --->   Operation 119 'specpipeline' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_27 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i3 %select_ln14 to i6" [MatrixMult_HLS/mmult.cpp:14]   --->   Operation 120 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_27 : Operation 121 [1/1] (1.78ns)   --->   "%add_ln16 = add i6 %zext_ln14_2, %zext_ln10" [MatrixMult_HLS/mmult.cpp:16]   --->   Operation 121 'add' 'add_ln16' <Predicate = (!icmp_ln7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i6 %add_ln16 to i64" [MatrixMult_HLS/mmult.cpp:16]   --->   Operation 122 'zext' 'zext_ln16' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_27 : Operation 123 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [16 x float]* %res, i64 0, i64 %zext_ln16" [MatrixMult_HLS/mmult.cpp:16]   --->   Operation 123 'getelementptr' 'res_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_27 : Operation 124 [1/1] (2.32ns)   --->   "store float %sum_3, float* %res_addr, align 4" [MatrixMult_HLS/mmult.cpp:16]   --->   Operation 124 'store' <Predicate = (!icmp_ln7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_27 : Operation 125 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp) nounwind" [MatrixMult_HLS/mmult.cpp:17]   --->   Operation 125 'specregionend' 'empty_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_27 : Operation 126 [1/1] (0.00ns)   --->   "br label %.preheader" [MatrixMult_HLS/mmult.cpp:9]   --->   Operation 126 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 28 <SV = 2> <Delay = 0.00>
ST_28 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [MatrixMult_HLS/mmult.cpp:19]   --->   Operation 127 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000]
br_ln7            (br               ) [ 01111111111111111111111111110]
indvar_flatten    (phi              ) [ 00100000000000000000000000000]
i_0               (phi              ) [ 00100000000000000000000000000]
j_0               (phi              ) [ 00100000000000000000000000000]
icmp_ln7          (icmp             ) [ 00111111111111111111111111110]
add_ln7           (add              ) [ 01111111111111111111111111110]
br_ln7            (br               ) [ 00000000000000000000000000000]
i                 (add              ) [ 00000000000000000000000000000]
icmp_ln9          (icmp             ) [ 00000000000000000000000000000]
select_ln14       (select           ) [ 00111111111111111111111111110]
select_ln14_1     (select           ) [ 01111111111111111111111111110]
tmp_4             (bitconcatenate   ) [ 00111111000000000000000000000]
zext_ln14         (zext             ) [ 00111111111110000000000000000]
A_0_addr          (getelementptr    ) [ 00110000000000000000000000000]
zext_ln14_1       (zext             ) [ 00111111111110000000000000000]
B_0_addr          (getelementptr    ) [ 00110000000000000000000000000]
j                 (add              ) [ 01111111111111111111111111110]
A_0_load          (load             ) [ 00101110000000000000000000000]
B_0_load          (load             ) [ 00101110000000000000000000000]
tmp1              (fmul             ) [ 00100001111100000000000000000]
or_ln14           (or               ) [ 00000000000000000000000000000]
tmp_5             (bitconcatenate   ) [ 00100000111111111100000000000]
A_0_addr_1        (getelementptr    ) [ 00100000100000000000000000000]
zext_ln14_3       (zext             ) [ 00000000000000000000000000000]
add_ln14          (add              ) [ 00000000000000000000000000000]
zext_ln14_4       (zext             ) [ 00100000111111111100000000000]
B_0_addr_1        (getelementptr    ) [ 00100000100000000000000000000]
A_0_load_1        (load             ) [ 00100000011100000000000000000]
B_0_load_1        (load             ) [ 00100000011100000000000000000]
sum_s             (fadd             ) [ 00100000000011111000000000000]
tmp_1             (fmul             ) [ 00100000000011111000000000000]
A_1_addr          (getelementptr    ) [ 00100000000001000000000000000]
B_1_addr          (getelementptr    ) [ 00100000000001000000000000000]
A_1_load          (load             ) [ 00100000000000111000000000000]
B_1_load          (load             ) [ 00100000000000111000000000000]
sum_1             (fadd             ) [ 00100000000000000111110000000]
tmp_2             (fmul             ) [ 00100000000000000111110000000]
A_1_addr_1        (getelementptr    ) [ 00100000000000000010000000000]
B_1_addr_1        (getelementptr    ) [ 00100000000000000010000000000]
A_1_load_1        (load             ) [ 00100000000000000001110000000]
B_1_load_1        (load             ) [ 00100000000000000001110000000]
sum_2             (fadd             ) [ 00100000000000000000001111100]
tmp_3             (fmul             ) [ 00100000000000000000001111100]
sum_3             (fadd             ) [ 00100000000000000000000000010]
empty             (speclooptripcount) [ 00000000000000000000000000000]
tmp_6             (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln10         (zext             ) [ 00000000000000000000000000000]
tmp               (specregionbegin  ) [ 00000000000000000000000000000]
specpipeline_ln11 (specpipeline     ) [ 00000000000000000000000000000]
zext_ln14_2       (zext             ) [ 00000000000000000000000000000]
add_ln16          (add              ) [ 00000000000000000000000000000]
zext_ln16         (zext             ) [ 00000000000000000000000000000]
res_addr          (getelementptr    ) [ 00000000000000000000000000000]
store_ln16        (store            ) [ 00000000000000000000000000000]
empty_2           (specregionend    ) [ 00000000000000000000000000000]
br_ln9            (br               ) [ 01111111111111111111111111110]
ret_ln19          (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmult_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="A_0_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="B_0_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
<pin id="111" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/2 A_0_load_1/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="114" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
<pin id="116" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/2 B_0_load_1/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="A_0_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr_1/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="B_0_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr_1/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="A_1_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="10"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/12 "/>
</bind>
</comp>

<comp id="125" class="1004" name="B_1_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="10"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/12 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="159" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
<pin id="161" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/12 A_1_load_1/17 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
<pin id="166" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_1_load/12 B_1_load_1/17 "/>
</bind>
</comp>

<comp id="144" class="1004" name="A_1_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="10"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_1/17 "/>
</bind>
</comp>

<comp id="151" class="1004" name="B_1_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="10"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr_1/17 "/>
</bind>
</comp>

<comp id="168" class="1004" name="res_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/27 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln16_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/27 "/>
</bind>
</comp>

<comp id="181" class="1005" name="indvar_flatten_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="1"/>
<pin id="194" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="j_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="1"/>
<pin id="205" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_s/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/17 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/22 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/18 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln7_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln7_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln9_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln14_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="3" slack="0"/>
<pin id="283" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln14_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="0"/>
<pin id="291" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln14_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln14_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="j_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln14_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="5"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln14_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="5"/>
<pin id="335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln14_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln14_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_6_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="3" slack="25"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/27 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln10_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/27 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln14_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="25"/>
<pin id="360" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/27 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln16_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/27 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln16_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/27 "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln7_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln7_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="381" class="1005" name="select_ln14_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="5"/>
<pin id="383" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="387" class="1005" name="select_ln14_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_4_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="5"/>
<pin id="395" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="398" class="1005" name="zext_ln14_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="10"/>
<pin id="400" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="403" class="1005" name="A_0_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="1"/>
<pin id="405" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="zext_ln14_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="10"/>
<pin id="410" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln14_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="B_0_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="1"/>
<pin id="415" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="j_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="423" class="1005" name="A_0_load_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_0_load "/>
</bind>
</comp>

<comp id="428" class="1005" name="B_0_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_0_load "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_5_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="10"/>
<pin id="440" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="443" class="1005" name="A_0_addr_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="1"/>
<pin id="445" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr_1 "/>
</bind>
</comp>

<comp id="448" class="1005" name="zext_ln14_4_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="10"/>
<pin id="450" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln14_4 "/>
</bind>
</comp>

<comp id="453" class="1005" name="B_0_addr_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="1"/>
<pin id="455" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr_1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="A_0_load_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_0_load_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="B_0_load_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_0_load_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="sum_s_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_s "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="A_1_addr_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="1"/>
<pin id="480" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="B_1_addr_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="1"/>
<pin id="485" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="488" class="1005" name="A_1_load_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load "/>
</bind>
</comp>

<comp id="493" class="1005" name="B_1_load_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_1_load "/>
</bind>
</comp>

<comp id="498" class="1005" name="sum_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_2_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="508" class="1005" name="A_1_addr_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="1"/>
<pin id="510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="B_1_addr_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="1"/>
<pin id="515" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="A_1_load_1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load_1 "/>
</bind>
</comp>

<comp id="523" class="1005" name="B_1_load_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_1_load_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="sum_2_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="sum_3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="68" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="75" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="94" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="117"><net_src comp="101" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="118" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="125" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="144" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="167"><net_src comp="151" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="235"><net_src comp="82" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="88" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="82" pin="7"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="88" pin="7"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="132" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="138" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="132" pin="7"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="138" pin="7"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="185" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="185" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="196" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="207" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="207" pin="4"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="273" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="267" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="196" pin="4"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="287" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="311"><net_src comp="279" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="317"><net_src comp="279" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="319" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="324" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="347" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="354" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="375"><net_src comp="255" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="261" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="384"><net_src comp="279" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="390"><net_src comp="287" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="396"><net_src comp="295" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="401"><net_src comp="303" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="406"><net_src comp="68" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="411"><net_src comp="308" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="416"><net_src comp="75" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="421"><net_src comp="313" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="426"><net_src comp="82" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="431"><net_src comp="88" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="436"><net_src comp="231" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="441"><net_src comp="324" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="446"><net_src comp="94" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="451"><net_src comp="342" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="456"><net_src comp="101" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="461"><net_src comp="82" pin="7"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="466"><net_src comp="88" pin="7"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="471"><net_src comp="214" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="476"><net_src comp="237" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="481"><net_src comp="118" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="486"><net_src comp="125" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="491"><net_src comp="132" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="496"><net_src comp="138" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="501"><net_src comp="219" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="506"><net_src comp="243" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="511"><net_src comp="144" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="516"><net_src comp="151" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="521"><net_src comp="132" pin="7"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="526"><net_src comp="138" pin="7"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="531"><net_src comp="223" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="536"><net_src comp="249" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="541"><net_src comp="227" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="175" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {27 }
 - Input state : 
	Port: matrixmult : A_0 | {2 3 7 8 }
	Port: matrixmult : A_1 | {12 13 17 18 }
	Port: matrixmult : B_0 | {2 3 7 8 }
	Port: matrixmult : B_1 | {12 13 17 18 }
  - Chain level:
	State 1
	State 2
		icmp_ln7 : 1
		add_ln7 : 1
		br_ln7 : 2
		i : 1
		icmp_ln9 : 1
		select_ln14 : 2
		select_ln14_1 : 2
		tmp_4 : 3
		zext_ln14 : 4
		A_0_addr : 5
		zext_ln14_1 : 3
		B_0_addr : 4
		A_0_load : 6
		B_0_load : 5
		j : 3
	State 3
		tmp1 : 1
	State 4
	State 5
	State 6
	State 7
		A_0_addr_1 : 1
		add_ln14 : 1
		zext_ln14_4 : 2
		B_0_addr_1 : 3
		A_0_load_1 : 2
		B_0_load_1 : 4
	State 8
		tmp_1 : 1
	State 9
	State 10
	State 11
	State 12
		A_1_load : 1
		B_1_load : 1
	State 13
		tmp_2 : 1
	State 14
	State 15
	State 16
	State 17
		A_1_load_1 : 1
		B_1_load_1 : 1
	State 18
		tmp_3 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		zext_ln10 : 1
		add_ln16 : 2
		zext_ln16 : 3
		res_addr : 4
		store_ln16 : 5
		empty_2 : 1
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_214      |    2    |   205   |   390   |
|   fadd   |      grp_fu_219      |    2    |   205   |   390   |
|          |      grp_fu_223      |    2    |   205   |   390   |
|          |      grp_fu_227      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_231      |    3    |   143   |   321   |
|   fmul   |      grp_fu_237      |    3    |   143   |   321   |
|          |      grp_fu_243      |    3    |   143   |   321   |
|          |      grp_fu_249      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln7_fu_261    |    0    |    0    |    15   |
|          |       i_fu_267       |    0    |    0    |    12   |
|    add   |       j_fu_313       |    0    |    0    |    12   |
|          |    add_ln14_fu_336   |    0    |    0    |    13   |
|          |    add_ln16_fu_361   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   icmp   |    icmp_ln7_fu_255   |    0    |    0    |    11   |
|          |    icmp_ln9_fu_273   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln14_fu_279  |    0    |    0    |    3    |
|          | select_ln14_1_fu_287 |    0    |    0    |    3    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_4_fu_295     |    0    |    0    |    0    |
|bitconcatenate|     tmp_5_fu_324     |    0    |    0    |    0    |
|          |     tmp_6_fu_347     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln14_fu_303   |    0    |    0    |    0    |
|          |  zext_ln14_1_fu_308  |    0    |    0    |    0    |
|          |  zext_ln14_3_fu_333  |    0    |    0    |    0    |
|   zext   |  zext_ln14_4_fu_342  |    0    |    0    |    0    |
|          |   zext_ln10_fu_354   |    0    |    0    |    0    |
|          |  zext_ln14_2_fu_358  |    0    |    0    |    0    |
|          |   zext_ln16_fu_367   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln14_fu_319    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    20   |   1392  |   2937  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  A_0_addr_1_reg_443  |    3   |
|   A_0_addr_reg_403   |    3   |
|  A_0_load_1_reg_458  |   32   |
|   A_0_load_reg_423   |   32   |
|  A_1_addr_1_reg_508  |    3   |
|   A_1_addr_reg_478   |    3   |
|  A_1_load_1_reg_518  |   32   |
|   A_1_load_reg_488   |   32   |
|  B_0_addr_1_reg_453  |    3   |
|   B_0_addr_reg_413   |    3   |
|  B_0_load_1_reg_463  |   32   |
|   B_0_load_reg_428   |   32   |
|  B_1_addr_1_reg_513  |    3   |
|   B_1_addr_reg_483   |    3   |
|  B_1_load_1_reg_523  |   32   |
|   B_1_load_reg_493   |   32   |
|    add_ln7_reg_376   |    5   |
|      i_0_reg_192     |    3   |
|   icmp_ln7_reg_372   |    1   |
|indvar_flatten_reg_181|    5   |
|      j_0_reg_203     |    3   |
|       j_reg_418      |    3   |
| select_ln14_1_reg_387|    3   |
|  select_ln14_reg_381 |    3   |
|     sum_1_reg_498    |   32   |
|     sum_2_reg_528    |   32   |
|     sum_3_reg_538    |   32   |
|     sum_s_reg_468    |   32   |
|     tmp1_reg_433     |   32   |
|     tmp_1_reg_473    |   32   |
|     tmp_2_reg_503    |   32   |
|     tmp_3_reg_533    |   32   |
|     tmp_4_reg_393    |    4   |
|     tmp_5_reg_438    |   64   |
|  zext_ln14_1_reg_408 |   64   |
|  zext_ln14_4_reg_448 |   64   |
|   zext_ln14_reg_398  |   64   |
+----------------------+--------+
|         Total        |   822  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_82 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_88 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_132 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_138 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_231    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_231    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_237    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_237    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_243    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_243    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_249    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_249    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   536  ||  28.304 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  1392  |  2937  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   144  |
|  Register |    -   |    -   |   822  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   28   |  2214  |  3081  |
+-----------+--------+--------+--------+--------+
