
RobonAUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001205c  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08012224  08012224  00022224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801250c  0801250c  000301f8  2**0
                  CONTENTS
  4 .ARM          00000008  0801250c  0801250c  0002250c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012514  08012514  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012514  08012514  00022514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012518  08012518  00022518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0801251c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009f78  200001f8  08012714  000301f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2000a170  08012714  0003a170  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032acb  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f11  00000000  00000000  00062cf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c28  00000000  00000000  00066c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ac0  00000000  00000000  00068830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002942e  00000000  00000000  0006a2f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002acd5  00000000  00000000  0009371e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f69d7  00000000  00000000  000be3f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001b4dca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b44  00000000  00000000  001b4e20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200001f8 	.word	0x200001f8
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0801220c 	.word	0x0801220c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200001fc 	.word	0x200001fc
 8000204:	0801220c 	.word	0x0801220c

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2uiz>:
 8000ab4:	004a      	lsls	r2, r1, #1
 8000ab6:	d211      	bcs.n	8000adc <__aeabi_d2uiz+0x28>
 8000ab8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000abc:	d211      	bcs.n	8000ae2 <__aeabi_d2uiz+0x2e>
 8000abe:	d50d      	bpl.n	8000adc <__aeabi_d2uiz+0x28>
 8000ac0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac8:	d40e      	bmi.n	8000ae8 <__aeabi_d2uiz+0x34>
 8000aca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ace:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	4770      	bx	lr
 8000adc:	f04f 0000 	mov.w	r0, #0
 8000ae0:	4770      	bx	lr
 8000ae2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae6:	d102      	bne.n	8000aee <__aeabi_d2uiz+0x3a>
 8000ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8000aec:	4770      	bx	lr
 8000aee:	f04f 0000 	mov.w	r0, #0
 8000af2:	4770      	bx	lr

08000af4 <__aeabi_d2f>:
 8000af4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000afc:	bf24      	itt	cs
 8000afe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b06:	d90d      	bls.n	8000b24 <__aeabi_d2f+0x30>
 8000b08:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b14:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b1c:	bf08      	it	eq
 8000b1e:	f020 0001 	biceq.w	r0, r0, #1
 8000b22:	4770      	bx	lr
 8000b24:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b28:	d121      	bne.n	8000b6e <__aeabi_d2f+0x7a>
 8000b2a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2e:	bfbc      	itt	lt
 8000b30:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b34:	4770      	bxlt	lr
 8000b36:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3e:	f1c2 0218 	rsb	r2, r2, #24
 8000b42:	f1c2 0c20 	rsb	ip, r2, #32
 8000b46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4e:	bf18      	it	ne
 8000b50:	f040 0001 	orrne.w	r0, r0, #1
 8000b54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b60:	ea40 000c 	orr.w	r0, r0, ip
 8000b64:	fa23 f302 	lsr.w	r3, r3, r2
 8000b68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b6c:	e7cc      	b.n	8000b08 <__aeabi_d2f+0x14>
 8000b6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b72:	d107      	bne.n	8000b84 <__aeabi_d2f+0x90>
 8000b74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b78:	bf1e      	ittt	ne
 8000b7a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b82:	4770      	bxne	lr
 8000b84:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop

08000b94 <__aeabi_uldivmod>:
 8000b94:	b953      	cbnz	r3, 8000bac <__aeabi_uldivmod+0x18>
 8000b96:	b94a      	cbnz	r2, 8000bac <__aeabi_uldivmod+0x18>
 8000b98:	2900      	cmp	r1, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	2800      	cmpeq	r0, #0
 8000b9e:	bf1c      	itt	ne
 8000ba0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba8:	f000 b96e 	b.w	8000e88 <__aeabi_idiv0>
 8000bac:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb4:	f000 f806 	bl	8000bc4 <__udivmoddi4>
 8000bb8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc0:	b004      	add	sp, #16
 8000bc2:	4770      	bx	lr

08000bc4 <__udivmoddi4>:
 8000bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc8:	9d08      	ldr	r5, [sp, #32]
 8000bca:	4604      	mov	r4, r0
 8000bcc:	468c      	mov	ip, r1
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	f040 8083 	bne.w	8000cda <__udivmoddi4+0x116>
 8000bd4:	428a      	cmp	r2, r1
 8000bd6:	4617      	mov	r7, r2
 8000bd8:	d947      	bls.n	8000c6a <__udivmoddi4+0xa6>
 8000bda:	fab2 f282 	clz	r2, r2
 8000bde:	b142      	cbz	r2, 8000bf2 <__udivmoddi4+0x2e>
 8000be0:	f1c2 0020 	rsb	r0, r2, #32
 8000be4:	fa24 f000 	lsr.w	r0, r4, r0
 8000be8:	4091      	lsls	r1, r2
 8000bea:	4097      	lsls	r7, r2
 8000bec:	ea40 0c01 	orr.w	ip, r0, r1
 8000bf0:	4094      	lsls	r4, r2
 8000bf2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bf6:	0c23      	lsrs	r3, r4, #16
 8000bf8:	fbbc f6f8 	udiv	r6, ip, r8
 8000bfc:	fa1f fe87 	uxth.w	lr, r7
 8000c00:	fb08 c116 	mls	r1, r8, r6, ip
 8000c04:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c08:	fb06 f10e 	mul.w	r1, r6, lr
 8000c0c:	4299      	cmp	r1, r3
 8000c0e:	d909      	bls.n	8000c24 <__udivmoddi4+0x60>
 8000c10:	18fb      	adds	r3, r7, r3
 8000c12:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c16:	f080 8119 	bcs.w	8000e4c <__udivmoddi4+0x288>
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	f240 8116 	bls.w	8000e4c <__udivmoddi4+0x288>
 8000c20:	3e02      	subs	r6, #2
 8000c22:	443b      	add	r3, r7
 8000c24:	1a5b      	subs	r3, r3, r1
 8000c26:	b2a4      	uxth	r4, r4
 8000c28:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c2c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c34:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c38:	45a6      	cmp	lr, r4
 8000c3a:	d909      	bls.n	8000c50 <__udivmoddi4+0x8c>
 8000c3c:	193c      	adds	r4, r7, r4
 8000c3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c42:	f080 8105 	bcs.w	8000e50 <__udivmoddi4+0x28c>
 8000c46:	45a6      	cmp	lr, r4
 8000c48:	f240 8102 	bls.w	8000e50 <__udivmoddi4+0x28c>
 8000c4c:	3802      	subs	r0, #2
 8000c4e:	443c      	add	r4, r7
 8000c50:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c54:	eba4 040e 	sub.w	r4, r4, lr
 8000c58:	2600      	movs	r6, #0
 8000c5a:	b11d      	cbz	r5, 8000c64 <__udivmoddi4+0xa0>
 8000c5c:	40d4      	lsrs	r4, r2
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e9c5 4300 	strd	r4, r3, [r5]
 8000c64:	4631      	mov	r1, r6
 8000c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6a:	b902      	cbnz	r2, 8000c6e <__udivmoddi4+0xaa>
 8000c6c:	deff      	udf	#255	; 0xff
 8000c6e:	fab2 f282 	clz	r2, r2
 8000c72:	2a00      	cmp	r2, #0
 8000c74:	d150      	bne.n	8000d18 <__udivmoddi4+0x154>
 8000c76:	1bcb      	subs	r3, r1, r7
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f f887 	uxth.w	r8, r7
 8000c80:	2601      	movs	r6, #1
 8000c82:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c86:	0c21      	lsrs	r1, r4, #16
 8000c88:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c8c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c90:	fb08 f30c 	mul.w	r3, r8, ip
 8000c94:	428b      	cmp	r3, r1
 8000c96:	d907      	bls.n	8000ca8 <__udivmoddi4+0xe4>
 8000c98:	1879      	adds	r1, r7, r1
 8000c9a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c9e:	d202      	bcs.n	8000ca6 <__udivmoddi4+0xe2>
 8000ca0:	428b      	cmp	r3, r1
 8000ca2:	f200 80e9 	bhi.w	8000e78 <__udivmoddi4+0x2b4>
 8000ca6:	4684      	mov	ip, r0
 8000ca8:	1ac9      	subs	r1, r1, r3
 8000caa:	b2a3      	uxth	r3, r4
 8000cac:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cb0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cb4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cb8:	fb08 f800 	mul.w	r8, r8, r0
 8000cbc:	45a0      	cmp	r8, r4
 8000cbe:	d907      	bls.n	8000cd0 <__udivmoddi4+0x10c>
 8000cc0:	193c      	adds	r4, r7, r4
 8000cc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cc6:	d202      	bcs.n	8000cce <__udivmoddi4+0x10a>
 8000cc8:	45a0      	cmp	r8, r4
 8000cca:	f200 80d9 	bhi.w	8000e80 <__udivmoddi4+0x2bc>
 8000cce:	4618      	mov	r0, r3
 8000cd0:	eba4 0408 	sub.w	r4, r4, r8
 8000cd4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cd8:	e7bf      	b.n	8000c5a <__udivmoddi4+0x96>
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x12e>
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	f000 80b1 	beq.w	8000e46 <__udivmoddi4+0x282>
 8000ce4:	2600      	movs	r6, #0
 8000ce6:	e9c5 0100 	strd	r0, r1, [r5]
 8000cea:	4630      	mov	r0, r6
 8000cec:	4631      	mov	r1, r6
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	fab3 f683 	clz	r6, r3
 8000cf6:	2e00      	cmp	r6, #0
 8000cf8:	d14a      	bne.n	8000d90 <__udivmoddi4+0x1cc>
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	d302      	bcc.n	8000d04 <__udivmoddi4+0x140>
 8000cfe:	4282      	cmp	r2, r0
 8000d00:	f200 80b8 	bhi.w	8000e74 <__udivmoddi4+0x2b0>
 8000d04:	1a84      	subs	r4, r0, r2
 8000d06:	eb61 0103 	sbc.w	r1, r1, r3
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	468c      	mov	ip, r1
 8000d0e:	2d00      	cmp	r5, #0
 8000d10:	d0a8      	beq.n	8000c64 <__udivmoddi4+0xa0>
 8000d12:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d16:	e7a5      	b.n	8000c64 <__udivmoddi4+0xa0>
 8000d18:	f1c2 0320 	rsb	r3, r2, #32
 8000d1c:	fa20 f603 	lsr.w	r6, r0, r3
 8000d20:	4097      	lsls	r7, r2
 8000d22:	fa01 f002 	lsl.w	r0, r1, r2
 8000d26:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2a:	40d9      	lsrs	r1, r3
 8000d2c:	4330      	orrs	r0, r6
 8000d2e:	0c03      	lsrs	r3, r0, #16
 8000d30:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d34:	fa1f f887 	uxth.w	r8, r7
 8000d38:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d40:	fb06 f108 	mul.w	r1, r6, r8
 8000d44:	4299      	cmp	r1, r3
 8000d46:	fa04 f402 	lsl.w	r4, r4, r2
 8000d4a:	d909      	bls.n	8000d60 <__udivmoddi4+0x19c>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d52:	f080 808d 	bcs.w	8000e70 <__udivmoddi4+0x2ac>
 8000d56:	4299      	cmp	r1, r3
 8000d58:	f240 808a 	bls.w	8000e70 <__udivmoddi4+0x2ac>
 8000d5c:	3e02      	subs	r6, #2
 8000d5e:	443b      	add	r3, r7
 8000d60:	1a5b      	subs	r3, r3, r1
 8000d62:	b281      	uxth	r1, r0
 8000d64:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d68:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d6c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d70:	fb00 f308 	mul.w	r3, r0, r8
 8000d74:	428b      	cmp	r3, r1
 8000d76:	d907      	bls.n	8000d88 <__udivmoddi4+0x1c4>
 8000d78:	1879      	adds	r1, r7, r1
 8000d7a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d7e:	d273      	bcs.n	8000e68 <__udivmoddi4+0x2a4>
 8000d80:	428b      	cmp	r3, r1
 8000d82:	d971      	bls.n	8000e68 <__udivmoddi4+0x2a4>
 8000d84:	3802      	subs	r0, #2
 8000d86:	4439      	add	r1, r7
 8000d88:	1acb      	subs	r3, r1, r3
 8000d8a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d8e:	e778      	b.n	8000c82 <__udivmoddi4+0xbe>
 8000d90:	f1c6 0c20 	rsb	ip, r6, #32
 8000d94:	fa03 f406 	lsl.w	r4, r3, r6
 8000d98:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d9c:	431c      	orrs	r4, r3
 8000d9e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000da2:	fa01 f306 	lsl.w	r3, r1, r6
 8000da6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000daa:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dae:	431f      	orrs	r7, r3
 8000db0:	0c3b      	lsrs	r3, r7, #16
 8000db2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db6:	fa1f f884 	uxth.w	r8, r4
 8000dba:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dbe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dc2:	fb09 fa08 	mul.w	sl, r9, r8
 8000dc6:	458a      	cmp	sl, r1
 8000dc8:	fa02 f206 	lsl.w	r2, r2, r6
 8000dcc:	fa00 f306 	lsl.w	r3, r0, r6
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x220>
 8000dd2:	1861      	adds	r1, r4, r1
 8000dd4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dd8:	d248      	bcs.n	8000e6c <__udivmoddi4+0x2a8>
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	d946      	bls.n	8000e6c <__udivmoddi4+0x2a8>
 8000dde:	f1a9 0902 	sub.w	r9, r9, #2
 8000de2:	4421      	add	r1, r4
 8000de4:	eba1 010a 	sub.w	r1, r1, sl
 8000de8:	b2bf      	uxth	r7, r7
 8000dea:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dee:	fb0e 1110 	mls	r1, lr, r0, r1
 8000df2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000df6:	fb00 f808 	mul.w	r8, r0, r8
 8000dfa:	45b8      	cmp	r8, r7
 8000dfc:	d907      	bls.n	8000e0e <__udivmoddi4+0x24a>
 8000dfe:	19e7      	adds	r7, r4, r7
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d22e      	bcs.n	8000e64 <__udivmoddi4+0x2a0>
 8000e06:	45b8      	cmp	r8, r7
 8000e08:	d92c      	bls.n	8000e64 <__udivmoddi4+0x2a0>
 8000e0a:	3802      	subs	r0, #2
 8000e0c:	4427      	add	r7, r4
 8000e0e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e12:	eba7 0708 	sub.w	r7, r7, r8
 8000e16:	fba0 8902 	umull	r8, r9, r0, r2
 8000e1a:	454f      	cmp	r7, r9
 8000e1c:	46c6      	mov	lr, r8
 8000e1e:	4649      	mov	r1, r9
 8000e20:	d31a      	bcc.n	8000e58 <__udivmoddi4+0x294>
 8000e22:	d017      	beq.n	8000e54 <__udivmoddi4+0x290>
 8000e24:	b15d      	cbz	r5, 8000e3e <__udivmoddi4+0x27a>
 8000e26:	ebb3 020e 	subs.w	r2, r3, lr
 8000e2a:	eb67 0701 	sbc.w	r7, r7, r1
 8000e2e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e32:	40f2      	lsrs	r2, r6
 8000e34:	ea4c 0202 	orr.w	r2, ip, r2
 8000e38:	40f7      	lsrs	r7, r6
 8000e3a:	e9c5 2700 	strd	r2, r7, [r5]
 8000e3e:	2600      	movs	r6, #0
 8000e40:	4631      	mov	r1, r6
 8000e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e46:	462e      	mov	r6, r5
 8000e48:	4628      	mov	r0, r5
 8000e4a:	e70b      	b.n	8000c64 <__udivmoddi4+0xa0>
 8000e4c:	4606      	mov	r6, r0
 8000e4e:	e6e9      	b.n	8000c24 <__udivmoddi4+0x60>
 8000e50:	4618      	mov	r0, r3
 8000e52:	e6fd      	b.n	8000c50 <__udivmoddi4+0x8c>
 8000e54:	4543      	cmp	r3, r8
 8000e56:	d2e5      	bcs.n	8000e24 <__udivmoddi4+0x260>
 8000e58:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e5c:	eb69 0104 	sbc.w	r1, r9, r4
 8000e60:	3801      	subs	r0, #1
 8000e62:	e7df      	b.n	8000e24 <__udivmoddi4+0x260>
 8000e64:	4608      	mov	r0, r1
 8000e66:	e7d2      	b.n	8000e0e <__udivmoddi4+0x24a>
 8000e68:	4660      	mov	r0, ip
 8000e6a:	e78d      	b.n	8000d88 <__udivmoddi4+0x1c4>
 8000e6c:	4681      	mov	r9, r0
 8000e6e:	e7b9      	b.n	8000de4 <__udivmoddi4+0x220>
 8000e70:	4666      	mov	r6, ip
 8000e72:	e775      	b.n	8000d60 <__udivmoddi4+0x19c>
 8000e74:	4630      	mov	r0, r6
 8000e76:	e74a      	b.n	8000d0e <__udivmoddi4+0x14a>
 8000e78:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e7c:	4439      	add	r1, r7
 8000e7e:	e713      	b.n	8000ca8 <__udivmoddi4+0xe4>
 8000e80:	3802      	subs	r0, #2
 8000e82:	443c      	add	r4, r7
 8000e84:	e724      	b.n	8000cd0 <__udivmoddi4+0x10c>
 8000e86:	bf00      	nop

08000e88 <__aeabi_idiv0>:
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop

08000e8c <SERVO_Init>:

static SERVO_info gs_SERVO_info[SERVO_NUM] = {0};


void SERVO_Init(uint16_t au16_SERVO_Instance)
{
 8000e8c:	b5b0      	push	{r4, r5, r7, lr}
 8000e8e:	b0a8      	sub	sp, #160	; 0xa0
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	80fb      	strh	r3, [r7, #6]
	//GPIO_InitTypeDef GPIO_InitStruct = {0};
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e96:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ea4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8000eae:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]
 8000eba:	60da      	str	r2, [r3, #12]
 8000ebc:	611a      	str	r2, [r3, #16]
 8000ebe:	615a      	str	r2, [r3, #20]
 8000ec0:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    uint32_t ARR_Value = 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    DWT_Delay_Init();
 8000ece:	f011 f91f 	bl	8012110 <DWT_Delay_Init>
	HAL_GPIO_Init(SERVO_CfgParam[au16_SERVO_Instance].SERVO_GPIO, &GPIO_InitStruct);
*/
	/*--------[ Calculate The PSC & ARR Values To Maximize PWM Resolution ]-------*/

	/* Those Equations Sets The F_pwm = 50Hz & Maximizes The Resolution*/
	PSC_Value = (uint32_t) (SERVO_CfgParam[au16_SERVO_Instance].TIM_CLK / 3276800.0);
 8000ed2:	88fb      	ldrh	r3, [r7, #6]
 8000ed4:	4aaa      	ldr	r2, [pc, #680]	; (8001180 <SERVO_Init+0x2f4>)
 8000ed6:	015b      	lsls	r3, r3, #5
 8000ed8:	4413      	add	r3, r2
 8000eda:	3314      	adds	r3, #20
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fad4 	bl	800048c <__aeabi_ui2d>
 8000ee4:	f04f 0200 	mov.w	r2, #0
 8000ee8:	4ba6      	ldr	r3, [pc, #664]	; (8001184 <SERVO_Init+0x2f8>)
 8000eea:	f7ff fc73 	bl	80007d4 <__aeabi_ddiv>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	4610      	mov	r0, r2
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	f7ff fddd 	bl	8000ab4 <__aeabi_d2uiz>
 8000efa:	4603      	mov	r3, r0
 8000efc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	ARR_Value = (uint32_t) ((SERVO_CfgParam[au16_SERVO_Instance].TIM_CLK / (50.0*(PSC_Value+1.0)))-1.0);
 8000f00:	88fb      	ldrh	r3, [r7, #6]
 8000f02:	4a9f      	ldr	r2, [pc, #636]	; (8001180 <SERVO_Init+0x2f4>)
 8000f04:	015b      	lsls	r3, r3, #5
 8000f06:	4413      	add	r3, r2
 8000f08:	3314      	adds	r3, #20
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fabd 	bl	800048c <__aeabi_ui2d>
 8000f12:	4604      	mov	r4, r0
 8000f14:	460d      	mov	r5, r1
 8000f16:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000f1a:	f7ff fab7 	bl	800048c <__aeabi_ui2d>
 8000f1e:	f04f 0200 	mov.w	r2, #0
 8000f22:	4b99      	ldr	r3, [pc, #612]	; (8001188 <SERVO_Init+0x2fc>)
 8000f24:	f7ff f976 	bl	8000214 <__adddf3>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4619      	mov	r1, r3
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	4b95      	ldr	r3, [pc, #596]	; (800118c <SERVO_Init+0x300>)
 8000f36:	f7ff fb23 	bl	8000580 <__aeabi_dmul>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	4620      	mov	r0, r4
 8000f40:	4629      	mov	r1, r5
 8000f42:	f7ff fc47 	bl	80007d4 <__aeabi_ddiv>
 8000f46:	4602      	mov	r2, r0
 8000f48:	460b      	mov	r3, r1
 8000f4a:	4610      	mov	r0, r2
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	f04f 0200 	mov.w	r2, #0
 8000f52:	4b8d      	ldr	r3, [pc, #564]	; (8001188 <SERVO_Init+0x2fc>)
 8000f54:	f7ff f95c 	bl	8000210 <__aeabi_dsub>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	4619      	mov	r1, r3
 8000f60:	f7ff fda8 	bl	8000ab4 <__aeabi_d2uiz>
 8000f64:	4603      	mov	r3, r0
 8000f66:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	PSC_Value = 19;
 8000f6a:	2313      	movs	r3, #19
 8000f6c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	ARR_Value = 49999;
 8000f70:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8000f74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	/*--------[ Configure The Servo PWM Timer Channel ]-------*/

	/*--[Check The Timer & Enable Its Clock]--*/
	if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM12)
 8000f78:	88fb      	ldrh	r3, [r7, #6]
 8000f7a:	4a81      	ldr	r2, [pc, #516]	; (8001180 <SERVO_Init+0x2f4>)
 8000f7c:	015b      	lsls	r3, r3, #5
 8000f7e:	4413      	add	r3, r2
 8000f80:	3308      	adds	r3, #8
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a82      	ldr	r2, [pc, #520]	; (8001190 <SERVO_Init+0x304>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d10e      	bne.n	8000fa8 <SERVO_Init+0x11c>
	{
		__HAL_RCC_TIM12_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	61bb      	str	r3, [r7, #24]
 8000f8e:	4b81      	ldr	r3, [pc, #516]	; (8001194 <SERVO_Init+0x308>)
 8000f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f92:	4a80      	ldr	r2, [pc, #512]	; (8001194 <SERVO_Init+0x308>)
 8000f94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f98:	6413      	str	r3, [r2, #64]	; 0x40
 8000f9a:	4b7e      	ldr	r3, [pc, #504]	; (8001194 <SERVO_Init+0x308>)
 8000f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fa2:	61bb      	str	r3, [r7, #24]
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	e046      	b.n	8001036 <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM2)
 8000fa8:	88fb      	ldrh	r3, [r7, #6]
 8000faa:	4a75      	ldr	r2, [pc, #468]	; (8001180 <SERVO_Init+0x2f4>)
 8000fac:	015b      	lsls	r3, r3, #5
 8000fae:	4413      	add	r3, r2
 8000fb0:	3308      	adds	r3, #8
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fb8:	d10e      	bne.n	8000fd8 <SERVO_Init+0x14c>
	{
		__HAL_RCC_TIM2_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	617b      	str	r3, [r7, #20]
 8000fbe:	4b75      	ldr	r3, [pc, #468]	; (8001194 <SERVO_Init+0x308>)
 8000fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc2:	4a74      	ldr	r2, [pc, #464]	; (8001194 <SERVO_Init+0x308>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8000fca:	4b72      	ldr	r3, [pc, #456]	; (8001194 <SERVO_Init+0x308>)
 8000fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	617b      	str	r3, [r7, #20]
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	e02e      	b.n	8001036 <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM3)
 8000fd8:	88fb      	ldrh	r3, [r7, #6]
 8000fda:	4a69      	ldr	r2, [pc, #420]	; (8001180 <SERVO_Init+0x2f4>)
 8000fdc:	015b      	lsls	r3, r3, #5
 8000fde:	4413      	add	r3, r2
 8000fe0:	3308      	adds	r3, #8
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a6c      	ldr	r2, [pc, #432]	; (8001198 <SERVO_Init+0x30c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d10e      	bne.n	8001008 <SERVO_Init+0x17c>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]
 8000fee:	4b69      	ldr	r3, [pc, #420]	; (8001194 <SERVO_Init+0x308>)
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	4a68      	ldr	r2, [pc, #416]	; (8001194 <SERVO_Init+0x308>)
 8000ff4:	f043 0302 	orr.w	r3, r3, #2
 8000ff8:	6413      	str	r3, [r2, #64]	; 0x40
 8000ffa:	4b66      	ldr	r3, [pc, #408]	; (8001194 <SERVO_Init+0x308>)
 8000ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffe:	f003 0302 	and.w	r3, r3, #2
 8001002:	613b      	str	r3, [r7, #16]
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	e016      	b.n	8001036 <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM4)
 8001008:	88fb      	ldrh	r3, [r7, #6]
 800100a:	4a5d      	ldr	r2, [pc, #372]	; (8001180 <SERVO_Init+0x2f4>)
 800100c:	015b      	lsls	r3, r3, #5
 800100e:	4413      	add	r3, r2
 8001010:	3308      	adds	r3, #8
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a61      	ldr	r2, [pc, #388]	; (800119c <SERVO_Init+0x310>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d10d      	bne.n	8001036 <SERVO_Init+0x1aa>
	{
		__HAL_RCC_TIM4_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	4b5d      	ldr	r3, [pc, #372]	; (8001194 <SERVO_Init+0x308>)
 8001020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001022:	4a5c      	ldr	r2, [pc, #368]	; (8001194 <SERVO_Init+0x308>)
 8001024:	f043 0304 	orr.w	r3, r3, #4
 8001028:	6413      	str	r3, [r2, #64]	; 0x40
 800102a:	4b5a      	ldr	r3, [pc, #360]	; (8001194 <SERVO_Init+0x308>)
 800102c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102e:	f003 0304 	and.w	r3, r3, #4
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]
	}

	htim.Instance = SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance;
 8001036:	88fb      	ldrh	r3, [r7, #6]
 8001038:	4a51      	ldr	r2, [pc, #324]	; (8001180 <SERVO_Init+0x2f4>)
 800103a:	015b      	lsls	r3, r3, #5
 800103c:	4413      	add	r3, r2
 800103e:	3308      	adds	r3, #8
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	61fb      	str	r3, [r7, #28]
	htim.Init.Prescaler = PSC_Value;
 8001044:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001048:	623b      	str	r3, [r7, #32]
	htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 800104a:	2300      	movs	r3, #0
 800104c:	627b      	str	r3, [r7, #36]	; 0x24
	htim.Init.Period = ARR_Value;
 800104e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001052:	62bb      	str	r3, [r7, #40]	; 0x28
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001054:	2300      	movs	r3, #0
 8001056:	62fb      	str	r3, [r7, #44]	; 0x2c
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001058:	2380      	movs	r3, #128	; 0x80
 800105a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_Base_Init(&htim);
 800105c:	f107 031c 	add.w	r3, r7, #28
 8001060:	4618      	mov	r0, r3
 8001062:	f008 fa6b 	bl	800953c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001066:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800106a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 800106e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001072:	f107 031c 	add.w	r3, r7, #28
 8001076:	4611      	mov	r1, r2
 8001078:	4618      	mov	r0, r3
 800107a:	f009 fb15 	bl	800a6a8 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 800107e:	f107 031c 	add.w	r3, r7, #28
 8001082:	4618      	mov	r0, r3
 8001084:	f008 fc10 	bl	80098a8 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001088:	2300      	movs	r3, #0
 800108a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800108e:	2300      	movs	r3, #0
 8001090:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8001094:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001098:	f107 031c 	add.w	r3, r7, #28
 800109c:	4611      	mov	r1, r2
 800109e:	4618      	mov	r0, r3
 80010a0:	f00a faa2 	bl	800b5e8 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010a4:	2360      	movs	r3, #96	; 0x60
 80010a6:	667b      	str	r3, [r7, #100]	; 0x64
	sConfigOC.Pulse = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	66bb      	str	r3, [r7, #104]	; 0x68
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010ac:	2300      	movs	r3, #0
 80010ae:	66fb      	str	r3, [r7, #108]	; 0x6c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010b0:	2300      	movs	r3, #0
 80010b2:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, SERVO_CfgParam[au16_SERVO_Instance].PWM_TIM_CH);
 80010b4:	88fb      	ldrh	r3, [r7, #6]
 80010b6:	4a32      	ldr	r2, [pc, #200]	; (8001180 <SERVO_Init+0x2f4>)
 80010b8:	015b      	lsls	r3, r3, #5
 80010ba:	4413      	add	r3, r2
 80010bc:	3310      	adds	r3, #16
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	f107 0164 	add.w	r1, r7, #100	; 0x64
 80010c4:	f107 031c 	add.w	r3, r7, #28
 80010c8:	4618      	mov	r0, r3
 80010ca:	f009 f915 	bl	800a2f8 <HAL_TIM_PWM_ConfigChannel>

	/*--------[ Calculate & Save The Servo Pulse Information ]-------*/

	gs_SERVO_info[au16_SERVO_Instance].Period_Min = (uint16_t) (ARR_Value * (SERVO_CfgParam[au16_SERVO_Instance].MinPulse/20.0));
 80010ce:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80010d2:	f7ff f9db 	bl	800048c <__aeabi_ui2d>
 80010d6:	4604      	mov	r4, r0
 80010d8:	460d      	mov	r5, r1
 80010da:	88fb      	ldrh	r3, [r7, #6]
 80010dc:	4a28      	ldr	r2, [pc, #160]	; (8001180 <SERVO_Init+0x2f4>)
 80010de:	015b      	lsls	r3, r3, #5
 80010e0:	4413      	add	r3, r2
 80010e2:	3318      	adds	r3, #24
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff f9f2 	bl	80004d0 <__aeabi_f2d>
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	4b2b      	ldr	r3, [pc, #172]	; (80011a0 <SERVO_Init+0x314>)
 80010f2:	f7ff fb6f 	bl	80007d4 <__aeabi_ddiv>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	4620      	mov	r0, r4
 80010fc:	4629      	mov	r1, r5
 80010fe:	f7ff fa3f 	bl	8000580 <__aeabi_dmul>
 8001102:	4602      	mov	r2, r0
 8001104:	460b      	mov	r3, r1
 8001106:	88fc      	ldrh	r4, [r7, #6]
 8001108:	4610      	mov	r0, r2
 800110a:	4619      	mov	r1, r3
 800110c:	f7ff fcd2 	bl	8000ab4 <__aeabi_d2uiz>
 8001110:	4603      	mov	r3, r0
 8001112:	b29a      	uxth	r2, r3
 8001114:	4b23      	ldr	r3, [pc, #140]	; (80011a4 <SERVO_Init+0x318>)
 8001116:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
	gs_SERVO_info[au16_SERVO_Instance].Period_Max = (uint16_t) (ARR_Value * (SERVO_CfgParam[au16_SERVO_Instance].MaxPulse/20.0));
 800111a:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800111e:	f7ff f9b5 	bl	800048c <__aeabi_ui2d>
 8001122:	4604      	mov	r4, r0
 8001124:	460d      	mov	r5, r1
 8001126:	4b20      	ldr	r3, [pc, #128]	; (80011a8 <SERVO_Init+0x31c>)
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff f9d1 	bl	80004d0 <__aeabi_f2d>
 800112e:	f04f 0200 	mov.w	r2, #0
 8001132:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <SERVO_Init+0x314>)
 8001134:	f7ff fb4e 	bl	80007d4 <__aeabi_ddiv>
 8001138:	4602      	mov	r2, r0
 800113a:	460b      	mov	r3, r1
 800113c:	4620      	mov	r0, r4
 800113e:	4629      	mov	r1, r5
 8001140:	f7ff fa1e 	bl	8000580 <__aeabi_dmul>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	88fc      	ldrh	r4, [r7, #6]
 800114a:	4610      	mov	r0, r2
 800114c:	4619      	mov	r1, r3
 800114e:	f7ff fcb1 	bl	8000ab4 <__aeabi_d2uiz>
 8001152:	4603      	mov	r3, r0
 8001154:	b299      	uxth	r1, r3
 8001156:	4a13      	ldr	r2, [pc, #76]	; (80011a4 <SERVO_Init+0x318>)
 8001158:	00a3      	lsls	r3, r4, #2
 800115a:	4413      	add	r3, r2
 800115c:	460a      	mov	r2, r1
 800115e:	805a      	strh	r2, [r3, #2]

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, SERVO_CfgParam[au16_SERVO_Instance].PWM_TIM_CH);
 8001160:	88fb      	ldrh	r3, [r7, #6]
 8001162:	4a07      	ldr	r2, [pc, #28]	; (8001180 <SERVO_Init+0x2f4>)
 8001164:	015b      	lsls	r3, r3, #5
 8001166:	4413      	add	r3, r2
 8001168:	3310      	adds	r3, #16
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	f107 031c 	add.w	r3, r7, #28
 8001170:	4611      	mov	r1, r2
 8001172:	4618      	mov	r0, r3
 8001174:	f008 fc88 	bl	8009a88 <HAL_TIM_PWM_Start>

}
 8001178:	bf00      	nop
 800117a:	37a0      	adds	r7, #160	; 0xa0
 800117c:	46bd      	mov	sp, r7
 800117e:	bdb0      	pop	{r4, r5, r7, pc}
 8001180:	080124a4 	.word	0x080124a4
 8001184:	41490000 	.word	0x41490000
 8001188:	3ff00000 	.word	0x3ff00000
 800118c:	40490000 	.word	0x40490000
 8001190:	40001800 	.word	0x40001800
 8001194:	40023800 	.word	0x40023800
 8001198:	40000400 	.word	0x40000400
 800119c:	40000800 	.word	0x40000800
 80011a0:	40340000 	.word	0x40340000
 80011a4:	20000214 	.word	0x20000214
 80011a8:	40066666 	.word	0x40066666

080011ac <SERVO_MoveTo>:

/* Moves A Specific Motor To A Specific Degree That Can Be Float Number */
void SERVO_MoveTo(uint16_t au16_SERVO_Instance, float af_Angle)
{
 80011ac:	b5b0      	push	{r4, r5, r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	ed87 0a00 	vstr	s0, [r7]
 80011b8:	80fb      	strh	r3, [r7, #6]
	uint16_t au16_Pulse = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	81fb      	strh	r3, [r7, #14]

	au16_Pulse = ((af_Angle*(gs_SERVO_info[au16_SERVO_Instance].Period_Max - gs_SERVO_info[au16_SERVO_Instance].Period_Min))/180.0)
 80011be:	88fb      	ldrh	r3, [r7, #6]
 80011c0:	4a1f      	ldr	r2, [pc, #124]	; (8001240 <SERVO_MoveTo+0x94>)
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	4413      	add	r3, r2
 80011c6:	885b      	ldrh	r3, [r3, #2]
 80011c8:	4619      	mov	r1, r3
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	4a1c      	ldr	r2, [pc, #112]	; (8001240 <SERVO_MoveTo+0x94>)
 80011ce:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80011d2:	1acb      	subs	r3, r1, r3
 80011d4:	ee07 3a90 	vmov	s15, r3
 80011d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011dc:	edd7 7a00 	vldr	s15, [r7]
 80011e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011e4:	ee17 0a90 	vmov	r0, s15
 80011e8:	f7ff f972 	bl	80004d0 <__aeabi_f2d>
 80011ec:	f04f 0200 	mov.w	r2, #0
 80011f0:	4b14      	ldr	r3, [pc, #80]	; (8001244 <SERVO_MoveTo+0x98>)
 80011f2:	f7ff faef 	bl	80007d4 <__aeabi_ddiv>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4614      	mov	r4, r2
 80011fc:	461d      	mov	r5, r3
			+ gs_SERVO_info[au16_SERVO_Instance].Period_Min;
 80011fe:	88fb      	ldrh	r3, [r7, #6]
 8001200:	4a0f      	ldr	r2, [pc, #60]	; (8001240 <SERVO_MoveTo+0x94>)
 8001202:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff f950 	bl	80004ac <__aeabi_i2d>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4620      	mov	r0, r4
 8001212:	4629      	mov	r1, r5
 8001214:	f7fe fffe 	bl	8000214 <__adddf3>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
	au16_Pulse = ((af_Angle*(gs_SERVO_info[au16_SERVO_Instance].Period_Max - gs_SERVO_info[au16_SERVO_Instance].Period_Min))/180.0)
 800121c:	4610      	mov	r0, r2
 800121e:	4619      	mov	r1, r3
 8001220:	f7ff fc48 	bl	8000ab4 <__aeabi_d2uiz>
 8001224:	4603      	mov	r3, r0
 8001226:	81fb      	strh	r3, [r7, #14]

	*(SERVO_CfgParam[au16_SERVO_Instance].TIM_CCRx) = au16_Pulse;
 8001228:	88fb      	ldrh	r3, [r7, #6]
 800122a:	4a07      	ldr	r2, [pc, #28]	; (8001248 <SERVO_MoveTo+0x9c>)
 800122c:	015b      	lsls	r3, r3, #5
 800122e:	4413      	add	r3, r2
 8001230:	330c      	adds	r3, #12
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	89fa      	ldrh	r2, [r7, #14]
 8001236:	601a      	str	r2, [r3, #0]
}
 8001238:	bf00      	nop
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bdb0      	pop	{r4, r5, r7, pc}
 8001240:	20000214 	.word	0x20000214
 8001244:	40668000 	.word	0x40668000
 8001248:	080124a4 	.word	0x080124a4

0800124c <HAL_UART_RxCpltCallback>:
void Kapukbol_iranyok(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
	olvasok = true;
 8001254:	4b2a      	ldr	r3, [pc, #168]	; (8001300 <HAL_UART_RxCpltCallback+0xb4>)
 8001256:	2201      	movs	r2, #1
 8001258:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1, &temp_radio, 1);
 800125a:	2201      	movs	r2, #1
 800125c:	4929      	ldr	r1, [pc, #164]	; (8001304 <HAL_UART_RxCpltCallback+0xb8>)
 800125e:	482a      	ldr	r0, [pc, #168]	; (8001308 <HAL_UART_RxCpltCallback+0xbc>)
 8001260:	f00a fc5a 	bl	800bb18 <HAL_UART_Receive_IT>
	if(temp_radio == 0x30)
 8001264:	4b27      	ldr	r3, [pc, #156]	; (8001304 <HAL_UART_RxCpltCallback+0xb8>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b30      	cmp	r3, #48	; 0x30
 800126a:	d102      	bne.n	8001272 <HAL_UART_RxCpltCallback+0x26>
		letsGo = true;
 800126c:	4b27      	ldr	r3, [pc, #156]	; (800130c <HAL_UART_RxCpltCallback+0xc0>)
 800126e:	2201      	movs	r2, #1
 8001270:	701a      	strb	r2, [r3, #0]
	if(temp_radio < 0x60 && 0x40 < temp_radio) {
 8001272:	4b24      	ldr	r3, [pc, #144]	; (8001304 <HAL_UART_RxCpltCallback+0xb8>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b5f      	cmp	r3, #95	; 0x5f
 8001278:	d824      	bhi.n	80012c4 <HAL_UART_RxCpltCallback+0x78>
 800127a:	4b22      	ldr	r3, [pc, #136]	; (8001304 <HAL_UART_RxCpltCallback+0xb8>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b40      	cmp	r3, #64	; 0x40
 8001280:	d920      	bls.n	80012c4 <HAL_UART_RxCpltCallback+0x78>
		if(temp_radio != kapuk[0]) {
 8001282:	4b23      	ldr	r3, [pc, #140]	; (8001310 <HAL_UART_RxCpltCallback+0xc4>)
 8001284:	781a      	ldrb	r2, [r3, #0]
 8001286:	4b1f      	ldr	r3, [pc, #124]	; (8001304 <HAL_UART_RxCpltCallback+0xb8>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	429a      	cmp	r2, r3
 800128c:	d006      	beq.n	800129c <HAL_UART_RxCpltCallback+0x50>
			uj_kapu = true;
 800128e:	4b21      	ldr	r3, [pc, #132]	; (8001314 <HAL_UART_RxCpltCallback+0xc8>)
 8001290:	2201      	movs	r2, #1
 8001292:	701a      	strb	r2, [r3, #0]
			letsGo = true;
 8001294:	4b1d      	ldr	r3, [pc, #116]	; (800130c <HAL_UART_RxCpltCallback+0xc0>)
 8001296:	2201      	movs	r2, #1
 8001298:	701a      	strb	r2, [r3, #0]
 800129a:	e002      	b.n	80012a2 <HAL_UART_RxCpltCallback+0x56>
		} else {
			uj_kapu = false;
 800129c:	4b1d      	ldr	r3, [pc, #116]	; (8001314 <HAL_UART_RxCpltCallback+0xc8>)
 800129e:	2200      	movs	r2, #0
 80012a0:	701a      	strb	r2, [r3, #0]
		}
		radio_i = 0;
 80012a2:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <HAL_UART_RxCpltCallback+0xcc>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
		for(int j=0; j < 6; j++)
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	e007      	b.n	80012be <HAL_UART_RxCpltCallback+0x72>
			kapuk[j] = '-';
 80012ae:	4a18      	ldr	r2, [pc, #96]	; (8001310 <HAL_UART_RxCpltCallback+0xc4>)
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4413      	add	r3, r2
 80012b4:	222d      	movs	r2, #45	; 0x2d
 80012b6:	701a      	strb	r2, [r3, #0]
		for(int j=0; j < 6; j++)
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	3301      	adds	r3, #1
 80012bc:	60fb      	str	r3, [r7, #12]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	2b05      	cmp	r3, #5
 80012c2:	ddf4      	ble.n	80012ae <HAL_UART_RxCpltCallback+0x62>
	}
	kapuk[radio_i] = temp_radio;
 80012c4:	4b14      	ldr	r3, [pc, #80]	; (8001318 <HAL_UART_RxCpltCallback+0xcc>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <HAL_UART_RxCpltCallback+0xb8>)
 80012cc:	7819      	ldrb	r1, [r3, #0]
 80012ce:	4b10      	ldr	r3, [pc, #64]	; (8001310 <HAL_UART_RxCpltCallback+0xc4>)
 80012d0:	5499      	strb	r1, [r3, r2]
	radio_i++;
 80012d2:	4b11      	ldr	r3, [pc, #68]	; (8001318 <HAL_UART_RxCpltCallback+0xcc>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	3301      	adds	r3, #1
 80012d8:	b2da      	uxtb	r2, r3
 80012da:	4b0f      	ldr	r3, [pc, #60]	; (8001318 <HAL_UART_RxCpltCallback+0xcc>)
 80012dc:	701a      	strb	r2, [r3, #0]

	if(uj_kapu == true && temp_radio == '\n') {
 80012de:	4b0d      	ldr	r3, [pc, #52]	; (8001314 <HAL_UART_RxCpltCallback+0xc8>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d005      	beq.n	80012f2 <HAL_UART_RxCpltCallback+0xa6>
 80012e6:	4b07      	ldr	r3, [pc, #28]	; (8001304 <HAL_UART_RxCpltCallback+0xb8>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b0a      	cmp	r3, #10
 80012ec:	d101      	bne.n	80012f2 <HAL_UART_RxCpltCallback+0xa6>
		Kapukbol_iranyok();
 80012ee:	f002 fa19 	bl	8003724 <Kapukbol_iranyok>
	}
	olvasok = false;
 80012f2:	4b03      	ldr	r3, [pc, #12]	; (8001300 <HAL_UART_RxCpltCallback+0xb4>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	701a      	strb	r2, [r3, #0]
			bluetooth_flag = 1;
		bluetooth_str1[bluetooth_a] = bluetooth_rx;
		bluetooth_a++;
	}
	HAL_UART_Receive(&huart2, &bluetooth_rx, 1, 5000);*/
}
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000295 	.word	0x20000295
 8001304:	2000015e 	.word	0x2000015e
 8001308:	20000594 	.word	0x20000594
 800130c:	20000290 	.word	0x20000290
 8001310:	20000158 	.word	0x20000158
 8001314:	20000292 	.word	0x20000292
 8001318:	20000291 	.word	0x20000291

0800131c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]

	if (olvasok == false) {
 8001324:	4b17      	ldr	r3, [pc, #92]	; (8001384 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	f083 0301 	eor.w	r3, r3, #1
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2b00      	cmp	r3, #0
 8001330:	d023      	beq.n	800137a <HAL_TIM_PeriodElapsedCallback+0x5e>
		if (htim == &htim2) {
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a14      	ldr	r2, [pc, #80]	; (8001388 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d11f      	bne.n	800137a <HAL_TIM_PeriodElapsedCallback+0x5e>
			timer_counter += 1;
 800133a:	4b14      	ldr	r3, [pc, #80]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	3301      	adds	r3, #1
 8001340:	b2da      	uxtb	r2, r3
 8001342:	4b12      	ldr	r3, [pc, #72]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001344:	701a      	strb	r2, [r3, #0]
			if(9 < timer_counter) {
 8001346:	4b11      	ldr	r3, [pc, #68]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b09      	cmp	r3, #9
 800134c:	d915      	bls.n	800137a <HAL_TIM_PeriodElapsedCallback+0x5e>
				Vonalas_tombok_torlese();
 800134e:	f001 fb5b 	bl	8002a08 <Vonalas_tombok_torlese>
				Vonalszenzor_operal(vonal_eredmeny_h, vonal_eredmeny_e);
 8001352:	490f      	ldr	r1, [pc, #60]	; (8001390 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001354:	480f      	ldr	r0, [pc, #60]	; (8001394 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001356:	f000 fee1 	bl	800211c <Vonalszenzor_operal>
				Vonalas_tombok_feltoltese();
 800135a:	f001 fbab 	bl	8002ab4 <Vonalas_tombok_feltoltese>
				Irany_valaszto();
 800135e:	f001 fcd3 	bl	8002d08 <Irany_valaszto>
				Kovetendo_vonal_valaszto(&vonal_kovetni_e, &vonal_kovetni_h, aktualis_irany);
 8001362:	4b0d      	ldr	r3, [pc, #52]	; (8001398 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	461a      	mov	r2, r3
 8001368:	490c      	ldr	r1, [pc, #48]	; (800139c <HAL_TIM_PeriodElapsedCallback+0x80>)
 800136a:	480d      	ldr	r0, [pc, #52]	; (80013a0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800136c:	f001 fdb4 	bl	8002ed8 <Kovetendo_vonal_valaszto>
				Szervo_szog_beallit();
 8001370:	f002 f826 	bl	80033c0 <Szervo_szog_beallit>
				timer_counter = 0;
 8001374:	4b05      	ldr	r3, [pc, #20]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001376:	2200      	movs	r2, #0
 8001378:	701a      	strb	r2, [r3, #0]
			bluetooth_i++;
			bluetooth_len = strlen(bluetooth_buffer);
			//HAL_UART_Transmit(&huart2, bluetooth_buffer, bluetooth_len, 100);*/
		}
	}
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000295 	.word	0x20000295
 8001388:	20001778 	.word	0x20001778
 800138c:	20000294 	.word	0x20000294
 8001390:	20000240 	.word	0x20000240
 8001394:	2000021c 	.word	0x2000021c
 8001398:	2000013d 	.word	0x2000013d
 800139c:	20000268 	.word	0x20000268
 80013a0:	20000270 	.word	0x20000270

080013a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 80013aa:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint8_t tavolsag1_buff[50];
	VL53L1_RangingMeasurementData_t RangingData;
	VL53L1_Dev_t vl53l1_c; // center module
	VL53L1_DEV Dev = &vl53l1_c;
 80013ac:	463b      	mov	r3, r7
 80013ae:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013b2:	f004 f86d 	bl	8005490 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013b6:	f000 f983 	bl	80016c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ba:	f000 fdd3 	bl	8001f64 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013be:	f000 fd87 	bl	8001ed0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80013c2:	f000 f9ef 	bl	80017a4 <MX_I2C1_Init>
  MX_I2C2_Init();
 80013c6:	f000 fa1b 	bl	8001800 <MX_I2C2_Init>
  MX_SPI2_Init();
 80013ca:	f000 faab 	bl	8001924 <MX_SPI2_Init>
  MX_SPI3_Init();
 80013ce:	f000 fadf 	bl	8001990 <MX_SPI3_Init>
  MX_TIM3_Init();
 80013d2:	f000 fb5f 	bl	8001a94 <MX_TIM3_Init>
  MX_TIM4_Init();
 80013d6:	f000 fbb7 	bl	8001b48 <MX_TIM4_Init>
  MX_UART4_Init();
 80013da:	f000 fd25 	bl	8001e28 <MX_UART4_Init>
  MX_TIM8_Init();
 80013de:	f000 fc07 	bl	8001bf0 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 80013e2:	f000 fd4b 	bl	8001e7c <MX_USART1_UART_Init>
  MX_I2C3_Init();
 80013e6:	f000 fa39 	bl	800185c <MX_I2C3_Init>
  MX_TIM12_Init();
 80013ea:	f000 fcad 	bl	8001d48 <MX_TIM12_Init>
  MX_DMA_Init();
 80013ee:	f000 fd99 	bl	8001f24 <MX_DMA_Init>
  MX_TIM2_Init();
 80013f2:	f000 fb03 	bl	80019fc <MX_TIM2_Init>
  MX_SPI1_Init();
 80013f6:	f000 fa5f 	bl	80018b8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	SERVO_Init(SZERVO);
 80013fa:	2000      	movs	r0, #0
 80013fc:	f7ff fd46 	bl	8000e8c <SERVO_Init>
	SERVO_MoveTo(SZERVO, 90);
 8001400:	ed9f 0a9e 	vldr	s0, [pc, #632]	; 800167c <main+0x2d8>
 8001404:	2000      	movs	r0, #0
 8001406:	f7ff fed1 	bl	80011ac <SERVO_MoveTo>
	DC_MOTOR_Init(DC_MOTOR_PWM1);
 800140a:	2000      	movs	r0, #0
 800140c:	f010 fcf2 	bl	8011df4 <DC_MOTOR_Init>
	DC_MOTOR_Init(DC_MOTOR_PWM2);
 8001410:	2001      	movs	r0, #1
 8001412:	f010 fcef 	bl	8011df4 <DC_MOTOR_Init>
	DC_MOTOR_Start(DC_MOTOR_PWM1, 0);
 8001416:	2100      	movs	r1, #0
 8001418:	2000      	movs	r0, #0
 800141a:	f010 fdc1 	bl	8011fa0 <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR_PWM2, 0);
 800141e:	2100      	movs	r1, #0
 8001420:	2001      	movs	r0, #1
 8001422:	f010 fdbd 	bl	8011fa0 <DC_MOTOR_Start>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);		// motvez EN
 8001426:	2201      	movs	r2, #1
 8001428:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800142c:	4894      	ldr	r0, [pc, #592]	; (8001680 <main+0x2dc>)
 800142e:	f005 fa13 	bl	8006858 <HAL_GPIO_WritePin>
	motvez_k = motvez_d / 2;   									//455
 8001432:	4b94      	ldr	r3, [pc, #592]	; (8001684 <main+0x2e0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	0fda      	lsrs	r2, r3, #31
 8001438:	4413      	add	r3, r2
 800143a:	105b      	asrs	r3, r3, #1
 800143c:	461a      	mov	r2, r3
 800143e:	4b92      	ldr	r3, [pc, #584]	; (8001688 <main+0x2e4>)
 8001440:	601a      	str	r2, [r3, #0]

	Vonalszenzor_minta_kuldes(leszed);
 8001442:	4892      	ldr	r0, [pc, #584]	; (800168c <main+0x2e8>)
 8001444:	f001 fab8 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(teszt_minta);		//csak hogy lassuk, hogy bekapcsolt
 8001448:	4891      	ldr	r0, [pc, #580]	; (8001690 <main+0x2ec>)
 800144a:	f001 fab5 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	HAL_Delay(100);
 800144e:	2064      	movs	r0, #100	; 0x64
 8001450:	f004 f890 	bl	8005574 <HAL_Delay>
	Vonalszenzor_minta_kuldes(leszed);
 8001454:	488d      	ldr	r0, [pc, #564]	; (800168c <main+0x2e8>)
 8001456:	f001 faaf 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	//HAL_UART_Receive(&huart2, &bluetooth_rx, 1, 5000);
	HAL_TIM_Base_Start_IT(&htim2);
 800145a:	488e      	ldr	r0, [pc, #568]	; (8001694 <main+0x2f0>)
 800145c:	f008 f95e 	bl	800971c <HAL_TIM_Base_Start_IT>

	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);   //PWM jel start
 8001460:	2104      	movs	r1, #4
 8001462:	488d      	ldr	r0, [pc, #564]	; (8001698 <main+0x2f4>)
 8001464:	f008 fb10 	bl	8009a88 <HAL_TIM_PWM_Start>
	//HAL_TIM_IC_START_IT_(&htim1, TIM_CHANNEL_1);

	//Vonalszenzor inicializacio
	Vonalszenzor_Init();
 8001468:	f000 fe46 	bl	80020f8 <Vonalszenzor_Init>

	Graf_irany_feltolt();
 800146c:	f002 fc88 	bl	8003d80 <Graf_irany_feltolt>
	//Kapukbol_iranyok();
	HAL_UART_Receive_IT(&huart1, &temp_radio, 1);
 8001470:	2201      	movs	r2, #1
 8001472:	498a      	ldr	r1, [pc, #552]	; (800169c <main+0x2f8>)
 8001474:	488a      	ldr	r0, [pc, #552]	; (80016a0 <main+0x2fc>)
 8001476:	f00a fb4f 	bl	800bb18 <HAL_UART_Receive_IT>

	// initialize vl53l1x communication parameters
	Dev->I2cHandle = &hi2c1;
 800147a:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	; 0x3f4
 800147e:	4a89      	ldr	r2, [pc, #548]	; (80016a4 <main+0x300>)
 8001480:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
	Dev->I2cDevAddr = 0x52;
 8001484:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	; 0x3f4
 8001488:	2252      	movs	r2, #82	; 0x52
 800148a:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

	/*** Initialize GPIO expanders ***/
	// Unused GPIO should be configured as outputs to minimize the power consumption
	tavolsag1_buff[0] = 0x14; // GPDR (GPIO set direction register)
 800148e:	2314      	movs	r3, #20
 8001490:	f887 33c0 	strb.w	r3, [r7, #960]	; 0x3c0
	tavolsag1_buff[1] = 0xFF; // GPIO_0 - GPIO_7
 8001494:	23ff      	movs	r3, #255	; 0xff
 8001496:	f887 33c1 	strb.w	r3, [r7, #961]	; 0x3c1
	tavolsag1_buff[2] = 0xFF; // GPIO_8 - GPIO_15
 800149a:	23ff      	movs	r3, #255	; 0xff
 800149c:	f887 33c2 	strb.w	r3, [r7, #962]	; 0x3c2
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 3, 0xFFFF );
 80014a0:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 80014a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014a8:	9300      	str	r3, [sp, #0]
 80014aa:	2303      	movs	r3, #3
 80014ac:	2184      	movs	r1, #132	; 0x84
 80014ae:	487d      	ldr	r0, [pc, #500]	; (80016a4 <main+0x300>)
 80014b0:	f005 fbe8 	bl	8006c84 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_2_ADDR, tavolsag1_buff, 3, 0xFFFF );
 80014b4:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 80014b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	2303      	movs	r3, #3
 80014c0:	2186      	movs	r1, #134	; 0x86
 80014c2:	4878      	ldr	r0, [pc, #480]	; (80016a4 <main+0x300>)
 80014c4:	f005 fbde 	bl	8006c84 <HAL_I2C_Master_Transmit>

	// clear XSHUT (disable center module) -> expander 1, GPIO_15
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state register)
 80014c8:	2313      	movs	r3, #19
 80014ca:	f887 33c0 	strb.w	r3, [r7, #960]	; 0x3c0
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 80014ce:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 80014d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	2301      	movs	r3, #1
 80014da:	2184      	movs	r1, #132	; 0x84
 80014dc:	4871      	ldr	r0, [pc, #452]	; (80016a4 <main+0x300>)
 80014de:	f005 fbd1 	bl	8006c84 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 80014e2:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 80014e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	2301      	movs	r3, #1
 80014ee:	2184      	movs	r1, #132	; 0x84
 80014f0:	486c      	ldr	r0, [pc, #432]	; (80016a4 <main+0x300>)
 80014f2:	f005 fcc5 	bl	8006e80 <HAL_I2C_Master_Receive>
	tavolsag1_buff[1] = tavolsag1_buff[0] & ~( 1 << ( 15 - 8 ) ); // clear GPIO_15
 80014f6:	f897 33c0 	ldrb.w	r3, [r7, #960]	; 0x3c0
 80014fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	f887 33c1 	strb.w	r3, [r7, #961]	; 0x3c1
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state register)
 8001504:	2313      	movs	r3, #19
 8001506:	f887 33c0 	strb.w	r3, [r7, #960]	; 0x3c0
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 2, 0xFFFF );
 800150a:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 800150e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	2302      	movs	r3, #2
 8001516:	2184      	movs	r1, #132	; 0x84
 8001518:	4862      	ldr	r0, [pc, #392]	; (80016a4 <main+0x300>)
 800151a:	f005 fbb3 	bl	8006c84 <HAL_I2C_Master_Transmit>

	HAL_Delay( 2 ); // 2ms reset time
 800151e:	2002      	movs	r0, #2
 8001520:	f004 f828 	bl	8005574 <HAL_Delay>

	// set XSHUT (enable center module) -> expander 1, GPIO_15
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state)
 8001524:	2313      	movs	r3, #19
 8001526:	f887 33c0 	strb.w	r3, [r7, #960]	; 0x3c0
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 800152a:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 800152e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	2301      	movs	r3, #1
 8001536:	2184      	movs	r1, #132	; 0x84
 8001538:	485a      	ldr	r0, [pc, #360]	; (80016a4 <main+0x300>)
 800153a:	f005 fba3 	bl	8006c84 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 800153e:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 8001542:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	2301      	movs	r3, #1
 800154a:	2184      	movs	r1, #132	; 0x84
 800154c:	4855      	ldr	r0, [pc, #340]	; (80016a4 <main+0x300>)
 800154e:	f005 fc97 	bl	8006e80 <HAL_I2C_Master_Receive>
	tavolsag1_buff[1] = tavolsag1_buff[0] | ( 1 << ( 15 - 8 ) ); // set GPIO_15
 8001552:	f897 33c0 	ldrb.w	r3, [r7, #960]	; 0x3c0
 8001556:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800155a:	b2db      	uxtb	r3, r3
 800155c:	f887 33c1 	strb.w	r3, [r7, #961]	; 0x3c1
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state register)
 8001560:	2313      	movs	r3, #19
 8001562:	f887 33c0 	strb.w	r3, [r7, #960]	; 0x3c0
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 2, 0xFFFF );
 8001566:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 800156a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	2302      	movs	r3, #2
 8001572:	2184      	movs	r1, #132	; 0x84
 8001574:	484b      	ldr	r0, [pc, #300]	; (80016a4 <main+0x300>)
 8001576:	f005 fb85 	bl	8006c84 <HAL_I2C_Master_Transmit>

	HAL_Delay( 2 );
 800157a:	2002      	movs	r0, #2
 800157c:	f003 fffa 	bl	8005574 <HAL_Delay>

	/*** VL53L1X Initialization ***/
	VL53L1_WaitDeviceBooted( Dev );
 8001580:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 8001584:	f00b f9dc 	bl	800c940 <VL53L1_WaitDeviceBooted>
	VL53L1_DataInit( Dev );
 8001588:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 800158c:	f00b f980 	bl	800c890 <VL53L1_DataInit>
	VL53L1_StaticInit( Dev );
 8001590:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 8001594:	f00b f9b5 	bl	800c902 <VL53L1_StaticInit>
	VL53L1_SetDistanceMode( Dev, VL53L1_DISTANCEMODE_LONG );
 8001598:	2103      	movs	r1, #3
 800159a:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 800159e:	f00b fb01 	bl	800cba4 <VL53L1_SetDistanceMode>
	VL53L1_SetMeasurementTimingBudgetMicroSeconds( Dev, 50000 );
 80015a2:	f24c 3150 	movw	r1, #50000	; 0xc350
 80015a6:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 80015aa:	f00b fb71 	bl	800cc90 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
	VL53L1_SetInterMeasurementPeriodMilliSeconds( Dev, 500 );
 80015ae:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80015b2:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 80015b6:	f00b fcf7 	bl	800cfa8 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
	VL53L1_StartMeasurement( Dev );
 80015ba:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 80015be:	f00b fe31 	bl	800d224 <VL53L1_StartMeasurement>
		//uint8_t Test[] = "Hello World\r\n"; //Data to send
		/*int size = sizeof(minta1);
		HAL_UART_Transmit(&huart2, minta1, size, 100);// Sending in normal mode
		HAL_Delay(1000);*/

		VL53L1_WaitMeasurementDataReady( Dev );
 80015c2:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 80015c6:	f00b feaf 	bl	800d328 <VL53L1_WaitMeasurementDataReady>
		VL53L1_GetRangingMeasurementData( Dev, &RangingData );
 80015ca:	f507 7369 	add.w	r3, r7, #932	; 0x3a4
 80015ce:	4619      	mov	r1, r3
 80015d0:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 80015d4:	f00c f864 	bl	800d6a0 <VL53L1_GetRangingMeasurementData>
		/*sprintf( (char*)buff, "%d, %d, %.2f, %.2f\n\r", RangingData.RangeStatus, RangingData.RangeMilliMeter,
				 ( RangingData.SignalRateRtnMegaCps / 65536.0 ), RangingData.AmbientRateRtnMegaCps / 65336.0 );
		HAL_UART_Transmit( &huart2, buff, strlen( (char*)buff ), 0xFFFF );*/
		VL53L1_ClearInterruptAndStartMeasurement( Dev );
 80015d8:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 80015dc:	f00b fe8e 	bl	800d2fc <VL53L1_ClearInterruptAndStartMeasurement>

		if (btnEnable == 1) {
 80015e0:	4b31      	ldr	r3, [pc, #196]	; (80016a8 <main+0x304>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d128      	bne.n	800163a <main+0x296>
			if (motvezEnable == 1) {
 80015e8:	4b30      	ldr	r3, [pc, #192]	; (80016ac <main+0x308>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d1e8      	bne.n	80015c2 <main+0x21e>
				if(8 < sotetek) {
					motvez_k = motvez_d / 2;
					tolatas = true;
					kormanyzas_agresszivitas = 0.7;
				}*/
				if(letsGo == true){
 80015f0:	4b2f      	ldr	r3, [pc, #188]	; (80016b0 <main+0x30c>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d00c      	beq.n	8001612 <main+0x26e>
					if(tolatas == true) {
 80015f8:	4b2e      	ldr	r3, [pc, #184]	; (80016b4 <main+0x310>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d004      	beq.n	800160a <main+0x266>
						motvez_k = 570;
 8001600:	4b21      	ldr	r3, [pc, #132]	; (8001688 <main+0x2e4>)
 8001602:	f240 223a 	movw	r2, #570	; 0x23a
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	e003      	b.n	8001612 <main+0x26e>
					} else {
						motvez_k = 445;
 800160a:	4b1f      	ldr	r3, [pc, #124]	; (8001688 <main+0x2e4>)
 800160c:	f240 12bd 	movw	r2, #445	; 0x1bd
 8001610:	601a      	str	r2, [r3, #0]
					}
				}
				//if (motvez_d /2 > motvez_k) {							// motvez_d / 2 -nel nagyobb a hatramenet, pl. 900: gyors tolats
					DC_MOTOR_Set_Speed(DC_MOTOR_PWM1, motvez_k); 		// ha pwm1 nagyobb, hatramenet
 8001612:	4b1d      	ldr	r3, [pc, #116]	; (8001688 <main+0x2e4>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	b29b      	uxth	r3, r3
 8001618:	4619      	mov	r1, r3
 800161a:	2000      	movs	r0, #0
 800161c:	f010 fd1c 	bl	8012058 <DC_MOTOR_Set_Speed>
					DC_MOTOR_Set_Speed(DC_MOTOR_PWM2, motvez_d - motvez_k);
 8001620:	4b18      	ldr	r3, [pc, #96]	; (8001684 <main+0x2e0>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	b29a      	uxth	r2, r3
 8001626:	4b18      	ldr	r3, [pc, #96]	; (8001688 <main+0x2e4>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	b29b      	uxth	r3, r3
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	b29b      	uxth	r3, r3
 8001630:	4619      	mov	r1, r3
 8001632:	2001      	movs	r0, #1
 8001634:	f010 fd10 	bl	8012058 <DC_MOTOR_Set_Speed>
 8001638:	e7c3      	b.n	80015c2 <main+0x21e>
				//}
			}
		} else {
			veretesi_cnt = 0;
 800163a:	4b1f      	ldr	r3, [pc, #124]	; (80016b8 <main+0x314>)
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
			fekezes_cnt = 0;
 8001640:	4b1e      	ldr	r3, [pc, #120]	; (80016bc <main+0x318>)
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
			//SERVO_MoveTo(SZERVO, 90);
			DC_MOTOR_Set_Speed(DC_MOTOR_PWM1, motvez_d / 2);	// ez a ketto a megallas
 8001646:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <main+0x2e0>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	0fda      	lsrs	r2, r3, #31
 800164c:	4413      	add	r3, r2
 800164e:	105b      	asrs	r3, r3, #1
 8001650:	b29b      	uxth	r3, r3
 8001652:	4619      	mov	r1, r3
 8001654:	2000      	movs	r0, #0
 8001656:	f010 fcff 	bl	8012058 <DC_MOTOR_Set_Speed>
			DC_MOTOR_Set_Speed(DC_MOTOR_PWM2, motvez_d - (motvez_d / 2));
 800165a:	4b0a      	ldr	r3, [pc, #40]	; (8001684 <main+0x2e0>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	0fda      	lsrs	r2, r3, #31
 8001660:	4413      	add	r3, r2
 8001662:	105b      	asrs	r3, r3, #1
 8001664:	425b      	negs	r3, r3
 8001666:	b29a      	uxth	r2, r3
 8001668:	4b06      	ldr	r3, [pc, #24]	; (8001684 <main+0x2e0>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	b29b      	uxth	r3, r3
 800166e:	4413      	add	r3, r2
 8001670:	b29b      	uxth	r3, r3
 8001672:	4619      	mov	r1, r3
 8001674:	2001      	movs	r0, #1
 8001676:	f010 fcef 	bl	8012058 <DC_MOTOR_Set_Speed>
		VL53L1_WaitMeasurementDataReady( Dev );
 800167a:	e7a2      	b.n	80015c2 <main+0x21e>
 800167c:	42b40000 	.word	0x42b40000
 8001680:	40020400 	.word	0x40020400
 8001684:	20000150 	.word	0x20000150
 8001688:	20000154 	.word	0x20000154
 800168c:	20000004 	.word	0x20000004
 8001690:	2000000c 	.word	0x2000000c
 8001694:	20001778 	.word	0x20001778
 8001698:	20001804 	.word	0x20001804
 800169c:	2000015e 	.word	0x2000015e
 80016a0:	20000594 	.word	0x20000594
 80016a4:	200003ec 	.word	0x200003ec
 80016a8:	20000218 	.word	0x20000218
 80016ac:	20000001 	.word	0x20000001
 80016b0:	20000290 	.word	0x20000290
 80016b4:	2000027c 	.word	0x2000027c
 80016b8:	20000288 	.word	0x20000288
 80016bc:	2000028c 	.word	0x2000028c

080016c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b094      	sub	sp, #80	; 0x50
 80016c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016c6:	f107 031c 	add.w	r3, r7, #28
 80016ca:	2234      	movs	r2, #52	; 0x34
 80016cc:	2100      	movs	r1, #0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f010 fd80 	bl	80121d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d4:	f107 0308 	add.w	r3, r7, #8
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e4:	2300      	movs	r3, #0
 80016e6:	607b      	str	r3, [r7, #4]
 80016e8:	4b2c      	ldr	r3, [pc, #176]	; (800179c <SystemClock_Config+0xdc>)
 80016ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ec:	4a2b      	ldr	r2, [pc, #172]	; (800179c <SystemClock_Config+0xdc>)
 80016ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016f2:	6413      	str	r3, [r2, #64]	; 0x40
 80016f4:	4b29      	ldr	r3, [pc, #164]	; (800179c <SystemClock_Config+0xdc>)
 80016f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016fc:	607b      	str	r3, [r7, #4]
 80016fe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001700:	2300      	movs	r3, #0
 8001702:	603b      	str	r3, [r7, #0]
 8001704:	4b26      	ldr	r3, [pc, #152]	; (80017a0 <SystemClock_Config+0xe0>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a25      	ldr	r2, [pc, #148]	; (80017a0 <SystemClock_Config+0xe0>)
 800170a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800170e:	6013      	str	r3, [r2, #0]
 8001710:	4b23      	ldr	r3, [pc, #140]	; (80017a0 <SystemClock_Config+0xe0>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001718:	603b      	str	r3, [r7, #0]
 800171a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800171c:	2301      	movs	r3, #1
 800171e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001720:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001724:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001726:	2302      	movs	r3, #2
 8001728:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800172a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800172e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001730:	2304      	movs	r3, #4
 8001732:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001734:	23b4      	movs	r3, #180	; 0xb4
 8001736:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001738:	2302      	movs	r3, #2
 800173a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800173c:	2302      	movs	r3, #2
 800173e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001740:	2302      	movs	r3, #2
 8001742:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001744:	f107 031c 	add.w	r3, r7, #28
 8001748:	4618      	mov	r0, r3
 800174a:	f006 fcc9 	bl	80080e0 <HAL_RCC_OscConfig>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001754:	f003 f920 	bl	8004998 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001758:	f006 f8e6 	bl	8007928 <HAL_PWREx_EnableOverDrive>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001762:	f003 f919 	bl	8004998 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001766:	230f      	movs	r3, #15
 8001768:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800176a:	2302      	movs	r3, #2
 800176c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800176e:	2300      	movs	r3, #0
 8001770:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001772:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001776:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001778:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800177c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800177e:	f107 0308 	add.w	r3, r7, #8
 8001782:	2105      	movs	r1, #5
 8001784:	4618      	mov	r0, r3
 8001786:	f006 f91f 	bl	80079c8 <HAL_RCC_ClockConfig>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001790:	f003 f902 	bl	8004998 <Error_Handler>
  }
}
 8001794:	bf00      	nop
 8001796:	3750      	adds	r7, #80	; 0x50
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40023800 	.word	0x40023800
 80017a0:	40007000 	.word	0x40007000

080017a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <MX_I2C1_Init+0x50>)
 80017aa:	4a13      	ldr	r2, [pc, #76]	; (80017f8 <MX_I2C1_Init+0x54>)
 80017ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017ae:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <MX_I2C1_Init+0x50>)
 80017b0:	4a12      	ldr	r2, [pc, #72]	; (80017fc <MX_I2C1_Init+0x58>)
 80017b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017b4:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <MX_I2C1_Init+0x50>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <MX_I2C1_Init+0x50>)
 80017bc:	2200      	movs	r2, #0
 80017be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017c0:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <MX_I2C1_Init+0x50>)
 80017c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017c8:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <MX_I2C1_Init+0x50>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017ce:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <MX_I2C1_Init+0x50>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017d4:	4b07      	ldr	r3, [pc, #28]	; (80017f4 <MX_I2C1_Init+0x50>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017da:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <MX_I2C1_Init+0x50>)
 80017dc:	2200      	movs	r2, #0
 80017de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017e0:	4804      	ldr	r0, [pc, #16]	; (80017f4 <MX_I2C1_Init+0x50>)
 80017e2:	f005 f883 	bl	80068ec <HAL_I2C_Init>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017ec:	f003 f8d4 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017f0:	bf00      	nop
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	200003ec 	.word	0x200003ec
 80017f8:	40005400 	.word	0x40005400
 80017fc:	000186a0 	.word	0x000186a0

08001800 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001804:	4b12      	ldr	r3, [pc, #72]	; (8001850 <MX_I2C2_Init+0x50>)
 8001806:	4a13      	ldr	r2, [pc, #76]	; (8001854 <MX_I2C2_Init+0x54>)
 8001808:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800180a:	4b11      	ldr	r3, [pc, #68]	; (8001850 <MX_I2C2_Init+0x50>)
 800180c:	4a12      	ldr	r2, [pc, #72]	; (8001858 <MX_I2C2_Init+0x58>)
 800180e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001810:	4b0f      	ldr	r3, [pc, #60]	; (8001850 <MX_I2C2_Init+0x50>)
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001816:	4b0e      	ldr	r3, [pc, #56]	; (8001850 <MX_I2C2_Init+0x50>)
 8001818:	2200      	movs	r2, #0
 800181a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800181c:	4b0c      	ldr	r3, [pc, #48]	; (8001850 <MX_I2C2_Init+0x50>)
 800181e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001822:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001824:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <MX_I2C2_Init+0x50>)
 8001826:	2200      	movs	r2, #0
 8001828:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800182a:	4b09      	ldr	r3, [pc, #36]	; (8001850 <MX_I2C2_Init+0x50>)
 800182c:	2200      	movs	r2, #0
 800182e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001830:	4b07      	ldr	r3, [pc, #28]	; (8001850 <MX_I2C2_Init+0x50>)
 8001832:	2200      	movs	r2, #0
 8001834:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001836:	4b06      	ldr	r3, [pc, #24]	; (8001850 <MX_I2C2_Init+0x50>)
 8001838:	2200      	movs	r2, #0
 800183a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800183c:	4804      	ldr	r0, [pc, #16]	; (8001850 <MX_I2C2_Init+0x50>)
 800183e:	f005 f855 	bl	80068ec <HAL_I2C_Init>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001848:	f003 f8a6 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}
 8001850:	20000440 	.word	0x20000440
 8001854:	40005800 	.word	0x40005800
 8001858:	000186a0 	.word	0x000186a0

0800185c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001860:	4b12      	ldr	r3, [pc, #72]	; (80018ac <MX_I2C3_Init+0x50>)
 8001862:	4a13      	ldr	r2, [pc, #76]	; (80018b0 <MX_I2C3_Init+0x54>)
 8001864:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001866:	4b11      	ldr	r3, [pc, #68]	; (80018ac <MX_I2C3_Init+0x50>)
 8001868:	4a12      	ldr	r2, [pc, #72]	; (80018b4 <MX_I2C3_Init+0x58>)
 800186a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800186c:	4b0f      	ldr	r3, [pc, #60]	; (80018ac <MX_I2C3_Init+0x50>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001872:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <MX_I2C3_Init+0x50>)
 8001874:	2200      	movs	r2, #0
 8001876:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001878:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <MX_I2C3_Init+0x50>)
 800187a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800187e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001880:	4b0a      	ldr	r3, [pc, #40]	; (80018ac <MX_I2C3_Init+0x50>)
 8001882:	2200      	movs	r2, #0
 8001884:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001886:	4b09      	ldr	r3, [pc, #36]	; (80018ac <MX_I2C3_Init+0x50>)
 8001888:	2200      	movs	r2, #0
 800188a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800188c:	4b07      	ldr	r3, [pc, #28]	; (80018ac <MX_I2C3_Init+0x50>)
 800188e:	2200      	movs	r2, #0
 8001890:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001892:	4b06      	ldr	r3, [pc, #24]	; (80018ac <MX_I2C3_Init+0x50>)
 8001894:	2200      	movs	r2, #0
 8001896:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001898:	4804      	ldr	r0, [pc, #16]	; (80018ac <MX_I2C3_Init+0x50>)
 800189a:	f005 f827 	bl	80068ec <HAL_I2C_Init>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80018a4:	f003 f878 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	200002b0 	.word	0x200002b0
 80018b0:	40005c00 	.word	0x40005c00
 80018b4:	000186a0 	.word	0x000186a0

080018b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80018bc:	4b17      	ldr	r3, [pc, #92]	; (800191c <MX_SPI1_Init+0x64>)
 80018be:	4a18      	ldr	r2, [pc, #96]	; (8001920 <MX_SPI1_Init+0x68>)
 80018c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018c2:	4b16      	ldr	r3, [pc, #88]	; (800191c <MX_SPI1_Init+0x64>)
 80018c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018ca:	4b14      	ldr	r3, [pc, #80]	; (800191c <MX_SPI1_Init+0x64>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018d0:	4b12      	ldr	r3, [pc, #72]	; (800191c <MX_SPI1_Init+0x64>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018d6:	4b11      	ldr	r3, [pc, #68]	; (800191c <MX_SPI1_Init+0x64>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018dc:	4b0f      	ldr	r3, [pc, #60]	; (800191c <MX_SPI1_Init+0x64>)
 80018de:	2200      	movs	r2, #0
 80018e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018e2:	4b0e      	ldr	r3, [pc, #56]	; (800191c <MX_SPI1_Init+0x64>)
 80018e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80018ea:	4b0c      	ldr	r3, [pc, #48]	; (800191c <MX_SPI1_Init+0x64>)
 80018ec:	2220      	movs	r2, #32
 80018ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018f0:	4b0a      	ldr	r3, [pc, #40]	; (800191c <MX_SPI1_Init+0x64>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <MX_SPI1_Init+0x64>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018fc:	4b07      	ldr	r3, [pc, #28]	; (800191c <MX_SPI1_Init+0x64>)
 80018fe:	2200      	movs	r2, #0
 8001900:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001902:	4b06      	ldr	r3, [pc, #24]	; (800191c <MX_SPI1_Init+0x64>)
 8001904:	220a      	movs	r2, #10
 8001906:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001908:	4804      	ldr	r0, [pc, #16]	; (800191c <MX_SPI1_Init+0x64>)
 800190a:	f006 ff47 	bl	800879c <HAL_SPI_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001914:	f003 f840 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20001720 	.word	0x20001720
 8001920:	40013000 	.word	0x40013000

08001924 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001928:	4b17      	ldr	r3, [pc, #92]	; (8001988 <MX_SPI2_Init+0x64>)
 800192a:	4a18      	ldr	r2, [pc, #96]	; (800198c <MX_SPI2_Init+0x68>)
 800192c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800192e:	4b16      	ldr	r3, [pc, #88]	; (8001988 <MX_SPI2_Init+0x64>)
 8001930:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001934:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001936:	4b14      	ldr	r3, [pc, #80]	; (8001988 <MX_SPI2_Init+0x64>)
 8001938:	2200      	movs	r2, #0
 800193a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800193c:	4b12      	ldr	r3, [pc, #72]	; (8001988 <MX_SPI2_Init+0x64>)
 800193e:	2200      	movs	r2, #0
 8001940:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001942:	4b11      	ldr	r3, [pc, #68]	; (8001988 <MX_SPI2_Init+0x64>)
 8001944:	2200      	movs	r2, #0
 8001946:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001948:	4b0f      	ldr	r3, [pc, #60]	; (8001988 <MX_SPI2_Init+0x64>)
 800194a:	2200      	movs	r2, #0
 800194c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800194e:	4b0e      	ldr	r3, [pc, #56]	; (8001988 <MX_SPI2_Init+0x64>)
 8001950:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001954:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001956:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <MX_SPI2_Init+0x64>)
 8001958:	2218      	movs	r2, #24
 800195a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800195c:	4b0a      	ldr	r3, [pc, #40]	; (8001988 <MX_SPI2_Init+0x64>)
 800195e:	2200      	movs	r2, #0
 8001960:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001962:	4b09      	ldr	r3, [pc, #36]	; (8001988 <MX_SPI2_Init+0x64>)
 8001964:	2200      	movs	r2, #0
 8001966:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001968:	4b07      	ldr	r3, [pc, #28]	; (8001988 <MX_SPI2_Init+0x64>)
 800196a:	2200      	movs	r2, #0
 800196c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800196e:	4b06      	ldr	r3, [pc, #24]	; (8001988 <MX_SPI2_Init+0x64>)
 8001970:	220a      	movs	r2, #10
 8001972:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001974:	4804      	ldr	r0, [pc, #16]	; (8001988 <MX_SPI2_Init+0x64>)
 8001976:	f006 ff11 	bl	800879c <HAL_SPI_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001980:	f003 f80a 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001984:	bf00      	nop
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000304 	.word	0x20000304
 800198c:	40003800 	.word	0x40003800

08001990 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001994:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <MX_SPI3_Init+0x64>)
 8001996:	4a18      	ldr	r2, [pc, #96]	; (80019f8 <MX_SPI3_Init+0x68>)
 8001998:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800199a:	4b16      	ldr	r3, [pc, #88]	; (80019f4 <MX_SPI3_Init+0x64>)
 800199c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019a0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80019a2:	4b14      	ldr	r3, [pc, #80]	; (80019f4 <MX_SPI3_Init+0x64>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <MX_SPI3_Init+0x64>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019ae:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <MX_SPI3_Init+0x64>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019b4:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <MX_SPI3_Init+0x64>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80019ba:	4b0e      	ldr	r3, [pc, #56]	; (80019f4 <MX_SPI3_Init+0x64>)
 80019bc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80019c0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019c2:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <MX_SPI3_Init+0x64>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019c8:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <MX_SPI3_Init+0x64>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80019ce:	4b09      	ldr	r3, [pc, #36]	; (80019f4 <MX_SPI3_Init+0x64>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019d4:	4b07      	ldr	r3, [pc, #28]	; (80019f4 <MX_SPI3_Init+0x64>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80019da:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <MX_SPI3_Init+0x64>)
 80019dc:	220a      	movs	r2, #10
 80019de:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80019e0:	4804      	ldr	r0, [pc, #16]	; (80019f4 <MX_SPI3_Init+0x64>)
 80019e2:	f006 fedb 	bl	800879c <HAL_SPI_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80019ec:	f002 ffd4 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	200004dc 	.word	0x200004dc
 80019f8:	40003c00 	.word	0x40003c00

080019fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a02:	f107 0308 	add.w	r3, r7, #8
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
 8001a0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a10:	463b      	mov	r3, r7
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a18:	4b1d      	ldr	r3, [pc, #116]	; (8001a90 <MX_TIM2_Init+0x94>)
 8001a1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 45-1;
 8001a20:	4b1b      	ldr	r3, [pc, #108]	; (8001a90 <MX_TIM2_Init+0x94>)
 8001a22:	222c      	movs	r2, #44	; 0x2c
 8001a24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a26:	4b1a      	ldr	r3, [pc, #104]	; (8001a90 <MX_TIM2_Init+0x94>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001a2c:	4b18      	ldr	r3, [pc, #96]	; (8001a90 <MX_TIM2_Init+0x94>)
 8001a2e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a34:	4b16      	ldr	r3, [pc, #88]	; (8001a90 <MX_TIM2_Init+0x94>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a3a:	4b15      	ldr	r3, [pc, #84]	; (8001a90 <MX_TIM2_Init+0x94>)
 8001a3c:	2280      	movs	r2, #128	; 0x80
 8001a3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a40:	4813      	ldr	r0, [pc, #76]	; (8001a90 <MX_TIM2_Init+0x94>)
 8001a42:	f007 fd7b 	bl	800953c <HAL_TIM_Base_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001a4c:	f002 ffa4 	bl	8004998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a56:	f107 0308 	add.w	r3, r7, #8
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	480c      	ldr	r0, [pc, #48]	; (8001a90 <MX_TIM2_Init+0x94>)
 8001a5e:	f008 fe23 	bl	800a6a8 <HAL_TIM_ConfigClockSource>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001a68:	f002 ff96 	bl	8004998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a74:	463b      	mov	r3, r7
 8001a76:	4619      	mov	r1, r3
 8001a78:	4805      	ldr	r0, [pc, #20]	; (8001a90 <MX_TIM2_Init+0x94>)
 8001a7a:	f009 fdb5 	bl	800b5e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001a84:	f002 ff88 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a88:	bf00      	nop
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20001778 	.word	0x20001778

08001a94 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08a      	sub	sp, #40	; 0x28
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a9a:	f107 0320 	add.w	r3, r7, #32
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aa4:	1d3b      	adds	r3, r7, #4
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	605a      	str	r2, [r3, #4]
 8001aac:	609a      	str	r2, [r3, #8]
 8001aae:	60da      	str	r2, [r3, #12]
 8001ab0:	611a      	str	r2, [r3, #16]
 8001ab2:	615a      	str	r2, [r3, #20]
 8001ab4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ab6:	4b22      	ldr	r3, [pc, #136]	; (8001b40 <MX_TIM3_Init+0xac>)
 8001ab8:	4a22      	ldr	r2, [pc, #136]	; (8001b44 <MX_TIM3_Init+0xb0>)
 8001aba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001abc:	4b20      	ldr	r3, [pc, #128]	; (8001b40 <MX_TIM3_Init+0xac>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac2:	4b1f      	ldr	r3, [pc, #124]	; (8001b40 <MX_TIM3_Init+0xac>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ac8:	4b1d      	ldr	r3, [pc, #116]	; (8001b40 <MX_TIM3_Init+0xac>)
 8001aca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ace:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad0:	4b1b      	ldr	r3, [pc, #108]	; (8001b40 <MX_TIM3_Init+0xac>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad6:	4b1a      	ldr	r3, [pc, #104]	; (8001b40 <MX_TIM3_Init+0xac>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001adc:	4818      	ldr	r0, [pc, #96]	; (8001b40 <MX_TIM3_Init+0xac>)
 8001ade:	f007 fee3 	bl	80098a8 <HAL_TIM_PWM_Init>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001ae8:	f002 ff56 	bl	8004998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aec:	2300      	movs	r3, #0
 8001aee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af0:	2300      	movs	r3, #0
 8001af2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001af4:	f107 0320 	add.w	r3, r7, #32
 8001af8:	4619      	mov	r1, r3
 8001afa:	4811      	ldr	r0, [pc, #68]	; (8001b40 <MX_TIM3_Init+0xac>)
 8001afc:	f009 fd74 	bl	800b5e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001b06:	f002 ff47 	bl	8004998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b0a:	2360      	movs	r3, #96	; 0x60
 8001b0c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4807      	ldr	r0, [pc, #28]	; (8001b40 <MX_TIM3_Init+0xac>)
 8001b22:	f008 fbe9 	bl	800a2f8 <HAL_TIM_PWM_ConfigChannel>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001b2c:	f002 ff34 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b30:	4803      	ldr	r0, [pc, #12]	; (8001b40 <MX_TIM3_Init+0xac>)
 8001b32:	f003 fa89 	bl	8005048 <HAL_TIM_MspPostInit>

}
 8001b36:	bf00      	nop
 8001b38:	3728      	adds	r7, #40	; 0x28
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000494 	.word	0x20000494
 8001b44:	40000400 	.word	0x40000400

08001b48 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b08c      	sub	sp, #48	; 0x30
 8001b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b4e:	f107 030c 	add.w	r3, r7, #12
 8001b52:	2224      	movs	r2, #36	; 0x24
 8001b54:	2100      	movs	r1, #0
 8001b56:	4618      	mov	r0, r3
 8001b58:	f010 fb3c 	bl	80121d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b5c:	1d3b      	adds	r3, r7, #4
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b64:	4b20      	ldr	r3, [pc, #128]	; (8001be8 <MX_TIM4_Init+0xa0>)
 8001b66:	4a21      	ldr	r2, [pc, #132]	; (8001bec <MX_TIM4_Init+0xa4>)
 8001b68:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b6a:	4b1f      	ldr	r3, [pc, #124]	; (8001be8 <MX_TIM4_Init+0xa0>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b70:	4b1d      	ldr	r3, [pc, #116]	; (8001be8 <MX_TIM4_Init+0xa0>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001b76:	4b1c      	ldr	r3, [pc, #112]	; (8001be8 <MX_TIM4_Init+0xa0>)
 8001b78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b7c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b7e:	4b1a      	ldr	r3, [pc, #104]	; (8001be8 <MX_TIM4_Init+0xa0>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b84:	4b18      	ldr	r3, [pc, #96]	; (8001be8 <MX_TIM4_Init+0xa0>)
 8001b86:	2280      	movs	r2, #128	; 0x80
 8001b88:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b92:	2301      	movs	r3, #1
 8001b94:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b96:	2300      	movs	r3, #0
 8001b98:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001bae:	f107 030c 	add.w	r3, r7, #12
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	480c      	ldr	r0, [pc, #48]	; (8001be8 <MX_TIM4_Init+0xa0>)
 8001bb6:	f008 f8ef 	bl	8009d98 <HAL_TIM_Encoder_Init>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001bc0:	f002 feea 	bl	8004998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bcc:	1d3b      	adds	r3, r7, #4
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4805      	ldr	r0, [pc, #20]	; (8001be8 <MX_TIM4_Init+0xa0>)
 8001bd2:	f009 fd09 	bl	800b5e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001bdc:	f002 fedc 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001be0:	bf00      	nop
 8001be2:	3730      	adds	r7, #48	; 0x30
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	200003a4 	.word	0x200003a4
 8001bec:	40000800 	.word	0x40000800

08001bf0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b096      	sub	sp, #88	; 0x58
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bf6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]
 8001c00:	609a      	str	r2, [r3, #8]
 8001c02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c04:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
 8001c1c:	611a      	str	r2, [r3, #16]
 8001c1e:	615a      	str	r2, [r3, #20]
 8001c20:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	2220      	movs	r2, #32
 8001c26:	2100      	movs	r1, #0
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f010 fad3 	bl	80121d4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c2e:	4b44      	ldr	r3, [pc, #272]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001c30:	4a44      	ldr	r2, [pc, #272]	; (8001d44 <MX_TIM8_Init+0x154>)
 8001c32:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001c34:	4b42      	ldr	r3, [pc, #264]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8001c3a:	4b41      	ldr	r3, [pc, #260]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001c3c:	2260      	movs	r2, #96	; 0x60
 8001c3e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001c40:	4b3f      	ldr	r3, [pc, #252]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001c42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c46:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c48:	4b3d      	ldr	r3, [pc, #244]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 1;
 8001c4e:	4b3c      	ldr	r3, [pc, #240]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c54:	4b3a      	ldr	r3, [pc, #232]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001c5a:	4839      	ldr	r0, [pc, #228]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001c5c:	f007 fc6e 	bl	800953c <HAL_TIM_Base_Init>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001c66:	f002 fe97 	bl	8004998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c6e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001c70:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c74:	4619      	mov	r1, r3
 8001c76:	4832      	ldr	r0, [pc, #200]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001c78:	f008 fd16 	bl	800a6a8 <HAL_TIM_ConfigClockSource>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001c82:	f002 fe89 	bl	8004998 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001c86:	482e      	ldr	r0, [pc, #184]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001c88:	f007 fe0e 	bl	80098a8 <HAL_TIM_PWM_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001c92:	f002 fe81 	bl	8004998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c96:	2300      	movs	r3, #0
 8001c98:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001c9e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4826      	ldr	r0, [pc, #152]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001ca6:	f009 fc9f 	bl	800b5e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001cb0:	f002 fe72 	bl	8004998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cb4:	2360      	movs	r3, #96	; 0x60
 8001cb6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd4:	2204      	movs	r2, #4
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4819      	ldr	r0, [pc, #100]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001cda:	f008 fb0d 	bl	800a2f8 <HAL_TIM_PWM_ConfigChannel>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001ce4:	f002 fe58 	bl	8004998 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ce8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cec:	2208      	movs	r2, #8
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4813      	ldr	r0, [pc, #76]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001cf2:	f008 fb01 	bl	800a2f8 <HAL_TIM_PWM_ConfigChannel>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001cfc:	f002 fe4c 	bl	8004998 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d00:	2300      	movs	r3, #0
 8001d02:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d04:	2300      	movs	r3, #0
 8001d06:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d18:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001d1e:	1d3b      	adds	r3, r7, #4
 8001d20:	4619      	mov	r1, r3
 8001d22:	4807      	ldr	r0, [pc, #28]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001d24:	f009 fd3e 	bl	800b7a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001d2e:	f002 fe33 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

	//Itt kell megivni a DC_MOTOR_Init() -et
  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001d32:	4803      	ldr	r0, [pc, #12]	; (8001d40 <MX_TIM8_Init+0x150>)
 8001d34:	f003 f988 	bl	8005048 <HAL_TIM_MspPostInit>

}
 8001d38:	bf00      	nop
 8001d3a:	3758      	adds	r7, #88	; 0x58
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	2000035c 	.word	0x2000035c
 8001d44:	40010400 	.word	0x40010400

08001d48 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08c      	sub	sp, #48	; 0x30
 8001d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4e:	f107 0320 	add.w	r3, r7, #32
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d5c:	1d3b      	adds	r3, r7, #4
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
 8001d68:	611a      	str	r2, [r3, #16]
 8001d6a:	615a      	str	r2, [r3, #20]
 8001d6c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001d6e:	4b2c      	ldr	r3, [pc, #176]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001d70:	4a2c      	ldr	r2, [pc, #176]	; (8001e24 <MX_TIM12_Init+0xdc>)
 8001d72:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 19;
 8001d74:	4b2a      	ldr	r3, [pc, #168]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001d76:	2213      	movs	r2, #19
 8001d78:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7a:	4b29      	ldr	r3, [pc, #164]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 44999;
 8001d80:	4b27      	ldr	r3, [pc, #156]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001d82:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 8001d86:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d88:	4b25      	ldr	r3, [pc, #148]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d8e:	4b24      	ldr	r3, [pc, #144]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001d90:	2280      	movs	r2, #128	; 0x80
 8001d92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001d94:	4822      	ldr	r0, [pc, #136]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001d96:	f007 fbd1 	bl	800953c <HAL_TIM_Base_Init>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001da0:	f002 fdfa 	bl	8004998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001da8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001daa:	f107 0320 	add.w	r3, r7, #32
 8001dae:	4619      	mov	r1, r3
 8001db0:	481b      	ldr	r0, [pc, #108]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001db2:	f008 fc79 	bl	800a6a8 <HAL_TIM_ConfigClockSource>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001dbc:	f002 fdec 	bl	8004998 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001dc0:	4817      	ldr	r0, [pc, #92]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001dc2:	f007 fd71 	bl	80098a8 <HAL_TIM_PWM_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001dcc:	f002 fde4 	bl	8004998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dd0:	2360      	movs	r3, #96	; 0x60
 8001dd2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001de0:	1d3b      	adds	r3, r7, #4
 8001de2:	2200      	movs	r2, #0
 8001de4:	4619      	mov	r1, r3
 8001de6:	480e      	ldr	r0, [pc, #56]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001de8:	f008 fa86 	bl	800a2f8 <HAL_TIM_PWM_ConfigChannel>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001df2:	f002 fdd1 	bl	8004998 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001df6:	1d3b      	adds	r3, r7, #4
 8001df8:	2204      	movs	r2, #4
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4808      	ldr	r0, [pc, #32]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001dfe:	f008 fa7b 	bl	800a2f8 <HAL_TIM_PWM_ConfigChannel>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8001e08:	f002 fdc6 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */
	HAL_TIM_Base_Start_IT(&htim12);
 8001e0c:	4804      	ldr	r0, [pc, #16]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001e0e:	f007 fc85 	bl	800971c <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001e12:	4803      	ldr	r0, [pc, #12]	; (8001e20 <MX_TIM12_Init+0xd8>)
 8001e14:	f003 f918 	bl	8005048 <HAL_TIM_MspPostInit>

}
 8001e18:	bf00      	nop
 8001e1a:	3730      	adds	r7, #48	; 0x30
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	20001804 	.word	0x20001804
 8001e24:	40001800 	.word	0x40001800

08001e28 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001e2c:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <MX_UART4_Init+0x4c>)
 8001e2e:	4a12      	ldr	r2, [pc, #72]	; (8001e78 <MX_UART4_Init+0x50>)
 8001e30:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001e32:	4b10      	ldr	r3, [pc, #64]	; (8001e74 <MX_UART4_Init+0x4c>)
 8001e34:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001e38:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001e3a:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <MX_UART4_Init+0x4c>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001e40:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <MX_UART4_Init+0x4c>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001e46:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <MX_UART4_Init+0x4c>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001e4c:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <MX_UART4_Init+0x4c>)
 8001e4e:	220c      	movs	r2, #12
 8001e50:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e52:	4b08      	ldr	r3, [pc, #32]	; (8001e74 <MX_UART4_Init+0x4c>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e58:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <MX_UART4_Init+0x4c>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001e5e:	4805      	ldr	r0, [pc, #20]	; (8001e74 <MX_UART4_Init+0x4c>)
 8001e60:	f009 fd80 	bl	800b964 <HAL_UART_Init>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001e6a:	f002 fd95 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	200016dc 	.word	0x200016dc
 8001e78:	40004c00 	.word	0x40004c00

08001e7c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e80:	4b11      	ldr	r3, [pc, #68]	; (8001ec8 <MX_USART1_UART_Init+0x4c>)
 8001e82:	4a12      	ldr	r2, [pc, #72]	; (8001ecc <MX_USART1_UART_Init+0x50>)
 8001e84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e86:	4b10      	ldr	r3, [pc, #64]	; (8001ec8 <MX_USART1_UART_Init+0x4c>)
 8001e88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ec8 <MX_USART1_UART_Init+0x4c>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e94:	4b0c      	ldr	r3, [pc, #48]	; (8001ec8 <MX_USART1_UART_Init+0x4c>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e9a:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <MX_USART1_UART_Init+0x4c>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8001ea0:	4b09      	ldr	r3, [pc, #36]	; (8001ec8 <MX_USART1_UART_Init+0x4c>)
 8001ea2:	2204      	movs	r2, #4
 8001ea4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ea6:	4b08      	ldr	r3, [pc, #32]	; (8001ec8 <MX_USART1_UART_Init+0x4c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eac:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <MX_USART1_UART_Init+0x4c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001eb2:	4805      	ldr	r0, [pc, #20]	; (8001ec8 <MX_USART1_UART_Init+0x4c>)
 8001eb4:	f009 fd56 	bl	800b964 <HAL_UART_Init>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ebe:	f002 fd6b 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20000594 	.word	0x20000594
 8001ecc:	40011000 	.word	0x40011000

08001ed0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ed4:	4b11      	ldr	r3, [pc, #68]	; (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001ed6:	4a12      	ldr	r2, [pc, #72]	; (8001f20 <MX_USART2_UART_Init+0x50>)
 8001ed8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001eda:	4b10      	ldr	r3, [pc, #64]	; (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001edc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ee0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ee2:	4b0e      	ldr	r3, [pc, #56]	; (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	; (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001eee:	4b0b      	ldr	r3, [pc, #44]	; (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ef4:	4b09      	ldr	r3, [pc, #36]	; (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001ef6:	220c      	movs	r2, #12
 8001ef8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001efa:	4b08      	ldr	r3, [pc, #32]	; (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f00:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f06:	4805      	ldr	r0, [pc, #20]	; (8001f1c <MX_USART2_UART_Init+0x4c>)
 8001f08:	f009 fd2c 	bl	800b964 <HAL_UART_Init>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f12:	f002 fd41 	bl	8004998 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	200017c0 	.word	0x200017c0
 8001f20:	40004400 	.word	0x40004400

08001f24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	607b      	str	r3, [r7, #4]
 8001f2e:	4b0c      	ldr	r3, [pc, #48]	; (8001f60 <MX_DMA_Init+0x3c>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	4a0b      	ldr	r2, [pc, #44]	; (8001f60 <MX_DMA_Init+0x3c>)
 8001f34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f38:	6313      	str	r3, [r2, #48]	; 0x30
 8001f3a:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <MX_DMA_Init+0x3c>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f42:	607b      	str	r3, [r7, #4]
 8001f44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001f46:	2200      	movs	r2, #0
 8001f48:	2100      	movs	r1, #0
 8001f4a:	2010      	movs	r0, #16
 8001f4c:	f003 fc26 	bl	800579c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001f50:	2010      	movs	r0, #16
 8001f52:	f003 fc4f 	bl	80057f4 <HAL_NVIC_EnableIRQ>

}
 8001f56:	bf00      	nop
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40023800 	.word	0x40023800

08001f64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08a      	sub	sp, #40	; 0x28
 8001f68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f6a:	f107 0314 	add.w	r3, r7, #20
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	605a      	str	r2, [r3, #4]
 8001f74:	609a      	str	r2, [r3, #8]
 8001f76:	60da      	str	r2, [r3, #12]
 8001f78:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	4b59      	ldr	r3, [pc, #356]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	4a58      	ldr	r2, [pc, #352]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001f84:	f043 0304 	orr.w	r3, r3, #4
 8001f88:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8a:	4b56      	ldr	r3, [pc, #344]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	f003 0304 	and.w	r3, r3, #4
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	4b52      	ldr	r3, [pc, #328]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9e:	4a51      	ldr	r2, [pc, #324]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001fa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa6:	4b4f      	ldr	r3, [pc, #316]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60bb      	str	r3, [r7, #8]
 8001fb6:	4b4b      	ldr	r3, [pc, #300]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4a4a      	ldr	r2, [pc, #296]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001fbc:	f043 0301 	orr.w	r3, r3, #1
 8001fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc2:	4b48      	ldr	r3, [pc, #288]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	60bb      	str	r3, [r7, #8]
 8001fcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	607b      	str	r3, [r7, #4]
 8001fd2:	4b44      	ldr	r3, [pc, #272]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	4a43      	ldr	r2, [pc, #268]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001fd8:	f043 0302 	orr.w	r3, r3, #2
 8001fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fde:	4b41      	ldr	r3, [pc, #260]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	607b      	str	r3, [r7, #4]
 8001fe8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	603b      	str	r3, [r7, #0]
 8001fee:	4b3d      	ldr	r3, [pc, #244]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	4a3c      	ldr	r2, [pc, #240]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001ff4:	f043 0308 	orr.w	r3, r3, #8
 8001ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffa:	4b3a      	ldr	r3, [pc, #232]	; (80020e4 <MX_GPIO_Init+0x180>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	f003 0308 	and.w	r3, r3, #8
 8002002:	603b      	str	r3, [r7, #0]
 8002004:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8002006:	2200      	movs	r2, #0
 8002008:	213d      	movs	r1, #61	; 0x3d
 800200a:	4837      	ldr	r0, [pc, #220]	; (80020e8 <MX_GPIO_Init+0x184>)
 800200c:	f004 fc24 	bl	8006858 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8002010:	2200      	movs	r2, #0
 8002012:	f641 0102 	movw	r1, #6146	; 0x1802
 8002016:	4835      	ldr	r0, [pc, #212]	; (80020ec <MX_GPIO_Init+0x188>)
 8002018:	f004 fc1e 	bl	8006858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_5, GPIO_PIN_RESET);
 800201c:	2200      	movs	r2, #0
 800201e:	f241 0126 	movw	r1, #4134	; 0x1026
 8002022:	4833      	ldr	r0, [pc, #204]	; (80020f0 <MX_GPIO_Init+0x18c>)
 8002024:	f004 fc18 	bl	8006858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002028:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800202c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800202e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002032:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002038:	f107 0314 	add.w	r3, r7, #20
 800203c:	4619      	mov	r1, r3
 800203e:	482a      	ldr	r0, [pc, #168]	; (80020e8 <MX_GPIO_Init+0x184>)
 8002040:	f004 f8e6 	bl	8006210 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8002044:	233d      	movs	r3, #61	; 0x3d
 8002046:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002048:	2301      	movs	r3, #1
 800204a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002050:	2300      	movs	r3, #0
 8002052:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	4619      	mov	r1, r3
 800205a:	4823      	ldr	r0, [pc, #140]	; (80020e8 <MX_GPIO_Init+0x184>)
 800205c:	f004 f8d8 	bl	8006210 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8002060:	f641 0302 	movw	r3, #6146	; 0x1802
 8002064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002066:	2301      	movs	r3, #1
 8002068:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206a:	2300      	movs	r3, #0
 800206c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206e:	2300      	movs	r3, #0
 8002070:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002072:	f107 0314 	add.w	r3, r7, #20
 8002076:	4619      	mov	r1, r3
 8002078:	481c      	ldr	r0, [pc, #112]	; (80020ec <MX_GPIO_Init+0x188>)
 800207a:	f004 f8c9 	bl	8006210 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800207e:	2310      	movs	r3, #16
 8002080:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002082:	2300      	movs	r3, #0
 8002084:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208a:	f107 0314 	add.w	r3, r7, #20
 800208e:	4619      	mov	r1, r3
 8002090:	4816      	ldr	r0, [pc, #88]	; (80020ec <MX_GPIO_Init+0x188>)
 8002092:	f004 f8bd 	bl	8006210 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_5;
 8002096:	f241 0326 	movw	r3, #4134	; 0x1026
 800209a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800209c:	2301      	movs	r3, #1
 800209e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a4:	2300      	movs	r3, #0
 80020a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020a8:	f107 0314 	add.w	r3, r7, #20
 80020ac:	4619      	mov	r1, r3
 80020ae:	4810      	ldr	r0, [pc, #64]	; (80020f0 <MX_GPIO_Init+0x18c>)
 80020b0:	f004 f8ae 	bl	8006210 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020b4:	2304      	movs	r3, #4
 80020b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020b8:	2300      	movs	r3, #0
 80020ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020c0:	f107 0314 	add.w	r3, r7, #20
 80020c4:	4619      	mov	r1, r3
 80020c6:	480b      	ldr	r0, [pc, #44]	; (80020f4 <MX_GPIO_Init+0x190>)
 80020c8:	f004 f8a2 	bl	8006210 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 2);
 80020cc:	2202      	movs	r2, #2
 80020ce:	2101      	movs	r1, #1
 80020d0:	2028      	movs	r0, #40	; 0x28
 80020d2:	f003 fb63 	bl	800579c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020d6:	2028      	movs	r0, #40	; 0x28
 80020d8:	f003 fb8c 	bl	80057f4 <HAL_NVIC_EnableIRQ>

}
 80020dc:	bf00      	nop
 80020de:	3728      	adds	r7, #40	; 0x28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40020800 	.word	0x40020800
 80020ec:	40020000 	.word	0x40020000
 80020f0:	40020400 	.word	0x40020400
 80020f4:	40020c00 	.word	0x40020c00

080020f8 <Vonalszenzor_Init>:

/* USER CODE BEGIN 4 */
static void Vonalszenzor_Init(void) {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);	// PCB2: Von_OE1  0
 80020fc:	2200      	movs	r2, #0
 80020fe:	2104      	movs	r1, #4
 8002100:	4804      	ldr	r0, [pc, #16]	; (8002114 <Vonalszenzor_Init+0x1c>)
 8002102:	f004 fba9 	bl	8006858 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);	// PCB2: Von_OE2  0
 8002106:	2200      	movs	r2, #0
 8002108:	2120      	movs	r1, #32
 800210a:	4803      	ldr	r0, [pc, #12]	; (8002118 <Vonalszenzor_Init+0x20>)
 800210c:	f004 fba4 	bl	8006858 <HAL_GPIO_WritePin>
}
 8002110:	bf00      	nop
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40020400 	.word	0x40020400
 8002118:	40020800 	.word	0x40020800

0800211c <Vonalszenzor_operal>:

static void Vonalszenzor_operal(uint8_t* teljes_kiolvasott_h, uint8_t* teljes_kiolvasott_e) {
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002126:	48be      	ldr	r0, [pc, #760]	; (8002420 <Vonalszenzor_operal+0x304>)
 8002128:	f000 fc46 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	uint8_t eredmeny_16bit_temp[2] = {0b1110000, 0b00000000};
 800212c:	2370      	movs	r3, #112	; 0x70
 800212e:	81bb      	strh	r3, [r7, #12]
	//hatso vonalszenzor
	Vonalszenzor_minta_kuldes(minta1_adc1h);
 8002130:	48bc      	ldr	r0, [pc, #752]	; (8002424 <Vonalszenzor_operal+0x308>)
 8002132:	f000 fc41 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 8002136:	4bbc      	ldr	r3, [pc, #752]	; (8002428 <Vonalszenzor_operal+0x30c>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	f107 020c 	add.w	r2, r7, #12
 800213e:	4611      	mov	r1, r2
 8002140:	4618      	mov	r0, r3
 8002142:	f000 fc99 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[32] = (uint8_t) eredmeny_16bit_temp[0] - 5;
 8002146:	7b3a      	ldrb	r2, [r7, #12]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3320      	adds	r3, #32
 800214c:	3a05      	subs	r2, #5
 800214e:	b2d2      	uxtb	r2, r2
 8002150:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 8002152:	4bb6      	ldr	r3, [pc, #728]	; (800242c <Vonalszenzor_operal+0x310>)
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	f107 020c 	add.w	r2, r7, #12
 800215a:	4611      	mov	r1, r2
 800215c:	4618      	mov	r0, r3
 800215e:	f000 fc8b 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[28] = (uint8_t) eredmeny_16bit_temp[0] - 2;
 8002162:	7b3a      	ldrb	r2, [r7, #12]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	331c      	adds	r3, #28
 8002168:	3a02      	subs	r2, #2
 800216a:	b2d2      	uxtb	r2, r2
 800216c:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800216e:	48ac      	ldr	r0, [pc, #688]	; (8002420 <Vonalszenzor_operal+0x304>)
 8002170:	f000 fc22 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc2h);
 8002174:	48ae      	ldr	r0, [pc, #696]	; (8002430 <Vonalszenzor_operal+0x314>)
 8002176:	f000 fc1f 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 800217a:	4bab      	ldr	r3, [pc, #684]	; (8002428 <Vonalszenzor_operal+0x30c>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	f107 020c 	add.w	r2, r7, #12
 8002182:	4611      	mov	r1, r2
 8002184:	4618      	mov	r0, r3
 8002186:	f000 fc77 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[24] = (uint8_t) eredmeny_16bit_temp[0];
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	3318      	adds	r3, #24
 800218e:	7b3a      	ldrb	r2, [r7, #12]
 8002190:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 8002192:	4ba6      	ldr	r3, [pc, #664]	; (800242c <Vonalszenzor_operal+0x310>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	f107 020c 	add.w	r2, r7, #12
 800219a:	4611      	mov	r1, r2
 800219c:	4618      	mov	r0, r3
 800219e:	f000 fc6b 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[20] = (uint8_t) eredmeny_16bit_temp[0];
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	3314      	adds	r3, #20
 80021a6:	7b3a      	ldrb	r2, [r7, #12]
 80021a8:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80021aa:	489d      	ldr	r0, [pc, #628]	; (8002420 <Vonalszenzor_operal+0x304>)
 80021ac:	f000 fc04 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc3h);
 80021b0:	48a0      	ldr	r0, [pc, #640]	; (8002434 <Vonalszenzor_operal+0x318>)
 80021b2:	f000 fc01 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 80021b6:	4b9c      	ldr	r3, [pc, #624]	; (8002428 <Vonalszenzor_operal+0x30c>)
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	f107 020c 	add.w	r2, r7, #12
 80021be:	4611      	mov	r1, r2
 80021c0:	4618      	mov	r0, r3
 80021c2:	f000 fc59 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[16] = (uint8_t) eredmeny_16bit_temp[0];
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	3310      	adds	r3, #16
 80021ca:	7b3a      	ldrb	r2, [r7, #12]
 80021cc:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 80021ce:	4b97      	ldr	r3, [pc, #604]	; (800242c <Vonalszenzor_operal+0x310>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	f107 020c 	add.w	r2, r7, #12
 80021d6:	4611      	mov	r1, r2
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 fc4d 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[12] = (uint8_t) eredmeny_16bit_temp[0];
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	330c      	adds	r3, #12
 80021e2:	7b3a      	ldrb	r2, [r7, #12]
 80021e4:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80021e6:	488e      	ldr	r0, [pc, #568]	; (8002420 <Vonalszenzor_operal+0x304>)
 80021e8:	f000 fbe6 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc4h);
 80021ec:	4892      	ldr	r0, [pc, #584]	; (8002438 <Vonalszenzor_operal+0x31c>)
 80021ee:	f000 fbe3 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 80021f2:	4b8d      	ldr	r3, [pc, #564]	; (8002428 <Vonalszenzor_operal+0x30c>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	f107 020c 	add.w	r2, r7, #12
 80021fa:	4611      	mov	r1, r2
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 fc3b 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[8] = (uint8_t) eredmeny_16bit_temp[0];
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	3308      	adds	r3, #8
 8002206:	7b3a      	ldrb	r2, [r7, #12]
 8002208:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 800220a:	4b88      	ldr	r3, [pc, #544]	; (800242c <Vonalszenzor_operal+0x310>)
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	f107 020c 	add.w	r2, r7, #12
 8002212:	4611      	mov	r1, r2
 8002214:	4618      	mov	r0, r3
 8002216:	f000 fc2f 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[4] = (uint8_t) eredmeny_16bit_temp[0];
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3304      	adds	r3, #4
 800221e:	7b3a      	ldrb	r2, [r7, #12]
 8002220:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002222:	487f      	ldr	r0, [pc, #508]	; (8002420 <Vonalszenzor_operal+0x304>)
 8002224:	f000 fbc8 	bl	80029b8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta2_adc1h);
 8002228:	4884      	ldr	r0, [pc, #528]	; (800243c <Vonalszenzor_operal+0x320>)
 800222a:	f000 fbc5 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 800222e:	4b84      	ldr	r3, [pc, #528]	; (8002440 <Vonalszenzor_operal+0x324>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	f107 020c 	add.w	r2, r7, #12
 8002236:	4611      	mov	r1, r2
 8002238:	4618      	mov	r0, r3
 800223a:	f000 fc1d 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[31] = (uint8_t) eredmeny_16bit_temp[0];
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	331f      	adds	r3, #31
 8002242:	7b3a      	ldrb	r2, [r7, #12]
 8002244:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 8002246:	4b7f      	ldr	r3, [pc, #508]	; (8002444 <Vonalszenzor_operal+0x328>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	f107 020c 	add.w	r2, r7, #12
 800224e:	4611      	mov	r1, r2
 8002250:	4618      	mov	r0, r3
 8002252:	f000 fc11 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[27] = (uint8_t) eredmeny_16bit_temp[0];
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	331b      	adds	r3, #27
 800225a:	7b3a      	ldrb	r2, [r7, #12]
 800225c:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800225e:	4870      	ldr	r0, [pc, #448]	; (8002420 <Vonalszenzor_operal+0x304>)
 8002260:	f000 fbaa 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc2h);
 8002264:	4878      	ldr	r0, [pc, #480]	; (8002448 <Vonalszenzor_operal+0x32c>)
 8002266:	f000 fba7 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 800226a:	4b75      	ldr	r3, [pc, #468]	; (8002440 <Vonalszenzor_operal+0x324>)
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	f107 020c 	add.w	r2, r7, #12
 8002272:	4611      	mov	r1, r2
 8002274:	4618      	mov	r0, r3
 8002276:	f000 fbff 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[23] = (uint8_t) eredmeny_16bit_temp[0];
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	3317      	adds	r3, #23
 800227e:	7b3a      	ldrb	r2, [r7, #12]
 8002280:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 8002282:	4b70      	ldr	r3, [pc, #448]	; (8002444 <Vonalszenzor_operal+0x328>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	f107 020c 	add.w	r2, r7, #12
 800228a:	4611      	mov	r1, r2
 800228c:	4618      	mov	r0, r3
 800228e:	f000 fbf3 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[19] = (uint8_t) eredmeny_16bit_temp[0];
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	3313      	adds	r3, #19
 8002296:	7b3a      	ldrb	r2, [r7, #12]
 8002298:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800229a:	4861      	ldr	r0, [pc, #388]	; (8002420 <Vonalszenzor_operal+0x304>)
 800229c:	f000 fb8c 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc3h);
 80022a0:	486a      	ldr	r0, [pc, #424]	; (800244c <Vonalszenzor_operal+0x330>)
 80022a2:	f000 fb89 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 80022a6:	4b66      	ldr	r3, [pc, #408]	; (8002440 <Vonalszenzor_operal+0x324>)
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	f107 020c 	add.w	r2, r7, #12
 80022ae:	4611      	mov	r1, r2
 80022b0:	4618      	mov	r0, r3
 80022b2:	f000 fbe1 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[15] = (uint8_t) eredmeny_16bit_temp[0];
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	330f      	adds	r3, #15
 80022ba:	7b3a      	ldrb	r2, [r7, #12]
 80022bc:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 80022be:	4b61      	ldr	r3, [pc, #388]	; (8002444 <Vonalszenzor_operal+0x328>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	f107 020c 	add.w	r2, r7, #12
 80022c6:	4611      	mov	r1, r2
 80022c8:	4618      	mov	r0, r3
 80022ca:	f000 fbd5 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[11] = (uint8_t) eredmeny_16bit_temp[0];
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	330b      	adds	r3, #11
 80022d2:	7b3a      	ldrb	r2, [r7, #12]
 80022d4:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80022d6:	4852      	ldr	r0, [pc, #328]	; (8002420 <Vonalszenzor_operal+0x304>)
 80022d8:	f000 fb6e 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc4h);
 80022dc:	485c      	ldr	r0, [pc, #368]	; (8002450 <Vonalszenzor_operal+0x334>)
 80022de:	f000 fb6b 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 80022e2:	4b57      	ldr	r3, [pc, #348]	; (8002440 <Vonalszenzor_operal+0x324>)
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	f107 020c 	add.w	r2, r7, #12
 80022ea:	4611      	mov	r1, r2
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 fbc3 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[7] = (uint8_t) eredmeny_16bit_temp[0];
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	3307      	adds	r3, #7
 80022f6:	7b3a      	ldrb	r2, [r7, #12]
 80022f8:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 80022fa:	4b52      	ldr	r3, [pc, #328]	; (8002444 <Vonalszenzor_operal+0x328>)
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	f107 020c 	add.w	r2, r7, #12
 8002302:	4611      	mov	r1, r2
 8002304:	4618      	mov	r0, r3
 8002306:	f000 fbb7 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[3] = (uint8_t) eredmeny_16bit_temp[0];
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	3303      	adds	r3, #3
 800230e:	7b3a      	ldrb	r2, [r7, #12]
 8002310:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002312:	4843      	ldr	r0, [pc, #268]	; (8002420 <Vonalszenzor_operal+0x304>)
 8002314:	f000 fb50 	bl	80029b8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta3_adc1h);
 8002318:	484e      	ldr	r0, [pc, #312]	; (8002454 <Vonalszenzor_operal+0x338>)
 800231a:	f000 fb4d 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 800231e:	4b4e      	ldr	r3, [pc, #312]	; (8002458 <Vonalszenzor_operal+0x33c>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	f107 020c 	add.w	r2, r7, #12
 8002326:	4611      	mov	r1, r2
 8002328:	4618      	mov	r0, r3
 800232a:	f000 fba5 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[30] = (uint8_t) eredmeny_16bit_temp[0];
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	331e      	adds	r3, #30
 8002332:	7b3a      	ldrb	r2, [r7, #12]
 8002334:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002336:	4b49      	ldr	r3, [pc, #292]	; (800245c <Vonalszenzor_operal+0x340>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	f107 020c 	add.w	r2, r7, #12
 800233e:	4611      	mov	r1, r2
 8002340:	4618      	mov	r0, r3
 8002342:	f000 fb99 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[26] = (uint8_t) eredmeny_16bit_temp[0] + 1;
 8002346:	7b3a      	ldrb	r2, [r7, #12]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	331a      	adds	r3, #26
 800234c:	3201      	adds	r2, #1
 800234e:	b2d2      	uxtb	r2, r2
 8002350:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002352:	4833      	ldr	r0, [pc, #204]	; (8002420 <Vonalszenzor_operal+0x304>)
 8002354:	f000 fb30 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc2h);
 8002358:	4841      	ldr	r0, [pc, #260]	; (8002460 <Vonalszenzor_operal+0x344>)
 800235a:	f000 fb2d 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 800235e:	4b3e      	ldr	r3, [pc, #248]	; (8002458 <Vonalszenzor_operal+0x33c>)
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	f107 020c 	add.w	r2, r7, #12
 8002366:	4611      	mov	r1, r2
 8002368:	4618      	mov	r0, r3
 800236a:	f000 fb85 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[22] = (uint8_t) eredmeny_16bit_temp[0];
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3316      	adds	r3, #22
 8002372:	7b3a      	ldrb	r2, [r7, #12]
 8002374:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002376:	4b39      	ldr	r3, [pc, #228]	; (800245c <Vonalszenzor_operal+0x340>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	f107 020c 	add.w	r2, r7, #12
 800237e:	4611      	mov	r1, r2
 8002380:	4618      	mov	r0, r3
 8002382:	f000 fb79 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[18] = (uint8_t) eredmeny_16bit_temp[0];
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	3312      	adds	r3, #18
 800238a:	7b3a      	ldrb	r2, [r7, #12]
 800238c:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800238e:	4824      	ldr	r0, [pc, #144]	; (8002420 <Vonalszenzor_operal+0x304>)
 8002390:	f000 fb12 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc3h);
 8002394:	4833      	ldr	r0, [pc, #204]	; (8002464 <Vonalszenzor_operal+0x348>)
 8002396:	f000 fb0f 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 800239a:	4b2f      	ldr	r3, [pc, #188]	; (8002458 <Vonalszenzor_operal+0x33c>)
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	f107 020c 	add.w	r2, r7, #12
 80023a2:	4611      	mov	r1, r2
 80023a4:	4618      	mov	r0, r3
 80023a6:	f000 fb67 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[14] = (uint8_t) eredmeny_16bit_temp[0];
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	330e      	adds	r3, #14
 80023ae:	7b3a      	ldrb	r2, [r7, #12]
 80023b0:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 80023b2:	4b2a      	ldr	r3, [pc, #168]	; (800245c <Vonalszenzor_operal+0x340>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	f107 020c 	add.w	r2, r7, #12
 80023ba:	4611      	mov	r1, r2
 80023bc:	4618      	mov	r0, r3
 80023be:	f000 fb5b 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[10] = (uint8_t) eredmeny_16bit_temp[0];
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	330a      	adds	r3, #10
 80023c6:	7b3a      	ldrb	r2, [r7, #12]
 80023c8:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80023ca:	4815      	ldr	r0, [pc, #84]	; (8002420 <Vonalszenzor_operal+0x304>)
 80023cc:	f000 faf4 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc4h);
 80023d0:	4825      	ldr	r0, [pc, #148]	; (8002468 <Vonalszenzor_operal+0x34c>)
 80023d2:	f000 faf1 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 80023d6:	4b20      	ldr	r3, [pc, #128]	; (8002458 <Vonalszenzor_operal+0x33c>)
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	f107 020c 	add.w	r2, r7, #12
 80023de:	4611      	mov	r1, r2
 80023e0:	4618      	mov	r0, r3
 80023e2:	f000 fb49 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[6] = (uint8_t) eredmeny_16bit_temp[0];
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	3306      	adds	r3, #6
 80023ea:	7b3a      	ldrb	r2, [r7, #12]
 80023ec:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 80023ee:	4b1b      	ldr	r3, [pc, #108]	; (800245c <Vonalszenzor_operal+0x340>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	f107 020c 	add.w	r2, r7, #12
 80023f6:	4611      	mov	r1, r2
 80023f8:	4618      	mov	r0, r3
 80023fa:	f000 fb3d 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[2] = (uint8_t) eredmeny_16bit_temp[0];
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	3302      	adds	r3, #2
 8002402:	7b3a      	ldrb	r2, [r7, #12]
 8002404:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002406:	4806      	ldr	r0, [pc, #24]	; (8002420 <Vonalszenzor_operal+0x304>)
 8002408:	f000 fad6 	bl	80029b8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta4_adc1h);
 800240c:	4817      	ldr	r0, [pc, #92]	; (800246c <Vonalszenzor_operal+0x350>)
 800240e:	f000 fad3 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 8002412:	4b17      	ldr	r3, [pc, #92]	; (8002470 <Vonalszenzor_operal+0x354>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	f107 020c 	add.w	r2, r7, #12
 800241a:	4611      	mov	r1, r2
 800241c:	4618      	mov	r0, r3
 800241e:	e029      	b.n	8002474 <Vonalszenzor_operal+0x358>
 8002420:	20000004 	.word	0x20000004
 8002424:	2000008c 	.word	0x2000008c
 8002428:	20000219 	.word	0x20000219
 800242c:	20000115 	.word	0x20000115
 8002430:	20000084 	.word	0x20000084
 8002434:	2000007c 	.word	0x2000007c
 8002438:	20000074 	.word	0x20000074
 800243c:	2000006c 	.word	0x2000006c
 8002440:	20000112 	.word	0x20000112
 8002444:	20000116 	.word	0x20000116
 8002448:	20000064 	.word	0x20000064
 800244c:	2000005c 	.word	0x2000005c
 8002450:	20000054 	.word	0x20000054
 8002454:	2000004c 	.word	0x2000004c
 8002458:	20000113 	.word	0x20000113
 800245c:	20000117 	.word	0x20000117
 8002460:	20000044 	.word	0x20000044
 8002464:	2000003c 	.word	0x2000003c
 8002468:	20000034 	.word	0x20000034
 800246c:	2000002c 	.word	0x2000002c
 8002470:	20000114 	.word	0x20000114
 8002474:	f000 fb00 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[29] = (uint8_t) eredmeny_16bit_temp[0];
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	331d      	adds	r3, #29
 800247c:	7b3a      	ldrb	r2, [r7, #12]
 800247e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002480:	4bbd      	ldr	r3, [pc, #756]	; (8002778 <Vonalszenzor_operal+0x65c>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	f107 020c 	add.w	r2, r7, #12
 8002488:	4611      	mov	r1, r2
 800248a:	4618      	mov	r0, r3
 800248c:	f000 faf4 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[25] = (uint8_t) eredmeny_16bit_temp[0];
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3319      	adds	r3, #25
 8002494:	7b3a      	ldrb	r2, [r7, #12]
 8002496:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002498:	48b8      	ldr	r0, [pc, #736]	; (800277c <Vonalszenzor_operal+0x660>)
 800249a:	f000 fa8d 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc2h);
 800249e:	48b8      	ldr	r0, [pc, #736]	; (8002780 <Vonalszenzor_operal+0x664>)
 80024a0:	f000 fa8a 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 80024a4:	4bb7      	ldr	r3, [pc, #732]	; (8002784 <Vonalszenzor_operal+0x668>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	f107 020c 	add.w	r2, r7, #12
 80024ac:	4611      	mov	r1, r2
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 fae2 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[21] = (uint8_t) eredmeny_16bit_temp[0];
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3315      	adds	r3, #21
 80024b8:	7b3a      	ldrb	r2, [r7, #12]
 80024ba:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 80024bc:	4bae      	ldr	r3, [pc, #696]	; (8002778 <Vonalszenzor_operal+0x65c>)
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	f107 020c 	add.w	r2, r7, #12
 80024c4:	4611      	mov	r1, r2
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 fad6 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[17] = (uint8_t) eredmeny_16bit_temp[0];
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3311      	adds	r3, #17
 80024d0:	7b3a      	ldrb	r2, [r7, #12]
 80024d2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80024d4:	48a9      	ldr	r0, [pc, #676]	; (800277c <Vonalszenzor_operal+0x660>)
 80024d6:	f000 fa6f 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc3h);
 80024da:	48ab      	ldr	r0, [pc, #684]	; (8002788 <Vonalszenzor_operal+0x66c>)
 80024dc:	f000 fa6c 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 80024e0:	4ba8      	ldr	r3, [pc, #672]	; (8002784 <Vonalszenzor_operal+0x668>)
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	f107 020c 	add.w	r2, r7, #12
 80024e8:	4611      	mov	r1, r2
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 fac4 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[13] = (uint8_t) eredmeny_16bit_temp[0];
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	330d      	adds	r3, #13
 80024f4:	7b3a      	ldrb	r2, [r7, #12]
 80024f6:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 80024f8:	4b9f      	ldr	r3, [pc, #636]	; (8002778 <Vonalszenzor_operal+0x65c>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	f107 020c 	add.w	r2, r7, #12
 8002500:	4611      	mov	r1, r2
 8002502:	4618      	mov	r0, r3
 8002504:	f000 fab8 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[9] = (uint8_t) eredmeny_16bit_temp[0];
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	3309      	adds	r3, #9
 800250c:	7b3a      	ldrb	r2, [r7, #12]
 800250e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002510:	489a      	ldr	r0, [pc, #616]	; (800277c <Vonalszenzor_operal+0x660>)
 8002512:	f000 fa51 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc4h);
 8002516:	489d      	ldr	r0, [pc, #628]	; (800278c <Vonalszenzor_operal+0x670>)
 8002518:	f000 fa4e 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 800251c:	4b99      	ldr	r3, [pc, #612]	; (8002784 <Vonalszenzor_operal+0x668>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	f107 020c 	add.w	r2, r7, #12
 8002524:	4611      	mov	r1, r2
 8002526:	4618      	mov	r0, r3
 8002528:	f000 faa6 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[5] = (uint8_t) eredmeny_16bit_temp[0];
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	3305      	adds	r3, #5
 8002530:	7b3a      	ldrb	r2, [r7, #12]
 8002532:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002534:	4b90      	ldr	r3, [pc, #576]	; (8002778 <Vonalszenzor_operal+0x65c>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	f107 020c 	add.w	r2, r7, #12
 800253c:	4611      	mov	r1, r2
 800253e:	4618      	mov	r0, r3
 8002540:	f000 fa9a 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[1] = (uint8_t) eredmeny_16bit_temp[0];
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	3301      	adds	r3, #1
 8002548:	7b3a      	ldrb	r2, [r7, #12]
 800254a:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 800254c:	488b      	ldr	r0, [pc, #556]	; (800277c <Vonalszenzor_operal+0x660>)
 800254e:	f000 fa33 	bl	80029b8 <Vonalszenzor_minta_kuldes>

	//elso vonalszenzor
	Vonalszenzor_minta_kuldes(minta1_adc1e);
 8002552:	488f      	ldr	r0, [pc, #572]	; (8002790 <Vonalszenzor_operal+0x674>)
 8002554:	f000 fa30 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 8002558:	4b8e      	ldr	r3, [pc, #568]	; (8002794 <Vonalszenzor_operal+0x678>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	f107 020c 	add.w	r2, r7, #12
 8002560:	4611      	mov	r1, r2
 8002562:	4618      	mov	r0, r3
 8002564:	f000 fa88 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[1] = (uint8_t) eredmeny_16bit_temp[0] - 4;
 8002568:	7b3a      	ldrb	r2, [r7, #12]
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	3301      	adds	r3, #1
 800256e:	3a04      	subs	r2, #4
 8002570:	b2d2      	uxtb	r2, r2
 8002572:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 8002574:	4b88      	ldr	r3, [pc, #544]	; (8002798 <Vonalszenzor_operal+0x67c>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	f107 020c 	add.w	r2, r7, #12
 800257c:	4611      	mov	r1, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f000 fa7a 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[5] = (uint8_t) eredmeny_16bit_temp[0];
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	3305      	adds	r3, #5
 8002588:	7b3a      	ldrb	r2, [r7, #12]
 800258a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800258c:	487b      	ldr	r0, [pc, #492]	; (800277c <Vonalszenzor_operal+0x660>)
 800258e:	f000 fa13 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc2e);
 8002592:	4882      	ldr	r0, [pc, #520]	; (800279c <Vonalszenzor_operal+0x680>)
 8002594:	f000 fa10 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 8002598:	4b7e      	ldr	r3, [pc, #504]	; (8002794 <Vonalszenzor_operal+0x678>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	f107 020c 	add.w	r2, r7, #12
 80025a0:	4611      	mov	r1, r2
 80025a2:	4618      	mov	r0, r3
 80025a4:	f000 fa68 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[9] = (uint8_t) eredmeny_16bit_temp[0];
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	3309      	adds	r3, #9
 80025ac:	7b3a      	ldrb	r2, [r7, #12]
 80025ae:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 80025b0:	4b79      	ldr	r3, [pc, #484]	; (8002798 <Vonalszenzor_operal+0x67c>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	f107 020c 	add.w	r2, r7, #12
 80025b8:	4611      	mov	r1, r2
 80025ba:	4618      	mov	r0, r3
 80025bc:	f000 fa5c 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[13] = (uint8_t) eredmeny_16bit_temp[0];
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	330d      	adds	r3, #13
 80025c4:	7b3a      	ldrb	r2, [r7, #12]
 80025c6:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80025c8:	486c      	ldr	r0, [pc, #432]	; (800277c <Vonalszenzor_operal+0x660>)
 80025ca:	f000 f9f5 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc3e);
 80025ce:	4874      	ldr	r0, [pc, #464]	; (80027a0 <Vonalszenzor_operal+0x684>)
 80025d0:	f000 f9f2 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 80025d4:	4b6f      	ldr	r3, [pc, #444]	; (8002794 <Vonalszenzor_operal+0x678>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	f107 020c 	add.w	r2, r7, #12
 80025dc:	4611      	mov	r1, r2
 80025de:	4618      	mov	r0, r3
 80025e0:	f000 fa4a 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[17] = (uint8_t) eredmeny_16bit_temp[0];
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	3311      	adds	r3, #17
 80025e8:	7b3a      	ldrb	r2, [r7, #12]
 80025ea:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 80025ec:	4b6a      	ldr	r3, [pc, #424]	; (8002798 <Vonalszenzor_operal+0x67c>)
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	f107 020c 	add.w	r2, r7, #12
 80025f4:	4611      	mov	r1, r2
 80025f6:	4618      	mov	r0, r3
 80025f8:	f000 fa3e 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[21] = (uint8_t) eredmeny_16bit_temp[0];
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	3315      	adds	r3, #21
 8002600:	7b3a      	ldrb	r2, [r7, #12]
 8002602:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002604:	485d      	ldr	r0, [pc, #372]	; (800277c <Vonalszenzor_operal+0x660>)
 8002606:	f000 f9d7 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc4e);
 800260a:	4866      	ldr	r0, [pc, #408]	; (80027a4 <Vonalszenzor_operal+0x688>)
 800260c:	f000 f9d4 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 8002610:	4b60      	ldr	r3, [pc, #384]	; (8002794 <Vonalszenzor_operal+0x678>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	f107 020c 	add.w	r2, r7, #12
 8002618:	4611      	mov	r1, r2
 800261a:	4618      	mov	r0, r3
 800261c:	f000 fa2c 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[25] = (uint8_t) eredmeny_16bit_temp[0];
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	3319      	adds	r3, #25
 8002624:	7b3a      	ldrb	r2, [r7, #12]
 8002626:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 8002628:	4b5b      	ldr	r3, [pc, #364]	; (8002798 <Vonalszenzor_operal+0x67c>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	f107 020c 	add.w	r2, r7, #12
 8002630:	4611      	mov	r1, r2
 8002632:	4618      	mov	r0, r3
 8002634:	f000 fa20 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[29] = (uint8_t) eredmeny_16bit_temp[0];
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	331d      	adds	r3, #29
 800263c:	7b3a      	ldrb	r2, [r7, #12]
 800263e:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002640:	484e      	ldr	r0, [pc, #312]	; (800277c <Vonalszenzor_operal+0x660>)
 8002642:	f000 f9b9 	bl	80029b8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta2_adc1e);
 8002646:	4858      	ldr	r0, [pc, #352]	; (80027a8 <Vonalszenzor_operal+0x68c>)
 8002648:	f000 f9b6 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 800264c:	4b57      	ldr	r3, [pc, #348]	; (80027ac <Vonalszenzor_operal+0x690>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	f107 020c 	add.w	r2, r7, #12
 8002654:	4611      	mov	r1, r2
 8002656:	4618      	mov	r0, r3
 8002658:	f000 fa0e 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[2] = (uint8_t) eredmeny_16bit_temp[0];
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	3302      	adds	r3, #2
 8002660:	7b3a      	ldrb	r2, [r7, #12]
 8002662:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 8002664:	4b52      	ldr	r3, [pc, #328]	; (80027b0 <Vonalszenzor_operal+0x694>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	f107 020c 	add.w	r2, r7, #12
 800266c:	4611      	mov	r1, r2
 800266e:	4618      	mov	r0, r3
 8002670:	f000 fa02 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[6] = (uint8_t) eredmeny_16bit_temp[0] +2;
 8002674:	7b3a      	ldrb	r2, [r7, #12]
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	3306      	adds	r3, #6
 800267a:	3202      	adds	r2, #2
 800267c:	b2d2      	uxtb	r2, r2
 800267e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002680:	483e      	ldr	r0, [pc, #248]	; (800277c <Vonalszenzor_operal+0x660>)
 8002682:	f000 f999 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc2e);
 8002686:	484b      	ldr	r0, [pc, #300]	; (80027b4 <Vonalszenzor_operal+0x698>)
 8002688:	f000 f996 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 800268c:	4b47      	ldr	r3, [pc, #284]	; (80027ac <Vonalszenzor_operal+0x690>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	f107 020c 	add.w	r2, r7, #12
 8002694:	4611      	mov	r1, r2
 8002696:	4618      	mov	r0, r3
 8002698:	f000 f9ee 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[10] = (uint8_t) eredmeny_16bit_temp[0];
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	330a      	adds	r3, #10
 80026a0:	7b3a      	ldrb	r2, [r7, #12]
 80026a2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 80026a4:	4b42      	ldr	r3, [pc, #264]	; (80027b0 <Vonalszenzor_operal+0x694>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	f107 020c 	add.w	r2, r7, #12
 80026ac:	4611      	mov	r1, r2
 80026ae:	4618      	mov	r0, r3
 80026b0:	f000 f9e2 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[14] = (uint8_t) eredmeny_16bit_temp[0] +1;
 80026b4:	7b3a      	ldrb	r2, [r7, #12]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	330e      	adds	r3, #14
 80026ba:	3201      	adds	r2, #1
 80026bc:	b2d2      	uxtb	r2, r2
 80026be:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80026c0:	482e      	ldr	r0, [pc, #184]	; (800277c <Vonalszenzor_operal+0x660>)
 80026c2:	f000 f979 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc3e);
 80026c6:	483c      	ldr	r0, [pc, #240]	; (80027b8 <Vonalszenzor_operal+0x69c>)
 80026c8:	f000 f976 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 80026cc:	4b37      	ldr	r3, [pc, #220]	; (80027ac <Vonalszenzor_operal+0x690>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	f107 020c 	add.w	r2, r7, #12
 80026d4:	4611      	mov	r1, r2
 80026d6:	4618      	mov	r0, r3
 80026d8:	f000 f9ce 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[18] = (uint8_t) eredmeny_16bit_temp[0];
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	3312      	adds	r3, #18
 80026e0:	7b3a      	ldrb	r2, [r7, #12]
 80026e2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 80026e4:	4b32      	ldr	r3, [pc, #200]	; (80027b0 <Vonalszenzor_operal+0x694>)
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	f107 020c 	add.w	r2, r7, #12
 80026ec:	4611      	mov	r1, r2
 80026ee:	4618      	mov	r0, r3
 80026f0:	f000 f9c2 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[22] = (uint8_t) eredmeny_16bit_temp[0];
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	3316      	adds	r3, #22
 80026f8:	7b3a      	ldrb	r2, [r7, #12]
 80026fa:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80026fc:	481f      	ldr	r0, [pc, #124]	; (800277c <Vonalszenzor_operal+0x660>)
 80026fe:	f000 f95b 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc4e);
 8002702:	482e      	ldr	r0, [pc, #184]	; (80027bc <Vonalszenzor_operal+0x6a0>)
 8002704:	f000 f958 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 8002708:	4b28      	ldr	r3, [pc, #160]	; (80027ac <Vonalszenzor_operal+0x690>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	f107 020c 	add.w	r2, r7, #12
 8002710:	4611      	mov	r1, r2
 8002712:	4618      	mov	r0, r3
 8002714:	f000 f9b0 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[26] = (uint8_t) eredmeny_16bit_temp[0];
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	331a      	adds	r3, #26
 800271c:	7b3a      	ldrb	r2, [r7, #12]
 800271e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 8002720:	4b23      	ldr	r3, [pc, #140]	; (80027b0 <Vonalszenzor_operal+0x694>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	f107 020c 	add.w	r2, r7, #12
 8002728:	4611      	mov	r1, r2
 800272a:	4618      	mov	r0, r3
 800272c:	f000 f9a4 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[30] = (uint8_t) eredmeny_16bit_temp[0];
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	331e      	adds	r3, #30
 8002734:	7b3a      	ldrb	r2, [r7, #12]
 8002736:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002738:	4810      	ldr	r0, [pc, #64]	; (800277c <Vonalszenzor_operal+0x660>)
 800273a:	f000 f93d 	bl	80029b8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta3_adc1e);
 800273e:	4820      	ldr	r0, [pc, #128]	; (80027c0 <Vonalszenzor_operal+0x6a4>)
 8002740:	f000 f93a 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 8002744:	4b1f      	ldr	r3, [pc, #124]	; (80027c4 <Vonalszenzor_operal+0x6a8>)
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	f107 020c 	add.w	r2, r7, #12
 800274c:	4611      	mov	r1, r2
 800274e:	4618      	mov	r0, r3
 8002750:	f000 f992 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[3] = (uint8_t) eredmeny_16bit_temp[0];
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	3303      	adds	r3, #3
 8002758:	7b3a      	ldrb	r2, [r7, #12]
 800275a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 800275c:	4b1a      	ldr	r3, [pc, #104]	; (80027c8 <Vonalszenzor_operal+0x6ac>)
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	f107 020c 	add.w	r2, r7, #12
 8002764:	4611      	mov	r1, r2
 8002766:	4618      	mov	r0, r3
 8002768:	f000 f986 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[7] = (uint8_t) eredmeny_16bit_temp[0];
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	3307      	adds	r3, #7
 8002770:	7b3a      	ldrb	r2, [r7, #12]
 8002772:	701a      	strb	r2, [r3, #0]
 8002774:	e02a      	b.n	80027cc <Vonalszenzor_operal+0x6b0>
 8002776:	bf00      	nop
 8002778:	20000118 	.word	0x20000118
 800277c:	20000004 	.word	0x20000004
 8002780:	20000024 	.word	0x20000024
 8002784:	20000114 	.word	0x20000114
 8002788:	2000001c 	.word	0x2000001c
 800278c:	20000014 	.word	0x20000014
 8002790:	2000010c 	.word	0x2000010c
 8002794:	20000219 	.word	0x20000219
 8002798:	20000115 	.word	0x20000115
 800279c:	20000104 	.word	0x20000104
 80027a0:	200000fc 	.word	0x200000fc
 80027a4:	200000f4 	.word	0x200000f4
 80027a8:	200000ec 	.word	0x200000ec
 80027ac:	20000112 	.word	0x20000112
 80027b0:	20000116 	.word	0x20000116
 80027b4:	200000e4 	.word	0x200000e4
 80027b8:	200000dc 	.word	0x200000dc
 80027bc:	200000d4 	.word	0x200000d4
 80027c0:	200000cc 	.word	0x200000cc
 80027c4:	20000113 	.word	0x20000113
 80027c8:	20000117 	.word	0x20000117
	Vonalszenzor_minta_kuldes(leszed);
 80027cc:	486e      	ldr	r0, [pc, #440]	; (8002988 <Vonalszenzor_operal+0x86c>)
 80027ce:	f000 f8f3 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc2e);
 80027d2:	486e      	ldr	r0, [pc, #440]	; (800298c <Vonalszenzor_operal+0x870>)
 80027d4:	f000 f8f0 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 80027d8:	4b6d      	ldr	r3, [pc, #436]	; (8002990 <Vonalszenzor_operal+0x874>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	f107 020c 	add.w	r2, r7, #12
 80027e0:	4611      	mov	r1, r2
 80027e2:	4618      	mov	r0, r3
 80027e4:	f000 f948 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[11] = (uint8_t) eredmeny_16bit_temp[0];
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	330b      	adds	r3, #11
 80027ec:	7b3a      	ldrb	r2, [r7, #12]
 80027ee:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 80027f0:	4b68      	ldr	r3, [pc, #416]	; (8002994 <Vonalszenzor_operal+0x878>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	f107 020c 	add.w	r2, r7, #12
 80027f8:	4611      	mov	r1, r2
 80027fa:	4618      	mov	r0, r3
 80027fc:	f000 f93c 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[15] = (uint8_t) eredmeny_16bit_temp[0] +2;
 8002800:	7b3a      	ldrb	r2, [r7, #12]
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	330f      	adds	r3, #15
 8002806:	3202      	adds	r2, #2
 8002808:	b2d2      	uxtb	r2, r2
 800280a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800280c:	485e      	ldr	r0, [pc, #376]	; (8002988 <Vonalszenzor_operal+0x86c>)
 800280e:	f000 f8d3 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc3e);
 8002812:	4861      	ldr	r0, [pc, #388]	; (8002998 <Vonalszenzor_operal+0x87c>)
 8002814:	f000 f8d0 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 8002818:	4b5d      	ldr	r3, [pc, #372]	; (8002990 <Vonalszenzor_operal+0x874>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	f107 020c 	add.w	r2, r7, #12
 8002820:	4611      	mov	r1, r2
 8002822:	4618      	mov	r0, r3
 8002824:	f000 f928 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[19] = (uint8_t) eredmeny_16bit_temp[0];
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	3313      	adds	r3, #19
 800282c:	7b3a      	ldrb	r2, [r7, #12]
 800282e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002830:	4b58      	ldr	r3, [pc, #352]	; (8002994 <Vonalszenzor_operal+0x878>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	f107 020c 	add.w	r2, r7, #12
 8002838:	4611      	mov	r1, r2
 800283a:	4618      	mov	r0, r3
 800283c:	f000 f91c 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[23] = (uint8_t) eredmeny_16bit_temp[0];
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	3317      	adds	r3, #23
 8002844:	7b3a      	ldrb	r2, [r7, #12]
 8002846:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002848:	484f      	ldr	r0, [pc, #316]	; (8002988 <Vonalszenzor_operal+0x86c>)
 800284a:	f000 f8b5 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc4e);
 800284e:	4853      	ldr	r0, [pc, #332]	; (800299c <Vonalszenzor_operal+0x880>)
 8002850:	f000 f8b2 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 8002854:	4b4e      	ldr	r3, [pc, #312]	; (8002990 <Vonalszenzor_operal+0x874>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	f107 020c 	add.w	r2, r7, #12
 800285c:	4611      	mov	r1, r2
 800285e:	4618      	mov	r0, r3
 8002860:	f000 f90a 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[27] = (uint8_t) eredmeny_16bit_temp[0];
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	331b      	adds	r3, #27
 8002868:	7b3a      	ldrb	r2, [r7, #12]
 800286a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 800286c:	4b49      	ldr	r3, [pc, #292]	; (8002994 <Vonalszenzor_operal+0x878>)
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	f107 020c 	add.w	r2, r7, #12
 8002874:	4611      	mov	r1, r2
 8002876:	4618      	mov	r0, r3
 8002878:	f000 f8fe 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[31] = (uint8_t) eredmeny_16bit_temp[0];
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	331f      	adds	r3, #31
 8002880:	7b3a      	ldrb	r2, [r7, #12]
 8002882:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002884:	4840      	ldr	r0, [pc, #256]	; (8002988 <Vonalszenzor_operal+0x86c>)
 8002886:	f000 f897 	bl	80029b8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta4_adc1e);
 800288a:	4845      	ldr	r0, [pc, #276]	; (80029a0 <Vonalszenzor_operal+0x884>)
 800288c:	f000 f894 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 8002890:	4b44      	ldr	r3, [pc, #272]	; (80029a4 <Vonalszenzor_operal+0x888>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	f107 020c 	add.w	r2, r7, #12
 8002898:	4611      	mov	r1, r2
 800289a:	4618      	mov	r0, r3
 800289c:	f000 f8ec 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[4] = (uint8_t) eredmeny_16bit_temp[0];
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	3304      	adds	r3, #4
 80028a4:	7b3a      	ldrb	r2, [r7, #12]
 80028a6:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 80028a8:	4b3f      	ldr	r3, [pc, #252]	; (80029a8 <Vonalszenzor_operal+0x88c>)
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	f107 020c 	add.w	r2, r7, #12
 80028b0:	4611      	mov	r1, r2
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 f8e0 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[8] = (uint8_t) eredmeny_16bit_temp[0] +2;
 80028b8:	7b3a      	ldrb	r2, [r7, #12]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	3308      	adds	r3, #8
 80028be:	3202      	adds	r2, #2
 80028c0:	b2d2      	uxtb	r2, r2
 80028c2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80028c4:	4830      	ldr	r0, [pc, #192]	; (8002988 <Vonalszenzor_operal+0x86c>)
 80028c6:	f000 f877 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc2e);
 80028ca:	4838      	ldr	r0, [pc, #224]	; (80029ac <Vonalszenzor_operal+0x890>)
 80028cc:	f000 f874 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 80028d0:	4b34      	ldr	r3, [pc, #208]	; (80029a4 <Vonalszenzor_operal+0x888>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	f107 020c 	add.w	r2, r7, #12
 80028d8:	4611      	mov	r1, r2
 80028da:	4618      	mov	r0, r3
 80028dc:	f000 f8cc 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[12] = (uint8_t) eredmeny_16bit_temp[0];
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	330c      	adds	r3, #12
 80028e4:	7b3a      	ldrb	r2, [r7, #12]
 80028e6:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 80028e8:	4b2f      	ldr	r3, [pc, #188]	; (80029a8 <Vonalszenzor_operal+0x88c>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	f107 020c 	add.w	r2, r7, #12
 80028f0:	4611      	mov	r1, r2
 80028f2:	4618      	mov	r0, r3
 80028f4:	f000 f8c0 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[16] = (uint8_t) eredmeny_16bit_temp[0];
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	3310      	adds	r3, #16
 80028fc:	7b3a      	ldrb	r2, [r7, #12]
 80028fe:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002900:	4821      	ldr	r0, [pc, #132]	; (8002988 <Vonalszenzor_operal+0x86c>)
 8002902:	f000 f859 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc3e);
 8002906:	482a      	ldr	r0, [pc, #168]	; (80029b0 <Vonalszenzor_operal+0x894>)
 8002908:	f000 f856 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 800290c:	4b25      	ldr	r3, [pc, #148]	; (80029a4 <Vonalszenzor_operal+0x888>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	f107 020c 	add.w	r2, r7, #12
 8002914:	4611      	mov	r1, r2
 8002916:	4618      	mov	r0, r3
 8002918:	f000 f8ae 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[20] = (uint8_t) eredmeny_16bit_temp[0];
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	3314      	adds	r3, #20
 8002920:	7b3a      	ldrb	r2, [r7, #12]
 8002922:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002924:	4b20      	ldr	r3, [pc, #128]	; (80029a8 <Vonalszenzor_operal+0x88c>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	f107 020c 	add.w	r2, r7, #12
 800292c:	4611      	mov	r1, r2
 800292e:	4618      	mov	r0, r3
 8002930:	f000 f8a2 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[24] = (uint8_t) eredmeny_16bit_temp[0];
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	3318      	adds	r3, #24
 8002938:	7b3a      	ldrb	r2, [r7, #12]
 800293a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800293c:	4812      	ldr	r0, [pc, #72]	; (8002988 <Vonalszenzor_operal+0x86c>)
 800293e:	f000 f83b 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc4e);
 8002942:	481c      	ldr	r0, [pc, #112]	; (80029b4 <Vonalszenzor_operal+0x898>)
 8002944:	f000 f838 	bl	80029b8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 8002948:	4b16      	ldr	r3, [pc, #88]	; (80029a4 <Vonalszenzor_operal+0x888>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	f107 020c 	add.w	r2, r7, #12
 8002950:	4611      	mov	r1, r2
 8002952:	4618      	mov	r0, r3
 8002954:	f000 f890 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[28] = (uint8_t) eredmeny_16bit_temp[0];
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	331c      	adds	r3, #28
 800295c:	7b3a      	ldrb	r2, [r7, #12]
 800295e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002960:	4b11      	ldr	r3, [pc, #68]	; (80029a8 <Vonalszenzor_operal+0x88c>)
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	f107 020c 	add.w	r2, r7, #12
 8002968:	4611      	mov	r1, r2
 800296a:	4618      	mov	r0, r3
 800296c:	f000 f884 	bl	8002a78 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[32] = (uint8_t) eredmeny_16bit_temp[0];
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	3320      	adds	r3, #32
 8002974:	7b3a      	ldrb	r2, [r7, #12]
 8002976:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002978:	4803      	ldr	r0, [pc, #12]	; (8002988 <Vonalszenzor_operal+0x86c>)
 800297a:	f000 f81d 	bl	80029b8 <Vonalszenzor_minta_kuldes>
}
 800297e:	bf00      	nop
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	20000004 	.word	0x20000004
 800298c:	200000c4 	.word	0x200000c4
 8002990:	20000113 	.word	0x20000113
 8002994:	20000117 	.word	0x20000117
 8002998:	200000bc 	.word	0x200000bc
 800299c:	200000b4 	.word	0x200000b4
 80029a0:	200000ac 	.word	0x200000ac
 80029a4:	20000114 	.word	0x20000114
 80029a8:	20000118 	.word	0x20000118
 80029ac:	200000a4 	.word	0x200000a4
 80029b0:	2000009c 	.word	0x2000009c
 80029b4:	20000094 	.word	0x20000094

080029b8 <Vonalszenzor_minta_kuldes>:

void Vonalszenzor_minta_kuldes(uint8_t* minta) {
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);	// PC4: Von_latch1  0
 80029c0:	2200      	movs	r2, #0
 80029c2:	2110      	movs	r1, #16
 80029c4:	480d      	ldr	r0, [pc, #52]	; (80029fc <Vonalszenzor_minta_kuldes+0x44>)
 80029c6:	f003 ff47 	bl	8006858 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);	// PB1: Von_latch2  0
 80029ca:	2200      	movs	r2, #0
 80029cc:	2102      	movs	r1, #2
 80029ce:	480c      	ldr	r0, [pc, #48]	; (8002a00 <Vonalszenzor_minta_kuldes+0x48>)
 80029d0:	f003 ff42 	bl	8006858 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, minta, 6, 100);				// minta kikuldes
 80029d4:	2364      	movs	r3, #100	; 0x64
 80029d6:	2206      	movs	r2, #6
 80029d8:	6879      	ldr	r1, [r7, #4]
 80029da:	480a      	ldr	r0, [pc, #40]	; (8002a04 <Vonalszenzor_minta_kuldes+0x4c>)
 80029dc:	f006 f872 	bl	8008ac4 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);		// PC4: Von_latch1  1
 80029e0:	2201      	movs	r2, #1
 80029e2:	2110      	movs	r1, #16
 80029e4:	4805      	ldr	r0, [pc, #20]	; (80029fc <Vonalszenzor_minta_kuldes+0x44>)
 80029e6:	f003 ff37 	bl	8006858 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);		// PB1: Von_latch2  1
 80029ea:	2201      	movs	r2, #1
 80029ec:	2102      	movs	r1, #2
 80029ee:	4804      	ldr	r0, [pc, #16]	; (8002a00 <Vonalszenzor_minta_kuldes+0x48>)
 80029f0:	f003 ff32 	bl	8006858 <HAL_GPIO_WritePin>
}
 80029f4:	bf00      	nop
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40020800 	.word	0x40020800
 8002a00:	40020400 	.word	0x40020400
 8002a04:	20000304 	.word	0x20000304

08002a08 <Vonalas_tombok_torlese>:

void Vonalas_tombok_torlese(void) {
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
	for(int i=0; i < 5; i++) {		/* 5: vonalak_elso[] es _hatso merete */
 8002a0e:	2300      	movs	r3, #0
 8002a10:	607b      	str	r3, [r7, #4]
 8002a12:	e00c      	b.n	8002a2e <Vonalas_tombok_torlese+0x26>
		vonalak_h[i] = '-';
 8002a14:	4a14      	ldr	r2, [pc, #80]	; (8002a68 <Vonalas_tombok_torlese+0x60>)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4413      	add	r3, r2
 8002a1a:	222d      	movs	r2, #45	; 0x2d
 8002a1c:	701a      	strb	r2, [r3, #0]
		vonalak_e[i] = '-';
 8002a1e:	4a13      	ldr	r2, [pc, #76]	; (8002a6c <Vonalas_tombok_torlese+0x64>)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4413      	add	r3, r2
 8002a24:	222d      	movs	r2, #45	; 0x2d
 8002a26:	701a      	strb	r2, [r3, #0]
	for(int i=0; i < 5; i++) {		/* 5: vonalak_elso[] es _hatso merete */
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	607b      	str	r3, [r7, #4]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b04      	cmp	r3, #4
 8002a32:	ddef      	ble.n	8002a14 <Vonalas_tombok_torlese+0xc>
	}
	for(int i=1; i < 33; i++) {		/* 1-32: vonal_eredmeny_elso[] es _hatso merete; 0. elem az fix 0 erteku */
 8002a34:	2301      	movs	r3, #1
 8002a36:	603b      	str	r3, [r7, #0]
 8002a38:	e00c      	b.n	8002a54 <Vonalas_tombok_torlese+0x4c>
		vonal_eredmeny_h[i] = 0;
 8002a3a:	4a0d      	ldr	r2, [pc, #52]	; (8002a70 <Vonalas_tombok_torlese+0x68>)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	4413      	add	r3, r2
 8002a40:	2200      	movs	r2, #0
 8002a42:	701a      	strb	r2, [r3, #0]
		vonal_eredmeny_e[i] = 0;
 8002a44:	4a0b      	ldr	r2, [pc, #44]	; (8002a74 <Vonalas_tombok_torlese+0x6c>)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	4413      	add	r3, r2
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	701a      	strb	r2, [r3, #0]
	for(int i=1; i < 33; i++) {		/* 1-32: vonal_eredmeny_elso[] es _hatso merete; 0. elem az fix 0 erteku */
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	3301      	adds	r3, #1
 8002a52:	603b      	str	r3, [r7, #0]
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	2b20      	cmp	r3, #32
 8002a58:	ddef      	ble.n	8002a3a <Vonalas_tombok_torlese+0x32>
	}
}
 8002a5a:	bf00      	nop
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	20000130 	.word	0x20000130
 8002a6c:	20000138 	.word	0x20000138
 8002a70:	2000021c 	.word	0x2000021c
 8002a74:	20000240 	.word	0x20000240

08002a78 <Vonalszenzor_meres_kiolvasas>:

void Vonalszenzor_meres_kiolvasas(uint8_t chanel, uint8_t* eredmeny) {
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	4603      	mov	r3, r0
 8002a80:	6039      	str	r1, [r7, #0]
 8002a82:	71fb      	strb	r3, [r7, #7]
	uint8_t temp1[2]= {chanel,0};
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	733b      	strb	r3, [r7, #12]
 8002a88:	2300      	movs	r3, #0
 8002a8a:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&hspi1, temp1, 2, 100);
 8002a8c:	f107 010c 	add.w	r1, r7, #12
 8002a90:	2364      	movs	r3, #100	; 0x64
 8002a92:	2202      	movs	r2, #2
 8002a94:	4806      	ldr	r0, [pc, #24]	; (8002ab0 <Vonalszenzor_meres_kiolvasas+0x38>)
 8002a96:	f006 f815 	bl	8008ac4 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, eredmeny, 2, 100);
 8002a9a:	2364      	movs	r3, #100	; 0x64
 8002a9c:	2202      	movs	r2, #2
 8002a9e:	6839      	ldr	r1, [r7, #0]
 8002aa0:	4803      	ldr	r0, [pc, #12]	; (8002ab0 <Vonalszenzor_meres_kiolvasas+0x38>)
 8002aa2:	f006 f95b 	bl	8008d5c <HAL_SPI_Receive>
}
 8002aa6:	bf00      	nop
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	20001720 	.word	0x20001720

08002ab4 <Vonalas_tombok_feltoltese>:

void Vonalas_tombok_feltoltese(void) {
 8002ab4:	b5b0      	push	{r4, r5, r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
	for(int poz=1; poz < 33-1; poz++) {
 8002aba:	2301      	movs	r3, #1
 8002abc:	617b      	str	r3, [r7, #20]
 8002abe:	e10c      	b.n	8002cda <Vonalas_tombok_feltoltese+0x226>
	// 33 -1: 31-ig megyunk, mert a 32. sosem lehet egy 2 szeles vonal jobb szele
		if(VONAL_THRESHOLD_E < vonal_eredmeny_e[poz]) {
 8002ac0:	4a8a      	ldr	r2, [pc, #552]	; (8002cec <Vonalas_tombok_feltoltese+0x238>)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7fd fcef 	bl	80004ac <__aeabi_i2d>
 8002ace:	4b88      	ldr	r3, [pc, #544]	; (8002cf0 <Vonalas_tombok_feltoltese+0x23c>)
 8002ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad4:	f7fd ffe4 	bl	8000aa0 <__aeabi_dcmpgt>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d075      	beq.n	8002bca <Vonalas_tombok_feltoltese+0x116>
			if(VONAL_THRESHOLD_E < vonal_eredmeny_e[poz+1]) {
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	4a82      	ldr	r2, [pc, #520]	; (8002cec <Vonalas_tombok_feltoltese+0x238>)
 8002ae4:	5cd3      	ldrb	r3, [r2, r3]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7fd fce0 	bl	80004ac <__aeabi_i2d>
 8002aec:	4b80      	ldr	r3, [pc, #512]	; (8002cf0 <Vonalas_tombok_feltoltese+0x23c>)
 8002aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af2:	f7fd ffd5 	bl	8000aa0 <__aeabi_dcmpgt>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d022      	beq.n	8002b42 <Vonalas_tombok_feltoltese+0x8e>
				if(vonal_eredmeny_e[poz-1] <= VONAL_THRESHOLD_E) {
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	3b01      	subs	r3, #1
 8002b00:	4a7a      	ldr	r2, [pc, #488]	; (8002cec <Vonalas_tombok_feltoltese+0x238>)
 8002b02:	5cd3      	ldrb	r3, [r2, r3]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7fd fcd1 	bl	80004ac <__aeabi_i2d>
 8002b0a:	4b79      	ldr	r3, [pc, #484]	; (8002cf0 <Vonalas_tombok_feltoltese+0x23c>)
 8002b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b10:	f7fd ffb2 	bl	8000a78 <__aeabi_dcmple>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d057      	beq.n	8002bca <Vonalas_tombok_feltoltese+0x116>
					int i = 0;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	613b      	str	r3, [r7, #16]
					while(vonalak_e[i] != '-') {
 8002b1e:	e002      	b.n	8002b26 <Vonalas_tombok_feltoltese+0x72>
						i++;
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	3301      	adds	r3, #1
 8002b24:	613b      	str	r3, [r7, #16]
					while(vonalak_e[i] != '-') {
 8002b26:	4a73      	ldr	r2, [pc, #460]	; (8002cf4 <Vonalas_tombok_feltoltese+0x240>)
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	2b2d      	cmp	r3, #45	; 0x2d
 8002b30:	d1f6      	bne.n	8002b20 <Vonalas_tombok_feltoltese+0x6c>
					}
					vonalak_e[i] = poz;
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	b2d9      	uxtb	r1, r3
 8002b36:	4a6f      	ldr	r2, [pc, #444]	; (8002cf4 <Vonalas_tombok_feltoltese+0x240>)
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	460a      	mov	r2, r1
 8002b3e:	701a      	strb	r2, [r3, #0]
 8002b40:	e043      	b.n	8002bca <Vonalas_tombok_feltoltese+0x116>
				}
			} else {
				if(vonal_eredmeny_e[poz-1] <= VONAL_THRESHOLD_E) {
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	3b01      	subs	r3, #1
 8002b46:	4a69      	ldr	r2, [pc, #420]	; (8002cec <Vonalas_tombok_feltoltese+0x238>)
 8002b48:	5cd3      	ldrb	r3, [r2, r3]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7fd fcae 	bl	80004ac <__aeabi_i2d>
 8002b50:	4b67      	ldr	r3, [pc, #412]	; (8002cf0 <Vonalas_tombok_feltoltese+0x23c>)
 8002b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b56:	f7fd ff8f 	bl	8000a78 <__aeabi_dcmple>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d034      	beq.n	8002bca <Vonalas_tombok_feltoltese+0x116>
					if(VONAL_THRESHOLD_E + 1 < vonal_eredmeny_e[poz-1] + vonal_eredmeny_e[poz+1]) {
 8002b60:	4b63      	ldr	r3, [pc, #396]	; (8002cf0 <Vonalas_tombok_feltoltese+0x23c>)
 8002b62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b66:	f04f 0200 	mov.w	r2, #0
 8002b6a:	4b63      	ldr	r3, [pc, #396]	; (8002cf8 <Vonalas_tombok_feltoltese+0x244>)
 8002b6c:	f7fd fb52 	bl	8000214 <__adddf3>
 8002b70:	4602      	mov	r2, r0
 8002b72:	460b      	mov	r3, r1
 8002b74:	4614      	mov	r4, r2
 8002b76:	461d      	mov	r5, r3
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	4a5b      	ldr	r2, [pc, #364]	; (8002cec <Vonalas_tombok_feltoltese+0x238>)
 8002b7e:	5cd3      	ldrb	r3, [r2, r3]
 8002b80:	4619      	mov	r1, r3
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	3301      	adds	r3, #1
 8002b86:	4a59      	ldr	r2, [pc, #356]	; (8002cec <Vonalas_tombok_feltoltese+0x238>)
 8002b88:	5cd3      	ldrb	r3, [r2, r3]
 8002b8a:	440b      	add	r3, r1
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7fd fc8d 	bl	80004ac <__aeabi_i2d>
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	4620      	mov	r0, r4
 8002b98:	4629      	mov	r1, r5
 8002b9a:	f7fd ff63 	bl	8000a64 <__aeabi_dcmplt>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d012      	beq.n	8002bca <Vonalas_tombok_feltoltese+0x116>
						int j = 0;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	60fb      	str	r3, [r7, #12]
						while(vonalak_e[j] != '-') {
 8002ba8:	e002      	b.n	8002bb0 <Vonalas_tombok_feltoltese+0xfc>
							j++;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	3301      	adds	r3, #1
 8002bae:	60fb      	str	r3, [r7, #12]
						while(vonalak_e[j] != '-') {
 8002bb0:	4a50      	ldr	r2, [pc, #320]	; (8002cf4 <Vonalas_tombok_feltoltese+0x240>)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	4413      	add	r3, r2
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	2b2d      	cmp	r3, #45	; 0x2d
 8002bba:	d1f6      	bne.n	8002baa <Vonalas_tombok_feltoltese+0xf6>
						}
						vonalak_e[j] = poz;
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	b2d9      	uxtb	r1, r3
 8002bc0:	4a4c      	ldr	r2, [pc, #304]	; (8002cf4 <Vonalas_tombok_feltoltese+0x240>)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	460a      	mov	r2, r1
 8002bc8:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
		if(VONAL_THRESHOLD_H < vonal_eredmeny_h[poz]) {
 8002bca:	4a4c      	ldr	r2, [pc, #304]	; (8002cfc <Vonalas_tombok_feltoltese+0x248>)
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	4413      	add	r3, r2
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7fd fc6a 	bl	80004ac <__aeabi_i2d>
 8002bd8:	4b49      	ldr	r3, [pc, #292]	; (8002d00 <Vonalas_tombok_feltoltese+0x24c>)
 8002bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bde:	f7fd ff5f 	bl	8000aa0 <__aeabi_dcmpgt>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d075      	beq.n	8002cd4 <Vonalas_tombok_feltoltese+0x220>
			if(VONAL_THRESHOLD_H < vonal_eredmeny_h[poz+1]) {
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	3301      	adds	r3, #1
 8002bec:	4a43      	ldr	r2, [pc, #268]	; (8002cfc <Vonalas_tombok_feltoltese+0x248>)
 8002bee:	5cd3      	ldrb	r3, [r2, r3]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7fd fc5b 	bl	80004ac <__aeabi_i2d>
 8002bf6:	4b42      	ldr	r3, [pc, #264]	; (8002d00 <Vonalas_tombok_feltoltese+0x24c>)
 8002bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfc:	f7fd ff50 	bl	8000aa0 <__aeabi_dcmpgt>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d022      	beq.n	8002c4c <Vonalas_tombok_feltoltese+0x198>
				if(vonal_eredmeny_h[poz-1] <= VONAL_THRESHOLD_H) {
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	4a3c      	ldr	r2, [pc, #240]	; (8002cfc <Vonalas_tombok_feltoltese+0x248>)
 8002c0c:	5cd3      	ldrb	r3, [r2, r3]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7fd fc4c 	bl	80004ac <__aeabi_i2d>
 8002c14:	4b3a      	ldr	r3, [pc, #232]	; (8002d00 <Vonalas_tombok_feltoltese+0x24c>)
 8002c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c1a:	f7fd ff2d 	bl	8000a78 <__aeabi_dcmple>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d057      	beq.n	8002cd4 <Vonalas_tombok_feltoltese+0x220>
					int k = 0;
 8002c24:	2300      	movs	r3, #0
 8002c26:	60bb      	str	r3, [r7, #8]
					while(vonalak_h[k] != '-') {
 8002c28:	e002      	b.n	8002c30 <Vonalas_tombok_feltoltese+0x17c>
						k++;
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	60bb      	str	r3, [r7, #8]
					while(vonalak_h[k] != '-') {
 8002c30:	4a34      	ldr	r2, [pc, #208]	; (8002d04 <Vonalas_tombok_feltoltese+0x250>)
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	4413      	add	r3, r2
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	2b2d      	cmp	r3, #45	; 0x2d
 8002c3a:	d1f6      	bne.n	8002c2a <Vonalas_tombok_feltoltese+0x176>
					}
					vonalak_h[k] = poz;
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	b2d9      	uxtb	r1, r3
 8002c40:	4a30      	ldr	r2, [pc, #192]	; (8002d04 <Vonalas_tombok_feltoltese+0x250>)
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	4413      	add	r3, r2
 8002c46:	460a      	mov	r2, r1
 8002c48:	701a      	strb	r2, [r3, #0]
 8002c4a:	e043      	b.n	8002cd4 <Vonalas_tombok_feltoltese+0x220>
				}
			} else {
				if(vonal_eredmeny_h[poz-1] <= VONAL_THRESHOLD_H) {
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	4a2a      	ldr	r2, [pc, #168]	; (8002cfc <Vonalas_tombok_feltoltese+0x248>)
 8002c52:	5cd3      	ldrb	r3, [r2, r3]
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7fd fc29 	bl	80004ac <__aeabi_i2d>
 8002c5a:	4b29      	ldr	r3, [pc, #164]	; (8002d00 <Vonalas_tombok_feltoltese+0x24c>)
 8002c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c60:	f7fd ff0a 	bl	8000a78 <__aeabi_dcmple>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d034      	beq.n	8002cd4 <Vonalas_tombok_feltoltese+0x220>
					if(VONAL_THRESHOLD_H + 1 < vonal_eredmeny_h[poz-1] + vonal_eredmeny_h[poz+1]) {
 8002c6a:	4b25      	ldr	r3, [pc, #148]	; (8002d00 <Vonalas_tombok_feltoltese+0x24c>)
 8002c6c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c70:	f04f 0200 	mov.w	r2, #0
 8002c74:	4b20      	ldr	r3, [pc, #128]	; (8002cf8 <Vonalas_tombok_feltoltese+0x244>)
 8002c76:	f7fd facd 	bl	8000214 <__adddf3>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	4614      	mov	r4, r2
 8002c80:	461d      	mov	r5, r3
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	3b01      	subs	r3, #1
 8002c86:	4a1d      	ldr	r2, [pc, #116]	; (8002cfc <Vonalas_tombok_feltoltese+0x248>)
 8002c88:	5cd3      	ldrb	r3, [r2, r3]
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	4a1a      	ldr	r2, [pc, #104]	; (8002cfc <Vonalas_tombok_feltoltese+0x248>)
 8002c92:	5cd3      	ldrb	r3, [r2, r3]
 8002c94:	440b      	add	r3, r1
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fd fc08 	bl	80004ac <__aeabi_i2d>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	4620      	mov	r0, r4
 8002ca2:	4629      	mov	r1, r5
 8002ca4:	f7fd fede 	bl	8000a64 <__aeabi_dcmplt>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d012      	beq.n	8002cd4 <Vonalas_tombok_feltoltese+0x220>
						int l = 0;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	607b      	str	r3, [r7, #4]
						while(vonalak_h[l] != '-') {
 8002cb2:	e002      	b.n	8002cba <Vonalas_tombok_feltoltese+0x206>
							l++;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	607b      	str	r3, [r7, #4]
						while(vonalak_h[l] != '-') {
 8002cba:	4a12      	ldr	r2, [pc, #72]	; (8002d04 <Vonalas_tombok_feltoltese+0x250>)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	2b2d      	cmp	r3, #45	; 0x2d
 8002cc4:	d1f6      	bne.n	8002cb4 <Vonalas_tombok_feltoltese+0x200>
						}
						vonalak_h[l] = poz;
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	b2d9      	uxtb	r1, r3
 8002cca:	4a0e      	ldr	r2, [pc, #56]	; (8002d04 <Vonalas_tombok_feltoltese+0x250>)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4413      	add	r3, r2
 8002cd0:	460a      	mov	r2, r1
 8002cd2:	701a      	strb	r2, [r3, #0]
	for(int poz=1; poz < 33-1; poz++) {
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	617b      	str	r3, [r7, #20]
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	2b1f      	cmp	r3, #31
 8002cde:	f77f aeef 	ble.w	8002ac0 <Vonalas_tombok_feltoltese+0xc>
	}
	/*for(int poz=1; poz < 33-1; poz++) {
	// 33 -1: 31-ig megyunk, mert a 32. sosem lehet egy 2 szeles vonal jobb szele

	}*/
}
 8002ce2:	bf00      	nop
 8002ce4:	bf00      	nop
 8002ce6:	3718      	adds	r7, #24
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bdb0      	pop	{r4, r5, r7, pc}
 8002cec:	20000240 	.word	0x20000240
 8002cf0:	20000128 	.word	0x20000128
 8002cf4:	20000138 	.word	0x20000138
 8002cf8:	3ff00000 	.word	0x3ff00000
 8002cfc:	2000021c 	.word	0x2000021c
 8002d00:	20000120 	.word	0x20000120
 8002d04:	20000130 	.word	0x20000130

08002d08 <Irany_valaszto>:

void Irany_valaszto(void) {
 8002d08:	b5b0      	push	{r4, r5, r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
	if(keresztezodesben == false) {
 8002d0e:	4b62      	ldr	r3, [pc, #392]	; (8002e98 <Irany_valaszto+0x190>)
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	f083 0301 	eor.w	r3, r3, #1
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 8099 	beq.w	8002e50 <Irany_valaszto+0x148>
		if(vonalak_e[1] < 33) {
 8002d1e:	4b5f      	ldr	r3, [pc, #380]	; (8002e9c <Irany_valaszto+0x194>)
 8002d20:	785b      	ldrb	r3, [r3, #1]
 8002d22:	2b20      	cmp	r3, #32
 8002d24:	f200 80a5 	bhi.w	8002e72 <Irany_valaszto+0x16a>
			bool ok = true;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	71fb      	strb	r3, [r7, #7]
			int i = 0;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	603b      	str	r3, [r7, #0]
			while(vonalak_e[i] < 33) {		//kulonben '-' van benne, ami 45
 8002d30:	e03e      	b.n	8002db0 <Irany_valaszto+0xa8>
				if((-8 > vonal_kovetni_e - (vonalak_e[i] - 16))  ||  (vonal_kovetni_e - (vonalak_e[i] - 16) > 8)) {
 8002d32:	4b5b      	ldr	r3, [pc, #364]	; (8002ea0 <Irany_valaszto+0x198>)
 8002d34:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002d38:	4a58      	ldr	r2, [pc, #352]	; (8002e9c <Irany_valaszto+0x194>)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	3b10      	subs	r3, #16
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fd fbb2 	bl	80004ac <__aeabi_i2d>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4620      	mov	r0, r4
 8002d4e:	4629      	mov	r1, r5
 8002d50:	f7fd fa5e 	bl	8000210 <__aeabi_dsub>
 8002d54:	4602      	mov	r2, r0
 8002d56:	460b      	mov	r3, r1
 8002d58:	4610      	mov	r0, r2
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	f04f 0200 	mov.w	r2, #0
 8002d60:	4b50      	ldr	r3, [pc, #320]	; (8002ea4 <Irany_valaszto+0x19c>)
 8002d62:	f7fd fe7f 	bl	8000a64 <__aeabi_dcmplt>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d11c      	bne.n	8002da6 <Irany_valaszto+0x9e>
 8002d6c:	4b4c      	ldr	r3, [pc, #304]	; (8002ea0 <Irany_valaszto+0x198>)
 8002d6e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002d72:	4a4a      	ldr	r2, [pc, #296]	; (8002e9c <Irany_valaszto+0x194>)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	4413      	add	r3, r2
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	3b10      	subs	r3, #16
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7fd fb95 	bl	80004ac <__aeabi_i2d>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4620      	mov	r0, r4
 8002d88:	4629      	mov	r1, r5
 8002d8a:	f7fd fa41 	bl	8000210 <__aeabi_dsub>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	460b      	mov	r3, r1
 8002d92:	4610      	mov	r0, r2
 8002d94:	4619      	mov	r1, r3
 8002d96:	f04f 0200 	mov.w	r2, #0
 8002d9a:	4b43      	ldr	r3, [pc, #268]	; (8002ea8 <Irany_valaszto+0x1a0>)
 8002d9c:	f7fd fe80 	bl	8000aa0 <__aeabi_dcmpgt>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <Irany_valaszto+0xa2>
					//if((-9.5 > vonal_kovetni_h - (vonalak_h[i] - 16))  ||  (vonal_kovetni_h - (vonalak_h[i] - 16) > 9.5)) {
				// ha barhol van olyan vonal, ami tul messze van az aktualisan kovetettol
						ok = false;
 8002da6:	2300      	movs	r3, #0
 8002da8:	71fb      	strb	r3, [r7, #7]
					//}
				}
				i++;
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	3301      	adds	r3, #1
 8002dae:	603b      	str	r3, [r7, #0]
			while(vonalak_e[i] < 33) {		//kulonben '-' van benne, ami 45
 8002db0:	4a3a      	ldr	r2, [pc, #232]	; (8002e9c <Irany_valaszto+0x194>)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	4413      	add	r3, r2
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	2b20      	cmp	r3, #32
 8002dba:	d9ba      	bls.n	8002d32 <Irany_valaszto+0x2a>
			}
			if(egyenes_cnt < 50)
 8002dbc:	4b3b      	ldr	r3, [pc, #236]	; (8002eac <Irany_valaszto+0x1a4>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	2b31      	cmp	r3, #49	; 0x31
 8002dc2:	d801      	bhi.n	8002dc8 <Irany_valaszto+0xc0>
				ok = false;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	71fb      	strb	r3, [r7, #7]
			if(ok == true) {
 8002dc8:	79fb      	ldrb	r3, [r7, #7]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d051      	beq.n	8002e72 <Irany_valaszto+0x16a>
				kereszt_cnt++;
 8002dce:	4b38      	ldr	r3, [pc, #224]	; (8002eb0 <Irany_valaszto+0x1a8>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	4b36      	ldr	r3, [pc, #216]	; (8002eb0 <Irany_valaszto+0x1a8>)
 8002dd8:	701a      	strb	r2, [r3, #0]
				if(9 < kereszt_cnt) {
 8002dda:	4b35      	ldr	r3, [pc, #212]	; (8002eb0 <Irany_valaszto+0x1a8>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	2b09      	cmp	r3, #9
 8002de0:	d947      	bls.n	8002e72 <Irany_valaszto+0x16a>
					keresztezodesben = true;
 8002de2:	4b2d      	ldr	r3, [pc, #180]	; (8002e98 <Irany_valaszto+0x190>)
 8002de4:	2201      	movs	r2, #1
 8002de6:	701a      	strb	r2, [r3, #0]
					tolatas = false;
 8002de8:	4b32      	ldr	r3, [pc, #200]	; (8002eb4 <Irany_valaszto+0x1ac>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	701a      	strb	r2, [r3, #0]
					aktualis_irany = iranyok[keresztezodes_szam];
 8002dee:	4b32      	ldr	r3, [pc, #200]	; (8002eb8 <Irany_valaszto+0x1b0>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	461a      	mov	r2, r3
 8002df4:	4b31      	ldr	r3, [pc, #196]	; (8002ebc <Irany_valaszto+0x1b4>)
 8002df6:	5c9a      	ldrb	r2, [r3, r2]
 8002df8:	4b31      	ldr	r3, [pc, #196]	; (8002ec0 <Irany_valaszto+0x1b8>)
 8002dfa:	701a      	strb	r2, [r3, #0]
					egyenes_cnt = 0;
 8002dfc:	4b2b      	ldr	r3, [pc, #172]	; (8002eac <Irany_valaszto+0x1a4>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	701a      	strb	r2, [r3, #0]
					kovi_irany = iranyok[keresztezodes_szam + 1];
 8002e02:	4b2d      	ldr	r3, [pc, #180]	; (8002eb8 <Irany_valaszto+0x1b0>)
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	3301      	adds	r3, #1
 8002e08:	4a2c      	ldr	r2, [pc, #176]	; (8002ebc <Irany_valaszto+0x1b4>)
 8002e0a:	5cd2      	ldrb	r2, [r2, r3]
 8002e0c:	4b2d      	ldr	r3, [pc, #180]	; (8002ec4 <Irany_valaszto+0x1bc>)
 8002e0e:	701a      	strb	r2, [r3, #0]
					if(aktualis_irany == 9) {
 8002e10:	4b2b      	ldr	r3, [pc, #172]	; (8002ec0 <Irany_valaszto+0x1b8>)
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	2b09      	cmp	r3, #9
 8002e16:	d10b      	bne.n	8002e30 <Irany_valaszto+0x128>
						motvez_k = motvez_d / 2;	// ez a megallas
 8002e18:	4b2b      	ldr	r3, [pc, #172]	; (8002ec8 <Irany_valaszto+0x1c0>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	0fda      	lsrs	r2, r3, #31
 8002e1e:	4413      	add	r3, r2
 8002e20:	105b      	asrs	r3, r3, #1
 8002e22:	461a      	mov	r2, r3
 8002e24:	4b29      	ldr	r3, [pc, #164]	; (8002ecc <Irany_valaszto+0x1c4>)
 8002e26:	601a      	str	r2, [r3, #0]
						letsGo = false;
 8002e28:	4b29      	ldr	r3, [pc, #164]	; (8002ed0 <Irany_valaszto+0x1c8>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	701a      	strb	r2, [r3, #0]
 8002e2e:	e020      	b.n	8002e72 <Irany_valaszto+0x16a>
					} else {
						//motvez_k = motvez_d / 2;	// ez a megallas
						keresztezodes_szam++;
 8002e30:	4b21      	ldr	r3, [pc, #132]	; (8002eb8 <Irany_valaszto+0x1b0>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	3301      	adds	r3, #1
 8002e36:	b2da      	uxtb	r2, r3
 8002e38:	4b1f      	ldr	r3, [pc, #124]	; (8002eb8 <Irany_valaszto+0x1b0>)
 8002e3a:	701a      	strb	r2, [r3, #0]
						letsGo = true;
 8002e3c:	4b24      	ldr	r3, [pc, #144]	; (8002ed0 <Irany_valaszto+0x1c8>)
 8002e3e:	2201      	movs	r2, #1
 8002e40:	701a      	strb	r2, [r3, #0]
						kormanyzas_agresszivitas = 0.42;
 8002e42:	4924      	ldr	r1, [pc, #144]	; (8002ed4 <Irany_valaszto+0x1cc>)
 8002e44:	a312      	add	r3, pc, #72	; (adr r3, 8002e90 <Irany_valaszto+0x188>)
 8002e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4a:	e9c1 2300 	strd	r2, r3, [r1]
 8002e4e:	e010      	b.n	8002e72 <Irany_valaszto+0x16a>
					}
				}
			}
		}
	} else if(33 < vonalak_e[1] && 50 < egyenes_cnt) {
 8002e50:	4b12      	ldr	r3, [pc, #72]	; (8002e9c <Irany_valaszto+0x194>)
 8002e52:	785b      	ldrb	r3, [r3, #1]
 8002e54:	2b21      	cmp	r3, #33	; 0x21
 8002e56:	d90c      	bls.n	8002e72 <Irany_valaszto+0x16a>
 8002e58:	4b14      	ldr	r3, [pc, #80]	; (8002eac <Irany_valaszto+0x1a4>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	2b32      	cmp	r3, #50	; 0x32
 8002e5e:	d908      	bls.n	8002e72 <Irany_valaszto+0x16a>
		keresztezodesben = false;
 8002e60:	4b0d      	ldr	r3, [pc, #52]	; (8002e98 <Irany_valaszto+0x190>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	701a      	strb	r2, [r3, #0]
		aktualis_irany = 1;
 8002e66:	4b16      	ldr	r3, [pc, #88]	; (8002ec0 <Irany_valaszto+0x1b8>)
 8002e68:	2201      	movs	r2, #1
 8002e6a:	701a      	strb	r2, [r3, #0]
		kereszt_cnt = 0;
 8002e6c:	4b10      	ldr	r3, [pc, #64]	; (8002eb0 <Irany_valaszto+0x1a8>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	701a      	strb	r2, [r3, #0]
	}
	if(egyenes_cnt < 200)
 8002e72:	4b0e      	ldr	r3, [pc, #56]	; (8002eac <Irany_valaszto+0x1a4>)
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	2bc7      	cmp	r3, #199	; 0xc7
 8002e78:	d805      	bhi.n	8002e86 <Irany_valaszto+0x17e>
		egyenes_cnt++;
 8002e7a:	4b0c      	ldr	r3, [pc, #48]	; (8002eac <Irany_valaszto+0x1a4>)
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	b2da      	uxtb	r2, r3
 8002e82:	4b0a      	ldr	r3, [pc, #40]	; (8002eac <Irany_valaszto+0x1a4>)
 8002e84:	701a      	strb	r2, [r3, #0]
}
 8002e86:	bf00      	nop
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bdb0      	pop	{r4, r5, r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	ae147ae1 	.word	0xae147ae1
 8002e94:	3fdae147 	.word	0x3fdae147
 8002e98:	20000279 	.word	0x20000279
 8002e9c:	20000138 	.word	0x20000138
 8002ea0:	20000270 	.word	0x20000270
 8002ea4:	c0200000 	.word	0xc0200000
 8002ea8:	40200000 	.word	0x40200000
 8002eac:	2000027b 	.word	0x2000027b
 8002eb0:	2000027a 	.word	0x2000027a
 8002eb4:	2000027c 	.word	0x2000027c
 8002eb8:	20000278 	.word	0x20000278
 8002ebc:	20000298 	.word	0x20000298
 8002ec0:	2000013d 	.word	0x2000013d
 8002ec4:	2000013e 	.word	0x2000013e
 8002ec8:	20000150 	.word	0x20000150
 8002ecc:	20000154 	.word	0x20000154
 8002ed0:	20000290 	.word	0x20000290
 8002ed4:	20000148 	.word	0x20000148

08002ed8 <Kovetendo_vonal_valaszto>:

void Kovetendo_vonal_valaszto(double* elso, double* hatso, uint8_t irany) {
 8002ed8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002edc:	b092      	sub	sp, #72	; 0x48
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6178      	str	r0, [r7, #20]
 8002ee2:	6139      	str	r1, [r7, #16]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	73fb      	strb	r3, [r7, #15]
	double elso_sum = 0.0;
 8002ee8:	f04f 0200 	mov.w	r2, #0
 8002eec:	f04f 0300 	mov.w	r3, #0
 8002ef0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double hatso_sum = 0.0;
 8002ef4:	f04f 0200 	mov.w	r2, #0
 8002ef8:	f04f 0300 	mov.w	r3, #0
 8002efc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double e_db = 0.0001;
 8002f00:	a399      	add	r3, pc, #612	; (adr r3, 8003168 <Kovetendo_vonal_valaszto+0x290>)
 8002f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f06:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	double h_db = 0.0001;
 8002f0a:	a397      	add	r3, pc, #604	; (adr r3, 8003168 <Kovetendo_vonal_valaszto+0x290>)
 8002f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f10:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	if(irany == 0) {							// jobbra at
 8002f14:	7bfb      	ldrb	r3, [r7, #15]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	f040 8083 	bne.w	8003022 <Kovetendo_vonal_valaszto+0x14a>
		*elso = vonalak_e[0] - 16;
 8002f1c:	4b8c      	ldr	r3, [pc, #560]	; (8003150 <Kovetendo_vonal_valaszto+0x278>)
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	3b10      	subs	r3, #16
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7fd fac2 	bl	80004ac <__aeabi_i2d>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	460b      	mov	r3, r1
 8002f2c:	6979      	ldr	r1, [r7, #20]
 8002f2e:	e9c1 2300 	strd	r2, r3, [r1]
		for(int i=0; i < 2; i++) {				// 6: vonalak[] merete
 8002f32:	2300      	movs	r3, #0
 8002f34:	627b      	str	r3, [r7, #36]	; 0x24
 8002f36:	e05f      	b.n	8002ff8 <Kovetendo_vonal_valaszto+0x120>
			if((vonalak_h[i] < 33)  &&			// kulonben '-' van benne, ami 45
 8002f38:	4a86      	ldr	r2, [pc, #536]	; (8003154 <Kovetendo_vonal_valaszto+0x27c>)
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3c:	4413      	add	r3, r2
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	2b20      	cmp	r3, #32
 8002f42:	d856      	bhi.n	8002ff2 <Kovetendo_vonal_valaszto+0x11a>
			   ((-6 < vonal_kovetni_h - (vonalak_h[i] - 16))  &&  (vonal_kovetni_h - (vonalak_h[i] - 16) < 6))) {
 8002f44:	4b84      	ldr	r3, [pc, #528]	; (8003158 <Kovetendo_vonal_valaszto+0x280>)
 8002f46:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002f4a:	4a82      	ldr	r2, [pc, #520]	; (8003154 <Kovetendo_vonal_valaszto+0x27c>)
 8002f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4e:	4413      	add	r3, r2
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	3b10      	subs	r3, #16
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7fd faa9 	bl	80004ac <__aeabi_i2d>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	4620      	mov	r0, r4
 8002f60:	4629      	mov	r1, r5
 8002f62:	f7fd f955 	bl	8000210 <__aeabi_dsub>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4619      	mov	r1, r3
			if((vonalak_h[i] < 33)  &&			// kulonben '-' van benne, ami 45
 8002f6e:	f04f 0200 	mov.w	r2, #0
 8002f72:	4b7a      	ldr	r3, [pc, #488]	; (800315c <Kovetendo_vonal_valaszto+0x284>)
 8002f74:	f7fd fd94 	bl	8000aa0 <__aeabi_dcmpgt>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d039      	beq.n	8002ff2 <Kovetendo_vonal_valaszto+0x11a>
			   ((-6 < vonal_kovetni_h - (vonalak_h[i] - 16))  &&  (vonal_kovetni_h - (vonalak_h[i] - 16) < 6))) {
 8002f7e:	4b76      	ldr	r3, [pc, #472]	; (8003158 <Kovetendo_vonal_valaszto+0x280>)
 8002f80:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002f84:	4a73      	ldr	r2, [pc, #460]	; (8003154 <Kovetendo_vonal_valaszto+0x27c>)
 8002f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f88:	4413      	add	r3, r2
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	3b10      	subs	r3, #16
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7fd fa8c 	bl	80004ac <__aeabi_i2d>
 8002f94:	4602      	mov	r2, r0
 8002f96:	460b      	mov	r3, r1
 8002f98:	4620      	mov	r0, r4
 8002f9a:	4629      	mov	r1, r5
 8002f9c:	f7fd f938 	bl	8000210 <__aeabi_dsub>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	4610      	mov	r0, r2
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	f04f 0200 	mov.w	r2, #0
 8002fac:	4b6c      	ldr	r3, [pc, #432]	; (8003160 <Kovetendo_vonal_valaszto+0x288>)
 8002fae:	f7fd fd59 	bl	8000a64 <__aeabi_dcmplt>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d01c      	beq.n	8002ff2 <Kovetendo_vonal_valaszto+0x11a>
				hatso_sum += vonalak_h[i] - 16;
 8002fb8:	4a66      	ldr	r2, [pc, #408]	; (8003154 <Kovetendo_vonal_valaszto+0x27c>)
 8002fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fbc:	4413      	add	r3, r2
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	3b10      	subs	r3, #16
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f7fd fa72 	bl	80004ac <__aeabi_i2d>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	460b      	mov	r3, r1
 8002fcc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002fd0:	f7fd f920 	bl	8000214 <__adddf3>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
				h_db += 1.0;
 8002fdc:	f04f 0200 	mov.w	r2, #0
 8002fe0:	4b60      	ldr	r3, [pc, #384]	; (8003164 <Kovetendo_vonal_valaszto+0x28c>)
 8002fe2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002fe6:	f7fd f915 	bl	8000214 <__adddf3>
 8002fea:	4602      	mov	r2, r0
 8002fec:	460b      	mov	r3, r1
 8002fee:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		for(int i=0; i < 2; i++) {				// 6: vonalak[] merete
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	dd9c      	ble.n	8002f38 <Kovetendo_vonal_valaszto+0x60>
			}
		}
		*hatso = (-1)* hatso_sum / h_db;
 8002ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003000:	603b      	str	r3, [r7, #0]
 8003002:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003004:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003008:	607b      	str	r3, [r7, #4]
 800300a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800300e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003012:	f7fd fbdf 	bl	80007d4 <__aeabi_ddiv>
 8003016:	4602      	mov	r2, r0
 8003018:	460b      	mov	r3, r1
 800301a:	6939      	ldr	r1, [r7, #16]
 800301c:	e9c1 2300 	strd	r2, r3, [r1]
 8003020:	e165      	b.n	80032ee <Kovetendo_vonal_valaszto+0x416>
	} else if (irany == 2) {					// balra at
 8003022:	7bfb      	ldrb	r3, [r7, #15]
 8003024:	2b02      	cmp	r3, #2
 8003026:	f040 808f 	bne.w	8003148 <Kovetendo_vonal_valaszto+0x270>
		int j = 4;								// 4: vonalak_e merete
 800302a:	2304      	movs	r3, #4
 800302c:	623b      	str	r3, [r7, #32]
		while(33 < vonalak_e[j]) {
 800302e:	e002      	b.n	8003036 <Kovetendo_vonal_valaszto+0x15e>
			j--;
 8003030:	6a3b      	ldr	r3, [r7, #32]
 8003032:	3b01      	subs	r3, #1
 8003034:	623b      	str	r3, [r7, #32]
		while(33 < vonalak_e[j]) {
 8003036:	4a46      	ldr	r2, [pc, #280]	; (8003150 <Kovetendo_vonal_valaszto+0x278>)
 8003038:	6a3b      	ldr	r3, [r7, #32]
 800303a:	4413      	add	r3, r2
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	2b21      	cmp	r3, #33	; 0x21
 8003040:	d8f6      	bhi.n	8003030 <Kovetendo_vonal_valaszto+0x158>
		}
		*elso = vonalak_e[j] - 16;
 8003042:	4a43      	ldr	r2, [pc, #268]	; (8003150 <Kovetendo_vonal_valaszto+0x278>)
 8003044:	6a3b      	ldr	r3, [r7, #32]
 8003046:	4413      	add	r3, r2
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	3b10      	subs	r3, #16
 800304c:	4618      	mov	r0, r3
 800304e:	f7fd fa2d 	bl	80004ac <__aeabi_i2d>
 8003052:	4602      	mov	r2, r0
 8003054:	460b      	mov	r3, r1
 8003056:	6979      	ldr	r1, [r7, #20]
 8003058:	e9c1 2300 	strd	r2, r3, [r1]
		for(int i=0; i < 2; i++) {				// 6: vonalak[] merete
 800305c:	2300      	movs	r3, #0
 800305e:	61fb      	str	r3, [r7, #28]
 8003060:	e05f      	b.n	8003122 <Kovetendo_vonal_valaszto+0x24a>
			if((vonalak_h[i] < 33)  &&			// kulonben '-' van benne, ami 45
 8003062:	4a3c      	ldr	r2, [pc, #240]	; (8003154 <Kovetendo_vonal_valaszto+0x27c>)
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	4413      	add	r3, r2
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	2b20      	cmp	r3, #32
 800306c:	d856      	bhi.n	800311c <Kovetendo_vonal_valaszto+0x244>
			   ((-6 < vonal_kovetni_h - (vonalak_h[i] - 16))  &&  (vonal_kovetni_h - (vonalak_h[i] - 16) < 6))) {
 800306e:	4b3a      	ldr	r3, [pc, #232]	; (8003158 <Kovetendo_vonal_valaszto+0x280>)
 8003070:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003074:	4a37      	ldr	r2, [pc, #220]	; (8003154 <Kovetendo_vonal_valaszto+0x27c>)
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	4413      	add	r3, r2
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	3b10      	subs	r3, #16
 800307e:	4618      	mov	r0, r3
 8003080:	f7fd fa14 	bl	80004ac <__aeabi_i2d>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4640      	mov	r0, r8
 800308a:	4649      	mov	r1, r9
 800308c:	f7fd f8c0 	bl	8000210 <__aeabi_dsub>
 8003090:	4602      	mov	r2, r0
 8003092:	460b      	mov	r3, r1
 8003094:	4610      	mov	r0, r2
 8003096:	4619      	mov	r1, r3
			if((vonalak_h[i] < 33)  &&			// kulonben '-' van benne, ami 45
 8003098:	f04f 0200 	mov.w	r2, #0
 800309c:	4b2f      	ldr	r3, [pc, #188]	; (800315c <Kovetendo_vonal_valaszto+0x284>)
 800309e:	f7fd fcff 	bl	8000aa0 <__aeabi_dcmpgt>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d039      	beq.n	800311c <Kovetendo_vonal_valaszto+0x244>
			   ((-6 < vonal_kovetni_h - (vonalak_h[i] - 16))  &&  (vonal_kovetni_h - (vonalak_h[i] - 16) < 6))) {
 80030a8:	4b2b      	ldr	r3, [pc, #172]	; (8003158 <Kovetendo_vonal_valaszto+0x280>)
 80030aa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80030ae:	4a29      	ldr	r2, [pc, #164]	; (8003154 <Kovetendo_vonal_valaszto+0x27c>)
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	4413      	add	r3, r2
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	3b10      	subs	r3, #16
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7fd f9f7 	bl	80004ac <__aeabi_i2d>
 80030be:	4602      	mov	r2, r0
 80030c0:	460b      	mov	r3, r1
 80030c2:	4640      	mov	r0, r8
 80030c4:	4649      	mov	r1, r9
 80030c6:	f7fd f8a3 	bl	8000210 <__aeabi_dsub>
 80030ca:	4602      	mov	r2, r0
 80030cc:	460b      	mov	r3, r1
 80030ce:	4610      	mov	r0, r2
 80030d0:	4619      	mov	r1, r3
 80030d2:	f04f 0200 	mov.w	r2, #0
 80030d6:	4b22      	ldr	r3, [pc, #136]	; (8003160 <Kovetendo_vonal_valaszto+0x288>)
 80030d8:	f7fd fcc4 	bl	8000a64 <__aeabi_dcmplt>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d01c      	beq.n	800311c <Kovetendo_vonal_valaszto+0x244>
				hatso_sum += vonalak_h[i] - 16;
 80030e2:	4a1c      	ldr	r2, [pc, #112]	; (8003154 <Kovetendo_vonal_valaszto+0x27c>)
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	4413      	add	r3, r2
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	3b10      	subs	r3, #16
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7fd f9dd 	bl	80004ac <__aeabi_i2d>
 80030f2:	4602      	mov	r2, r0
 80030f4:	460b      	mov	r3, r1
 80030f6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80030fa:	f7fd f88b 	bl	8000214 <__adddf3>
 80030fe:	4602      	mov	r2, r0
 8003100:	460b      	mov	r3, r1
 8003102:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
				h_db += 1.0;
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	4b16      	ldr	r3, [pc, #88]	; (8003164 <Kovetendo_vonal_valaszto+0x28c>)
 800310c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003110:	f7fd f880 	bl	8000214 <__adddf3>
 8003114:	4602      	mov	r2, r0
 8003116:	460b      	mov	r3, r1
 8003118:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		for(int i=0; i < 2; i++) {				// 6: vonalak[] merete
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	3301      	adds	r3, #1
 8003120:	61fb      	str	r3, [r7, #28]
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	2b01      	cmp	r3, #1
 8003126:	dd9c      	ble.n	8003062 <Kovetendo_vonal_valaszto+0x18a>
			}
		}
		*hatso = (-1)* hatso_sum / h_db;
 8003128:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 800312a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800312c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003130:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003134:	4620      	mov	r0, r4
 8003136:	4629      	mov	r1, r5
 8003138:	f7fd fb4c 	bl	80007d4 <__aeabi_ddiv>
 800313c:	4602      	mov	r2, r0
 800313e:	460b      	mov	r3, r1
 8003140:	6939      	ldr	r1, [r7, #16]
 8003142:	e9c1 2300 	strd	r2, r3, [r1]
 8003146:	e0d2      	b.n	80032ee <Kovetendo_vonal_valaszto+0x416>
	} else {									// irany == 1: kozep es egyeb, rossz iranyokra is ezt csinaljuk
		for(int i=0; i < 5; i++) {				// 6: vonalak[] merete
 8003148:	2300      	movs	r3, #0
 800314a:	61bb      	str	r3, [r7, #24]
 800314c:	e093      	b.n	8003276 <Kovetendo_vonal_valaszto+0x39e>
 800314e:	bf00      	nop
 8003150:	20000138 	.word	0x20000138
 8003154:	20000130 	.word	0x20000130
 8003158:	20000268 	.word	0x20000268
 800315c:	c0180000 	.word	0xc0180000
 8003160:	40180000 	.word	0x40180000
 8003164:	3ff00000 	.word	0x3ff00000
 8003168:	eb1c432d 	.word	0xeb1c432d
 800316c:	3f1a36e2 	.word	0x3f1a36e2
			if((vonalak_e[i] < 33)  &&			// kulonben '-' van benne, ami 45
 8003170:	4a8b      	ldr	r2, [pc, #556]	; (80033a0 <Kovetendo_vonal_valaszto+0x4c8>)
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	4413      	add	r3, r2
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	2b20      	cmp	r3, #32
 800317a:	d856      	bhi.n	800322a <Kovetendo_vonal_valaszto+0x352>
			   ((-5 < vonal_kovetni_e - (vonalak_e[i] - 16))  &&  (vonal_kovetni_e - (vonalak_e[i] - 16) < 5))) {
 800317c:	4b89      	ldr	r3, [pc, #548]	; (80033a4 <Kovetendo_vonal_valaszto+0x4cc>)
 800317e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003182:	4a87      	ldr	r2, [pc, #540]	; (80033a0 <Kovetendo_vonal_valaszto+0x4c8>)
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	4413      	add	r3, r2
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	3b10      	subs	r3, #16
 800318c:	4618      	mov	r0, r3
 800318e:	f7fd f98d 	bl	80004ac <__aeabi_i2d>
 8003192:	4602      	mov	r2, r0
 8003194:	460b      	mov	r3, r1
 8003196:	4620      	mov	r0, r4
 8003198:	4629      	mov	r1, r5
 800319a:	f7fd f839 	bl	8000210 <__aeabi_dsub>
 800319e:	4602      	mov	r2, r0
 80031a0:	460b      	mov	r3, r1
 80031a2:	4610      	mov	r0, r2
 80031a4:	4619      	mov	r1, r3
			if((vonalak_e[i] < 33)  &&			// kulonben '-' van benne, ami 45
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	4b7f      	ldr	r3, [pc, #508]	; (80033a8 <Kovetendo_vonal_valaszto+0x4d0>)
 80031ac:	f7fd fc78 	bl	8000aa0 <__aeabi_dcmpgt>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d039      	beq.n	800322a <Kovetendo_vonal_valaszto+0x352>
			   ((-5 < vonal_kovetni_e - (vonalak_e[i] - 16))  &&  (vonal_kovetni_e - (vonalak_e[i] - 16) < 5))) {
 80031b6:	4b7b      	ldr	r3, [pc, #492]	; (80033a4 <Kovetendo_vonal_valaszto+0x4cc>)
 80031b8:	e9d3 4500 	ldrd	r4, r5, [r3]
 80031bc:	4a78      	ldr	r2, [pc, #480]	; (80033a0 <Kovetendo_vonal_valaszto+0x4c8>)
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	4413      	add	r3, r2
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	3b10      	subs	r3, #16
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7fd f970 	bl	80004ac <__aeabi_i2d>
 80031cc:	4602      	mov	r2, r0
 80031ce:	460b      	mov	r3, r1
 80031d0:	4620      	mov	r0, r4
 80031d2:	4629      	mov	r1, r5
 80031d4:	f7fd f81c 	bl	8000210 <__aeabi_dsub>
 80031d8:	4602      	mov	r2, r0
 80031da:	460b      	mov	r3, r1
 80031dc:	4610      	mov	r0, r2
 80031de:	4619      	mov	r1, r3
 80031e0:	f04f 0200 	mov.w	r2, #0
 80031e4:	4b71      	ldr	r3, [pc, #452]	; (80033ac <Kovetendo_vonal_valaszto+0x4d4>)
 80031e6:	f7fd fc3d 	bl	8000a64 <__aeabi_dcmplt>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d01c      	beq.n	800322a <Kovetendo_vonal_valaszto+0x352>
				elso_sum += vonalak_e[i] - 16;
 80031f0:	4a6b      	ldr	r2, [pc, #428]	; (80033a0 <Kovetendo_vonal_valaszto+0x4c8>)
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	4413      	add	r3, r2
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	3b10      	subs	r3, #16
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7fd f956 	bl	80004ac <__aeabi_i2d>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003208:	f7fd f804 	bl	8000214 <__adddf3>
 800320c:	4602      	mov	r2, r0
 800320e:	460b      	mov	r3, r1
 8003210:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
				e_db += 1.0;
 8003214:	f04f 0200 	mov.w	r2, #0
 8003218:	4b65      	ldr	r3, [pc, #404]	; (80033b0 <Kovetendo_vonal_valaszto+0x4d8>)
 800321a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800321e:	f7fc fff9 	bl	8000214 <__adddf3>
 8003222:	4602      	mov	r2, r0
 8003224:	460b      	mov	r3, r1
 8003226:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			}
			if(vonalak_h[i] < 33) {				// kulonben '-' van benne, ami 45
 800322a:	4a62      	ldr	r2, [pc, #392]	; (80033b4 <Kovetendo_vonal_valaszto+0x4dc>)
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	4413      	add	r3, r2
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b20      	cmp	r3, #32
 8003234:	d81c      	bhi.n	8003270 <Kovetendo_vonal_valaszto+0x398>
				hatso_sum += vonalak_h[i] - 16;
 8003236:	4a5f      	ldr	r2, [pc, #380]	; (80033b4 <Kovetendo_vonal_valaszto+0x4dc>)
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	4413      	add	r3, r2
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	3b10      	subs	r3, #16
 8003240:	4618      	mov	r0, r3
 8003242:	f7fd f933 	bl	80004ac <__aeabi_i2d>
 8003246:	4602      	mov	r2, r0
 8003248:	460b      	mov	r3, r1
 800324a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800324e:	f7fc ffe1 	bl	8000214 <__adddf3>
 8003252:	4602      	mov	r2, r0
 8003254:	460b      	mov	r3, r1
 8003256:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
				h_db += 1.0;
 800325a:	f04f 0200 	mov.w	r2, #0
 800325e:	4b54      	ldr	r3, [pc, #336]	; (80033b0 <Kovetendo_vonal_valaszto+0x4d8>)
 8003260:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003264:	f7fc ffd6 	bl	8000214 <__adddf3>
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		for(int i=0; i < 5; i++) {				// 6: vonalak[] merete
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	3301      	adds	r3, #1
 8003274:	61bb      	str	r3, [r7, #24]
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	2b04      	cmp	r3, #4
 800327a:	f77f af79 	ble.w	8003170 <Kovetendo_vonal_valaszto+0x298>
			}
		}
		if(0.9 < e_db) {
 800327e:	a344      	add	r3, pc, #272	; (adr r3, 8003390 <Kovetendo_vonal_valaszto+0x4b8>)
 8003280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003284:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003288:	f7fd fc0a 	bl	8000aa0 <__aeabi_dcmpgt>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00b      	beq.n	80032aa <Kovetendo_vonal_valaszto+0x3d2>
			*elso = elso_sum / e_db;
 8003292:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003296:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800329a:	f7fd fa9b 	bl	80007d4 <__aeabi_ddiv>
 800329e:	4602      	mov	r2, r0
 80032a0:	460b      	mov	r3, r1
 80032a2:	6979      	ldr	r1, [r7, #20]
 80032a4:	e9c1 2300 	strd	r2, r3, [r1]
 80032a8:	e005      	b.n	80032b6 <Kovetendo_vonal_valaszto+0x3de>
		} else {
			*elso = *elso;
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b0:	6979      	ldr	r1, [r7, #20]
 80032b2:	e9c1 2300 	strd	r2, r3, [r1]
		}
		if(0.9 < h_db) {
 80032b6:	a336      	add	r3, pc, #216	; (adr r3, 8003390 <Kovetendo_vonal_valaszto+0x4b8>)
 80032b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032bc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80032c0:	f7fd fbee 	bl	8000aa0 <__aeabi_dcmpgt>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00b      	beq.n	80032e2 <Kovetendo_vonal_valaszto+0x40a>
			*hatso = hatso_sum / h_db;
 80032ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80032ce:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80032d2:	f7fd fa7f 	bl	80007d4 <__aeabi_ddiv>
 80032d6:	4602      	mov	r2, r0
 80032d8:	460b      	mov	r3, r1
 80032da:	6939      	ldr	r1, [r7, #16]
 80032dc:	e9c1 2300 	strd	r2, r3, [r1]
 80032e0:	e005      	b.n	80032ee <Kovetendo_vonal_valaszto+0x416>
		} else {
			*hatso = *hatso;
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e8:	6939      	ldr	r1, [r7, #16]
 80032ea:	e9c1 2300 	strd	r2, r3, [r1]
		}
	}

	if(1.9 < e_db) {
 80032ee:	a32a      	add	r3, pc, #168	; (adr r3, 8003398 <Kovetendo_vonal_valaszto+0x4c0>)
 80032f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80032f8:	f7fd fbd2 	bl	8000aa0 <__aeabi_dcmpgt>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d005      	beq.n	800330e <Kovetendo_vonal_valaszto+0x436>
		fekezes_cnt += 1;
 8003302:	4b2d      	ldr	r3, [pc, #180]	; (80033b8 <Kovetendo_vonal_valaszto+0x4e0>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	3301      	adds	r3, #1
 8003308:	4a2b      	ldr	r2, [pc, #172]	; (80033b8 <Kovetendo_vonal_valaszto+0x4e0>)
 800330a:	6013      	str	r3, [r2, #0]
 800330c:	e002      	b.n	8003314 <Kovetendo_vonal_valaszto+0x43c>
	} else {
		fekezes_cnt = 0;
 800330e:	4b2a      	ldr	r3, [pc, #168]	; (80033b8 <Kovetendo_vonal_valaszto+0x4e0>)
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
	}
	if((-5 < *elso && *elso < 5)  &&  (-5 < *hatso && *hatso < 5)) {
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	e9d3 0100 	ldrd	r0, r1, [r3]
 800331a:	f04f 0200 	mov.w	r2, #0
 800331e:	4b22      	ldr	r3, [pc, #136]	; (80033a8 <Kovetendo_vonal_valaszto+0x4d0>)
 8003320:	f7fd fbbe 	bl	8000aa0 <__aeabi_dcmpgt>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d026      	beq.n	8003378 <Kovetendo_vonal_valaszto+0x4a0>
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003330:	f04f 0200 	mov.w	r2, #0
 8003334:	4b1d      	ldr	r3, [pc, #116]	; (80033ac <Kovetendo_vonal_valaszto+0x4d4>)
 8003336:	f7fd fb95 	bl	8000a64 <__aeabi_dcmplt>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d01b      	beq.n	8003378 <Kovetendo_vonal_valaszto+0x4a0>
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003346:	f04f 0200 	mov.w	r2, #0
 800334a:	4b17      	ldr	r3, [pc, #92]	; (80033a8 <Kovetendo_vonal_valaszto+0x4d0>)
 800334c:	f7fd fba8 	bl	8000aa0 <__aeabi_dcmpgt>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d010      	beq.n	8003378 <Kovetendo_vonal_valaszto+0x4a0>
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	e9d3 0100 	ldrd	r0, r1, [r3]
 800335c:	f04f 0200 	mov.w	r2, #0
 8003360:	4b12      	ldr	r3, [pc, #72]	; (80033ac <Kovetendo_vonal_valaszto+0x4d4>)
 8003362:	f7fd fb7f 	bl	8000a64 <__aeabi_dcmplt>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d005      	beq.n	8003378 <Kovetendo_vonal_valaszto+0x4a0>
		veretesi_cnt += 1;
 800336c:	4b13      	ldr	r3, [pc, #76]	; (80033bc <Kovetendo_vonal_valaszto+0x4e4>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	3301      	adds	r3, #1
 8003372:	4a12      	ldr	r2, [pc, #72]	; (80033bc <Kovetendo_vonal_valaszto+0x4e4>)
 8003374:	6013      	str	r3, [r2, #0]
 8003376:	e003      	b.n	8003380 <Kovetendo_vonal_valaszto+0x4a8>
	} else {
		veretesi_cnt = 0;
 8003378:	4b10      	ldr	r3, [pc, #64]	; (80033bc <Kovetendo_vonal_valaszto+0x4e4>)
 800337a:	2200      	movs	r2, #0
 800337c:	601a      	str	r2, [r3, #0]
	}
}
 800337e:	bf00      	nop
 8003380:	bf00      	nop
 8003382:	3748      	adds	r7, #72	; 0x48
 8003384:	46bd      	mov	sp, r7
 8003386:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800338a:	bf00      	nop
 800338c:	f3af 8000 	nop.w
 8003390:	cccccccd 	.word	0xcccccccd
 8003394:	3feccccc 	.word	0x3feccccc
 8003398:	66666666 	.word	0x66666666
 800339c:	3ffe6666 	.word	0x3ffe6666
 80033a0:	20000138 	.word	0x20000138
 80033a4:	20000270 	.word	0x20000270
 80033a8:	c0140000 	.word	0xc0140000
 80033ac:	40140000 	.word	0x40140000
 80033b0:	3ff00000 	.word	0x3ff00000
 80033b4:	20000130 	.word	0x20000130
 80033b8:	2000028c 	.word	0x2000028c
 80033bc:	20000288 	.word	0x20000288

080033c0 <Szervo_szog_beallit>:

void Szervo_szog_beallit(void) {
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
	if (btnEnable == 1 && szervoEnable == 1) {
 80033c4:	4b4e      	ldr	r3, [pc, #312]	; (8003500 <Szervo_szog_beallit+0x140>)
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	f040 8093 	bne.w	80034f4 <Szervo_szog_beallit+0x134>
 80033ce:	4b4d      	ldr	r3, [pc, #308]	; (8003504 <Szervo_szog_beallit+0x144>)
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	f040 808e 	bne.w	80034f4 <Szervo_szog_beallit+0x134>
		if (tolatas == true) {		// tolatas	// 10 - (10- -7)*0.5 =
 80033d8:	4b4b      	ldr	r3, [pc, #300]	; (8003508 <Szervo_szog_beallit+0x148>)
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d029      	beq.n	8003434 <Szervo_szog_beallit+0x74>
			kormanyzas_agresszivitas = 0.7;
 80033e0:	494a      	ldr	r1, [pc, #296]	; (800350c <Szervo_szog_beallit+0x14c>)
 80033e2:	a345      	add	r3, pc, #276	; (adr r3, 80034f8 <Szervo_szog_beallit+0x138>)
 80033e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e8:	e9c1 2300 	strd	r2, r3, [r1]
			cel = vonal_kovetni_h + (((vonal_kovetni_h) - (vonal_kovetni_e)) *kormanyzas_agresszivitas);
 80033ec:	4b48      	ldr	r3, [pc, #288]	; (8003510 <Szervo_szog_beallit+0x150>)
 80033ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033f2:	4b48      	ldr	r3, [pc, #288]	; (8003514 <Szervo_szog_beallit+0x154>)
 80033f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f8:	f7fc ff0a 	bl	8000210 <__aeabi_dsub>
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	4610      	mov	r0, r2
 8003402:	4619      	mov	r1, r3
 8003404:	4b41      	ldr	r3, [pc, #260]	; (800350c <Szervo_szog_beallit+0x14c>)
 8003406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800340a:	f7fd f8b9 	bl	8000580 <__aeabi_dmul>
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	4610      	mov	r0, r2
 8003414:	4619      	mov	r1, r3
 8003416:	4b3e      	ldr	r3, [pc, #248]	; (8003510 <Szervo_szog_beallit+0x150>)
 8003418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800341c:	f7fc fefa 	bl	8000214 <__adddf3>
 8003420:	4602      	mov	r2, r0
 8003422:	460b      	mov	r3, r1
 8003424:	493c      	ldr	r1, [pc, #240]	; (8003518 <Szervo_szog_beallit+0x158>)
 8003426:	e9c1 2300 	strd	r2, r3, [r1]
			motvez_k = 560;
 800342a:	4b3c      	ldr	r3, [pc, #240]	; (800351c <Szervo_szog_beallit+0x15c>)
 800342c:	f44f 720c 	mov.w	r2, #560	; 0x230
 8003430:	601a      	str	r2, [r3, #0]
 8003432:	e01e      	b.n	8003472 <Szervo_szog_beallit+0xb2>
		} else {				// elore menet es rossz input
			cel = vonal_kovetni_e + (((vonal_kovetni_e) - (vonal_kovetni_h)) *kormanyzas_agresszivitas);
 8003434:	4b37      	ldr	r3, [pc, #220]	; (8003514 <Szervo_szog_beallit+0x154>)
 8003436:	e9d3 0100 	ldrd	r0, r1, [r3]
 800343a:	4b35      	ldr	r3, [pc, #212]	; (8003510 <Szervo_szog_beallit+0x150>)
 800343c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003440:	f7fc fee6 	bl	8000210 <__aeabi_dsub>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4610      	mov	r0, r2
 800344a:	4619      	mov	r1, r3
 800344c:	4b2f      	ldr	r3, [pc, #188]	; (800350c <Szervo_szog_beallit+0x14c>)
 800344e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003452:	f7fd f895 	bl	8000580 <__aeabi_dmul>
 8003456:	4602      	mov	r2, r0
 8003458:	460b      	mov	r3, r1
 800345a:	4610      	mov	r0, r2
 800345c:	4619      	mov	r1, r3
 800345e:	4b2d      	ldr	r3, [pc, #180]	; (8003514 <Szervo_szog_beallit+0x154>)
 8003460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003464:	f7fc fed6 	bl	8000214 <__adddf3>
 8003468:	4602      	mov	r2, r0
 800346a:	460b      	mov	r3, r1
 800346c:	492a      	ldr	r1, [pc, #168]	; (8003518 <Szervo_szog_beallit+0x158>)
 800346e:	e9c1 2300 	strd	r2, r3, [r1]
			//motvez_k = 455;
		}
		if(cel < -15) {
 8003472:	4b29      	ldr	r3, [pc, #164]	; (8003518 <Szervo_szog_beallit+0x158>)
 8003474:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003478:	f04f 0200 	mov.w	r2, #0
 800347c:	4b28      	ldr	r3, [pc, #160]	; (8003520 <Szervo_szog_beallit+0x160>)
 800347e:	f7fd faf1 	bl	8000a64 <__aeabi_dcmplt>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d004      	beq.n	8003492 <Szervo_szog_beallit+0xd2>
			szervoSzog = 0;
 8003488:	4b26      	ldr	r3, [pc, #152]	; (8003524 <Szervo_szog_beallit+0x164>)
 800348a:	f04f 0200 	mov.w	r2, #0
 800348e:	601a      	str	r2, [r3, #0]
 8003490:	e028      	b.n	80034e4 <Szervo_szog_beallit+0x124>
		} else if(15 < cel) {
 8003492:	4b21      	ldr	r3, [pc, #132]	; (8003518 <Szervo_szog_beallit+0x158>)
 8003494:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003498:	f04f 0200 	mov.w	r2, #0
 800349c:	4b22      	ldr	r3, [pc, #136]	; (8003528 <Szervo_szog_beallit+0x168>)
 800349e:	f7fd faff 	bl	8000aa0 <__aeabi_dcmpgt>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d003      	beq.n	80034b0 <Szervo_szog_beallit+0xf0>
			szervoSzog = 180;
 80034a8:	4b1e      	ldr	r3, [pc, #120]	; (8003524 <Szervo_szog_beallit+0x164>)
 80034aa:	4a20      	ldr	r2, [pc, #128]	; (800352c <Szervo_szog_beallit+0x16c>)
 80034ac:	601a      	str	r2, [r3, #0]
 80034ae:	e019      	b.n	80034e4 <Szervo_szog_beallit+0x124>
		} else {
			szervoSzog = 90 + cel *6;
 80034b0:	4b19      	ldr	r3, [pc, #100]	; (8003518 <Szervo_szog_beallit+0x158>)
 80034b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034b6:	f04f 0200 	mov.w	r2, #0
 80034ba:	4b1d      	ldr	r3, [pc, #116]	; (8003530 <Szervo_szog_beallit+0x170>)
 80034bc:	f7fd f860 	bl	8000580 <__aeabi_dmul>
 80034c0:	4602      	mov	r2, r0
 80034c2:	460b      	mov	r3, r1
 80034c4:	4610      	mov	r0, r2
 80034c6:	4619      	mov	r1, r3
 80034c8:	f04f 0200 	mov.w	r2, #0
 80034cc:	4b19      	ldr	r3, [pc, #100]	; (8003534 <Szervo_szog_beallit+0x174>)
 80034ce:	f7fc fea1 	bl	8000214 <__adddf3>
 80034d2:	4602      	mov	r2, r0
 80034d4:	460b      	mov	r3, r1
 80034d6:	4610      	mov	r0, r2
 80034d8:	4619      	mov	r1, r3
 80034da:	f7fd fb0b 	bl	8000af4 <__aeabi_d2f>
 80034de:	4603      	mov	r3, r0
 80034e0:	4a10      	ldr	r2, [pc, #64]	; (8003524 <Szervo_szog_beallit+0x164>)
 80034e2:	6013      	str	r3, [r2, #0]
		}

		SERVO_MoveTo(SZERVO, szervoSzog);
 80034e4:	4b0f      	ldr	r3, [pc, #60]	; (8003524 <Szervo_szog_beallit+0x164>)
 80034e6:	edd3 7a00 	vldr	s15, [r3]
 80034ea:	eeb0 0a67 	vmov.f32	s0, s15
 80034ee:	2000      	movs	r0, #0
 80034f0:	f7fd fe5c 	bl	80011ac <SERVO_MoveTo>
	}
}
 80034f4:	bf00      	nop
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	66666666 	.word	0x66666666
 80034fc:	3fe66666 	.word	0x3fe66666
 8003500:	20000218 	.word	0x20000218
 8003504:	20000000 	.word	0x20000000
 8003508:	2000027c 	.word	0x2000027c
 800350c:	20000148 	.word	0x20000148
 8003510:	20000268 	.word	0x20000268
 8003514:	20000270 	.word	0x20000270
 8003518:	20000280 	.word	0x20000280
 800351c:	20000154 	.word	0x20000154
 8003520:	c02e0000 	.word	0xc02e0000
 8003524:	20000140 	.word	0x20000140
 8003528:	402e0000 	.word	0x402e0000
 800352c:	43340000 	.word	0x43340000
 8003530:	40180000 	.word	0x40180000
 8003534:	40568000 	.word	0x40568000

08003538 <MinDistance>:

// A utility function to find the vertex with minimum distance value, from
// the set of vertices not yet included in shortest path tree
int MinDistance(int dist[], bool sptSet[])
{
 8003538:	b480      	push	{r7}
 800353a:	b087      	sub	sp, #28
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
    // Initialize min value
    int min = INT_MAX, min_index;
 8003542:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8003546:	617b      	str	r3, [r7, #20]

    for (int v = 0; v < CSUCS_SZAM; v++)
 8003548:	2300      	movs	r3, #0
 800354a:	60fb      	str	r3, [r7, #12]
 800354c:	e01b      	b.n	8003586 <MinDistance+0x4e>
        if (sptSet[v] == false && dist[v] <= min)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	4413      	add	r3, r2
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	f083 0301 	eor.w	r3, r3, #1
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00f      	beq.n	8003580 <MinDistance+0x48>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	4413      	add	r3, r2
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	429a      	cmp	r2, r3
 800356e:	db07      	blt.n	8003580 <MinDistance+0x48>
            min = dist[v], min_index = v;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	4413      	add	r3, r2
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	617b      	str	r3, [r7, #20]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	613b      	str	r3, [r7, #16]
    for (int v = 0; v < CSUCS_SZAM; v++)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	3301      	adds	r3, #1
 8003584:	60fb      	str	r3, [r7, #12]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2b20      	cmp	r3, #32
 800358a:	dde0      	ble.n	800354e <MinDistance+0x16>

    return min_index;
 800358c:	693b      	ldr	r3, [r7, #16]
}
 800358e:	4618      	mov	r0, r3
 8003590:	371c      	adds	r7, #28
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
	...

0800359c <Source_Target_allito>:


void Source_Target_allito(void) {
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0
    source = road[0];
 80035a0:	4b5b      	ldr	r3, [pc, #364]	; (8003710 <Source_Target_allito+0x174>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a5b      	ldr	r2, [pc, #364]	; (8003714 <Source_Target_allito+0x178>)
 80035a6:	6013      	str	r3, [r2, #0]

    if            (kapuk[0] == 'A') {
 80035a8:	4b5b      	ldr	r3, [pc, #364]	; (8003718 <Source_Target_allito+0x17c>)
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	2b41      	cmp	r3, #65	; 0x41
 80035ae:	d106      	bne.n	80035be <Source_Target_allito+0x22>
            target1 = 1;
 80035b0:	4b5a      	ldr	r3, [pc, #360]	; (800371c <Source_Target_allito+0x180>)
 80035b2:	2201      	movs	r2, #1
 80035b4:	601a      	str	r2, [r3, #0]
            target2 = 2;
 80035b6:	4b5a      	ldr	r3, [pc, #360]	; (8003720 <Source_Target_allito+0x184>)
 80035b8:	2202      	movs	r2, #2
 80035ba:	601a      	str	r2, [r3, #0]
            target2 = 29;
    } else if    (kapuk[0] == 'X') {
            target1 = 31;
            target2 = 32;
    }
}
 80035bc:	e0a3      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'B') {
 80035be:	4b56      	ldr	r3, [pc, #344]	; (8003718 <Source_Target_allito+0x17c>)
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	2b42      	cmp	r3, #66	; 0x42
 80035c4:	d106      	bne.n	80035d4 <Source_Target_allito+0x38>
            target1 = 3;
 80035c6:	4b55      	ldr	r3, [pc, #340]	; (800371c <Source_Target_allito+0x180>)
 80035c8:	2203      	movs	r2, #3
 80035ca:	601a      	str	r2, [r3, #0]
            target2 = 4;
 80035cc:	4b54      	ldr	r3, [pc, #336]	; (8003720 <Source_Target_allito+0x184>)
 80035ce:	2204      	movs	r2, #4
 80035d0:	601a      	str	r2, [r3, #0]
}
 80035d2:	e098      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'C') {
 80035d4:	4b50      	ldr	r3, [pc, #320]	; (8003718 <Source_Target_allito+0x17c>)
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	2b43      	cmp	r3, #67	; 0x43
 80035da:	d106      	bne.n	80035ea <Source_Target_allito+0x4e>
            target1 = 5;
 80035dc:	4b4f      	ldr	r3, [pc, #316]	; (800371c <Source_Target_allito+0x180>)
 80035de:	2205      	movs	r2, #5
 80035e0:	601a      	str	r2, [r3, #0]
            target2 = 6;
 80035e2:	4b4f      	ldr	r3, [pc, #316]	; (8003720 <Source_Target_allito+0x184>)
 80035e4:	2206      	movs	r2, #6
 80035e6:	601a      	str	r2, [r3, #0]
}
 80035e8:	e08d      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'D') {
 80035ea:	4b4b      	ldr	r3, [pc, #300]	; (8003718 <Source_Target_allito+0x17c>)
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	2b44      	cmp	r3, #68	; 0x44
 80035f0:	d106      	bne.n	8003600 <Source_Target_allito+0x64>
            target1 = 7;
 80035f2:	4b4a      	ldr	r3, [pc, #296]	; (800371c <Source_Target_allito+0x180>)
 80035f4:	2207      	movs	r2, #7
 80035f6:	601a      	str	r2, [r3, #0]
            target2 = 8;
 80035f8:	4b49      	ldr	r3, [pc, #292]	; (8003720 <Source_Target_allito+0x184>)
 80035fa:	2208      	movs	r2, #8
 80035fc:	601a      	str	r2, [r3, #0]
}
 80035fe:	e082      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'E') {
 8003600:	4b45      	ldr	r3, [pc, #276]	; (8003718 <Source_Target_allito+0x17c>)
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	2b45      	cmp	r3, #69	; 0x45
 8003606:	d106      	bne.n	8003616 <Source_Target_allito+0x7a>
            target1 = 9;
 8003608:	4b44      	ldr	r3, [pc, #272]	; (800371c <Source_Target_allito+0x180>)
 800360a:	2209      	movs	r2, #9
 800360c:	601a      	str	r2, [r3, #0]
            target2 = 10;
 800360e:	4b44      	ldr	r3, [pc, #272]	; (8003720 <Source_Target_allito+0x184>)
 8003610:	220a      	movs	r2, #10
 8003612:	601a      	str	r2, [r3, #0]
}
 8003614:	e077      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'F') {
 8003616:	4b40      	ldr	r3, [pc, #256]	; (8003718 <Source_Target_allito+0x17c>)
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	2b46      	cmp	r3, #70	; 0x46
 800361c:	d106      	bne.n	800362c <Source_Target_allito+0x90>
            target1 = 11;
 800361e:	4b3f      	ldr	r3, [pc, #252]	; (800371c <Source_Target_allito+0x180>)
 8003620:	220b      	movs	r2, #11
 8003622:	601a      	str	r2, [r3, #0]
            target2 = 12;
 8003624:	4b3e      	ldr	r3, [pc, #248]	; (8003720 <Source_Target_allito+0x184>)
 8003626:	220c      	movs	r2, #12
 8003628:	601a      	str	r2, [r3, #0]
}
 800362a:	e06c      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'G') {
 800362c:	4b3a      	ldr	r3, [pc, #232]	; (8003718 <Source_Target_allito+0x17c>)
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	2b47      	cmp	r3, #71	; 0x47
 8003632:	d106      	bne.n	8003642 <Source_Target_allito+0xa6>
            target1 = 13;
 8003634:	4b39      	ldr	r3, [pc, #228]	; (800371c <Source_Target_allito+0x180>)
 8003636:	220d      	movs	r2, #13
 8003638:	601a      	str	r2, [r3, #0]
            target2 = 14;
 800363a:	4b39      	ldr	r3, [pc, #228]	; (8003720 <Source_Target_allito+0x184>)
 800363c:	220e      	movs	r2, #14
 800363e:	601a      	str	r2, [r3, #0]
}
 8003640:	e061      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'H') {
 8003642:	4b35      	ldr	r3, [pc, #212]	; (8003718 <Source_Target_allito+0x17c>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	2b48      	cmp	r3, #72	; 0x48
 8003648:	d106      	bne.n	8003658 <Source_Target_allito+0xbc>
            target1 = 15;
 800364a:	4b34      	ldr	r3, [pc, #208]	; (800371c <Source_Target_allito+0x180>)
 800364c:	220f      	movs	r2, #15
 800364e:	601a      	str	r2, [r3, #0]
            target2 = 16;
 8003650:	4b33      	ldr	r3, [pc, #204]	; (8003720 <Source_Target_allito+0x184>)
 8003652:	2210      	movs	r2, #16
 8003654:	601a      	str	r2, [r3, #0]
}
 8003656:	e056      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'I') {
 8003658:	4b2f      	ldr	r3, [pc, #188]	; (8003718 <Source_Target_allito+0x17c>)
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	2b49      	cmp	r3, #73	; 0x49
 800365e:	d106      	bne.n	800366e <Source_Target_allito+0xd2>
            target1 = 17;
 8003660:	4b2e      	ldr	r3, [pc, #184]	; (800371c <Source_Target_allito+0x180>)
 8003662:	2211      	movs	r2, #17
 8003664:	601a      	str	r2, [r3, #0]
            target2 = 18;
 8003666:	4b2e      	ldr	r3, [pc, #184]	; (8003720 <Source_Target_allito+0x184>)
 8003668:	2212      	movs	r2, #18
 800366a:	601a      	str	r2, [r3, #0]
}
 800366c:	e04b      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'J') {
 800366e:	4b2a      	ldr	r3, [pc, #168]	; (8003718 <Source_Target_allito+0x17c>)
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	2b4a      	cmp	r3, #74	; 0x4a
 8003674:	d106      	bne.n	8003684 <Source_Target_allito+0xe8>
            target1 = 19;
 8003676:	4b29      	ldr	r3, [pc, #164]	; (800371c <Source_Target_allito+0x180>)
 8003678:	2213      	movs	r2, #19
 800367a:	601a      	str	r2, [r3, #0]
            target2 = 20;
 800367c:	4b28      	ldr	r3, [pc, #160]	; (8003720 <Source_Target_allito+0x184>)
 800367e:	2214      	movs	r2, #20
 8003680:	601a      	str	r2, [r3, #0]
}
 8003682:	e040      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'K') {
 8003684:	4b24      	ldr	r3, [pc, #144]	; (8003718 <Source_Target_allito+0x17c>)
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	2b4b      	cmp	r3, #75	; 0x4b
 800368a:	d106      	bne.n	800369a <Source_Target_allito+0xfe>
            target1 = 21;
 800368c:	4b23      	ldr	r3, [pc, #140]	; (800371c <Source_Target_allito+0x180>)
 800368e:	2215      	movs	r2, #21
 8003690:	601a      	str	r2, [r3, #0]
            target2 = 22;
 8003692:	4b23      	ldr	r3, [pc, #140]	; (8003720 <Source_Target_allito+0x184>)
 8003694:	2216      	movs	r2, #22
 8003696:	601a      	str	r2, [r3, #0]
}
 8003698:	e035      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'L') {
 800369a:	4b1f      	ldr	r3, [pc, #124]	; (8003718 <Source_Target_allito+0x17c>)
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	2b4c      	cmp	r3, #76	; 0x4c
 80036a0:	d106      	bne.n	80036b0 <Source_Target_allito+0x114>
            target1 = 23;
 80036a2:	4b1e      	ldr	r3, [pc, #120]	; (800371c <Source_Target_allito+0x180>)
 80036a4:	2217      	movs	r2, #23
 80036a6:	601a      	str	r2, [r3, #0]
            target2 = 24;
 80036a8:	4b1d      	ldr	r3, [pc, #116]	; (8003720 <Source_Target_allito+0x184>)
 80036aa:	2218      	movs	r2, #24
 80036ac:	601a      	str	r2, [r3, #0]
}
 80036ae:	e02a      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'M') {
 80036b0:	4b19      	ldr	r3, [pc, #100]	; (8003718 <Source_Target_allito+0x17c>)
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	2b4d      	cmp	r3, #77	; 0x4d
 80036b6:	d106      	bne.n	80036c6 <Source_Target_allito+0x12a>
            target1 = 25;
 80036b8:	4b18      	ldr	r3, [pc, #96]	; (800371c <Source_Target_allito+0x180>)
 80036ba:	2219      	movs	r2, #25
 80036bc:	601a      	str	r2, [r3, #0]
            target2 = 26;
 80036be:	4b18      	ldr	r3, [pc, #96]	; (8003720 <Source_Target_allito+0x184>)
 80036c0:	221a      	movs	r2, #26
 80036c2:	601a      	str	r2, [r3, #0]
}
 80036c4:	e01f      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'N') {
 80036c6:	4b14      	ldr	r3, [pc, #80]	; (8003718 <Source_Target_allito+0x17c>)
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	2b4e      	cmp	r3, #78	; 0x4e
 80036cc:	d106      	bne.n	80036dc <Source_Target_allito+0x140>
            target1 = 27;
 80036ce:	4b13      	ldr	r3, [pc, #76]	; (800371c <Source_Target_allito+0x180>)
 80036d0:	221b      	movs	r2, #27
 80036d2:	601a      	str	r2, [r3, #0]
            target2 = 28;
 80036d4:	4b12      	ldr	r3, [pc, #72]	; (8003720 <Source_Target_allito+0x184>)
 80036d6:	221c      	movs	r2, #28
 80036d8:	601a      	str	r2, [r3, #0]
}
 80036da:	e014      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'O') {
 80036dc:	4b0e      	ldr	r3, [pc, #56]	; (8003718 <Source_Target_allito+0x17c>)
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	2b4f      	cmp	r3, #79	; 0x4f
 80036e2:	d106      	bne.n	80036f2 <Source_Target_allito+0x156>
            target1 = 29;
 80036e4:	4b0d      	ldr	r3, [pc, #52]	; (800371c <Source_Target_allito+0x180>)
 80036e6:	221d      	movs	r2, #29
 80036e8:	601a      	str	r2, [r3, #0]
            target2 = 29;
 80036ea:	4b0d      	ldr	r3, [pc, #52]	; (8003720 <Source_Target_allito+0x184>)
 80036ec:	221d      	movs	r2, #29
 80036ee:	601a      	str	r2, [r3, #0]
}
 80036f0:	e009      	b.n	8003706 <Source_Target_allito+0x16a>
    } else if    (kapuk[0] == 'X') {
 80036f2:	4b09      	ldr	r3, [pc, #36]	; (8003718 <Source_Target_allito+0x17c>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	2b58      	cmp	r3, #88	; 0x58
 80036f8:	d105      	bne.n	8003706 <Source_Target_allito+0x16a>
            target1 = 31;
 80036fa:	4b08      	ldr	r3, [pc, #32]	; (800371c <Source_Target_allito+0x180>)
 80036fc:	221f      	movs	r2, #31
 80036fe:	601a      	str	r2, [r3, #0]
            target2 = 32;
 8003700:	4b07      	ldr	r3, [pc, #28]	; (8003720 <Source_Target_allito+0x184>)
 8003702:	2220      	movs	r2, #32
 8003704:	601a      	str	r2, [r3, #0]
}
 8003706:	bf00      	nop
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr
 8003710:	20000160 	.word	0x20000160
 8003714:	200001b0 	.word	0x200001b0
 8003718:	20000158 	.word	0x20000158
 800371c:	200001b4 	.word	0x200001b4
 8003720:	200001b8 	.word	0x200001b8

08003724 <Kapukbol_iranyok>:

void Kapukbol_iranyok(void) {
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
	Source_Target_allito();
 8003728:	f7ff ff38 	bl	800359c <Source_Target_allito>
	Graf_csucs_feltolt();
 800372c:	f000 f96a 	bl	8003a04 <Graf_csucs_feltolt>
	Kapuk_letilt();
 8003730:	f000 fece 	bl	80044d0 <Kapuk_letilt>
	Dijkstra(graf_csucs, source, target1, target2);
 8003734:	4b07      	ldr	r3, [pc, #28]	; (8003754 <Kapukbol_iranyok+0x30>)
 8003736:	6819      	ldr	r1, [r3, #0]
 8003738:	4b07      	ldr	r3, [pc, #28]	; (8003758 <Kapukbol_iranyok+0x34>)
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	4b07      	ldr	r3, [pc, #28]	; (800375c <Kapukbol_iranyok+0x38>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4807      	ldr	r0, [pc, #28]	; (8003760 <Kapukbol_iranyok+0x3c>)
 8003742:	f000 f80f 	bl	8003764 <Dijkstra>
	Iranyok_torlo();
 8003746:	f001 f87f 	bl	8004848 <Iranyok_torlo>
	Iranyok_osszeallito();
 800374a:	f001 f897 	bl	800487c <Iranyok_osszeallito>
}
 800374e:	bf00      	nop
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	200001b0 	.word	0x200001b0
 8003758:	200001b4 	.word	0x200001b4
 800375c:	200001b8 	.word	0x200001b8
 8003760:	200005d8 	.word	0x200005d8

08003764 <Dijkstra>:

// Function that implements Dijkstra's single source shortest path algorithm
// for a graph represented using adjacency matrix representation
void Dijkstra(int graph[CSUCS_SZAM][CSUCS_SZAM], int src, int target1, int target2) {
 8003764:	b590      	push	{r4, r7, lr}
 8003766:	b0d9      	sub	sp, #356	; 0x164
 8003768:	af00      	add	r7, sp, #0
 800376a:	f107 040c 	add.w	r4, r7, #12
 800376e:	6020      	str	r0, [r4, #0]
 8003770:	f107 0008 	add.w	r0, r7, #8
 8003774:	6001      	str	r1, [r0, #0]
 8003776:	1d39      	adds	r1, r7, #4
 8003778:	600a      	str	r2, [r1, #0]
 800377a:	463a      	mov	r2, r7
 800377c:	6013      	str	r3, [r2, #0]
	int dist[CSUCS_SZAM]; // The output array. dist[i] will hold the shortest
	// distance from src to i
  	int r[CSUCS_SZAM];
  	for(int i = 0; i < CSUCS_SZAM; i++) {
 800377e:	2300      	movs	r3, #0
 8003780:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8003784:	e00c      	b.n	80037a0 <Dijkstra+0x3c>
      	r[i] = -1;
 8003786:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800378a:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 800378e:	f04f 31ff 	mov.w	r1, #4294967295
 8003792:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  	for(int i = 0; i < CSUCS_SZAM; i++) {
 8003796:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800379a:	3301      	adds	r3, #1
 800379c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80037a0:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80037a4:	2b20      	cmp	r3, #32
 80037a6:	ddee      	ble.n	8003786 <Dijkstra+0x22>

	bool sptSet[CSUCS_SZAM]; // sptSet[i] will be true if vertex i is included in shortest
	// path tree or shortest distance from src to i is finalized

	// Initialize all distances as INFINITE and stpSet[] as false
	for (int i = 0; i < CSUCS_SZAM; i++)
 80037a8:	2300      	movs	r3, #0
 80037aa:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80037ae:	e015      	b.n	80037dc <Dijkstra+0x78>
		dist[i] = INT_MAX, sptSet[i] = false;
 80037b0:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 80037ba:	4413      	add	r3, r2
 80037bc:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80037c0:	f843 2ca8 	str.w	r2, [r3, #-168]
 80037c4:	f107 0210 	add.w	r2, r7, #16
 80037c8:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80037cc:	4413      	add	r3, r2
 80037ce:	2200      	movs	r2, #0
 80037d0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < CSUCS_SZAM; i++)
 80037d2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80037d6:	3301      	adds	r3, #1
 80037d8:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80037dc:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80037e0:	2b20      	cmp	r3, #32
 80037e2:	dde5      	ble.n	80037b0 <Dijkstra+0x4c>

	// Distance of source vertex from itself is always 0
	dist[src] = 0;
 80037e4:	f107 0308 	add.w	r3, r7, #8
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 80037f0:	4413      	add	r3, r2
 80037f2:	2200      	movs	r2, #0
 80037f4:	f843 2ca8 	str.w	r2, [r3, #-168]

	// Find shortest path for all vertices
	for (int count = 0; count < CSUCS_SZAM - 1; count++) {
 80037f8:	2300      	movs	r3, #0
 80037fa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80037fe:	e094      	b.n	800392a <Dijkstra+0x1c6>
		// Pick the minimum distance vertex from the set of vertices not
		// yet processed. u is always equal to src in the first iteration.
		int u = MinDistance(dist, sptSet);
 8003800:	f107 0210 	add.w	r2, r7, #16
 8003804:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003808:	4611      	mov	r1, r2
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff fe94 	bl	8003538 <MinDistance>
 8003810:	f8c7 013c 	str.w	r0, [r7, #316]	; 0x13c

		// Mark the picked vertex as processed
		sptSet[u] = true;
 8003814:	f107 0210 	add.w	r2, r7, #16
 8003818:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800381c:	4413      	add	r3, r2
 800381e:	2201      	movs	r2, #1
 8003820:	701a      	strb	r2, [r3, #0]

		// Update dist value of the adjacent vertices of the picked vertex.
		for (int v = 0; v < CSUCS_SZAM; v++)
 8003822:	2300      	movs	r3, #0
 8003824:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003828:	e076      	b.n	8003918 <Dijkstra+0x1b4>

			// Update dist[v] only if is not in sptSet, there is an edge from
			// u to v, and total weight of path from src to v through u is
			// smaller than current value of dist[v]
			if (!sptSet[v] && graph[u][v] && dist[u] != INT_MAX
 800382a:	f107 0210 	add.w	r2, r7, #16
 800382e:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003832:	4413      	add	r3, r2
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	f083 0301 	eor.w	r3, r3, #1
 800383a:	b2db      	uxtb	r3, r3
 800383c:	2b00      	cmp	r3, #0
 800383e:	d066      	beq.n	800390e <Dijkstra+0x1aa>
 8003840:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8003844:	4613      	mov	r3, r2
 8003846:	015b      	lsls	r3, r3, #5
 8003848:	4413      	add	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	461a      	mov	r2, r3
 800384e:	f107 030c 	add.w	r3, r7, #12
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4413      	add	r3, r2
 8003856:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800385a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d055      	beq.n	800390e <Dijkstra+0x1aa>
 8003862:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 800386c:	4413      	add	r3, r2
 800386e:	f853 3ca8 	ldr.w	r3, [r3, #-168]
 8003872:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8003876:	4293      	cmp	r3, r2
 8003878:	d049      	beq.n	800390e <Dijkstra+0x1aa>
				&& dist[u] + graph[u][v] < dist[v]) {
 800387a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8003884:	4413      	add	r3, r2
 8003886:	f853 1ca8 	ldr.w	r1, [r3, #-168]
 800388a:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 800388e:	4613      	mov	r3, r2
 8003890:	015b      	lsls	r3, r3, #5
 8003892:	4413      	add	r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	461a      	mov	r2, r3
 8003898:	f107 030c 	add.w	r3, r7, #12
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4413      	add	r3, r2
 80038a0:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 80038a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038a8:	18ca      	adds	r2, r1, r3
 80038aa:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 80038b4:	440b      	add	r3, r1
 80038b6:	f853 3ca8 	ldr.w	r3, [r3, #-168]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	da27      	bge.n	800390e <Dijkstra+0x1aa>
				dist[v] = dist[u] + graph[u][v];
 80038be:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 80038c8:	4413      	add	r3, r2
 80038ca:	f853 1ca8 	ldr.w	r1, [r3, #-168]
 80038ce:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 80038d2:	4613      	mov	r3, r2
 80038d4:	015b      	lsls	r3, r3, #5
 80038d6:	4413      	add	r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	461a      	mov	r2, r3
 80038dc:	f107 030c 	add.w	r3, r7, #12
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4413      	add	r3, r2
 80038e4:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 80038e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038ec:	18ca      	adds	r2, r1, r3
 80038ee:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 80038f8:	440b      	add	r3, r1
 80038fa:	f843 2ca8 	str.w	r2, [r3, #-168]
    			r[v] = u; }
 80038fe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003902:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 8003906:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800390a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int v = 0; v < CSUCS_SZAM; v++)
 800390e:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003912:	3301      	adds	r3, #1
 8003914:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003918:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800391c:	2b20      	cmp	r3, #32
 800391e:	dd84      	ble.n	800382a <Dijkstra+0xc6>
	for (int count = 0; count < CSUCS_SZAM - 1; count++) {
 8003920:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8003924:	3301      	adds	r3, #1
 8003926:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800392a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800392e:	2b1f      	cmp	r3, #31
 8003930:	f77f af66 	ble.w	8003800 <Dijkstra+0x9c>
	}

  	int ultimate_trg = target1;
 8003934:	1d3b      	adds	r3, r7, #4
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  	if(dist[target2] < dist[target1])
 800393c:	463b      	mov	r3, r7
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8003946:	4413      	add	r3, r2
 8003948:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 800394c:	1d3b      	adds	r3, r7, #4
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 8003956:	440b      	add	r3, r1
 8003958:	f853 3ca8 	ldr.w	r3, [r3, #-168]
 800395c:	429a      	cmp	r2, r3
 800395e:	da03      	bge.n	8003968 <Dijkstra+0x204>
      	ultimate_trg = target2;
 8003960:	463b      	mov	r3, r7
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c

  	for(int i = 0; i < 20; i++) {
 8003968:	2300      	movs	r3, #0
 800396a:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800396e:	e00b      	b.n	8003988 <Dijkstra+0x224>
      	road[i] = -1;
 8003970:	4a23      	ldr	r2, [pc, #140]	; (8003a00 <Dijkstra+0x29c>)
 8003972:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8003976:	f04f 31ff 	mov.w	r1, #4294967295
 800397a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  	for(int i = 0; i < 20; i++) {
 800397e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8003982:	3301      	adds	r3, #1
 8003984:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8003988:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800398c:	2b13      	cmp	r3, #19
 800398e:	ddef      	ble.n	8003970 <Dijkstra+0x20c>
    }
  	road[0] = ultimate_trg;
 8003990:	4a1b      	ldr	r2, [pc, #108]	; (8003a00 <Dijkstra+0x29c>)
 8003992:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003996:	6013      	str	r3, [r2, #0]
  	int last_v = r[ultimate_trg];
 8003998:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800399c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80039a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039a4:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
  	int k = 1;
 80039a8:	2301      	movs	r3, #1
 80039aa:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  	//cout <<last_v<< endl;
  	while(last_v != src){
 80039ae:	e013      	b.n	80039d8 <Dijkstra+0x274>
  		road[k] = last_v;
 80039b0:	4913      	ldr	r1, [pc, #76]	; (8003a00 <Dijkstra+0x29c>)
 80039b2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80039b6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80039ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  		k++;
 80039be:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80039c2:	3301      	adds	r3, #1
 80039c4:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
        last_v = r[last_v];
 80039c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80039cc:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80039d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039d4:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
  	while(last_v != src){
 80039d8:	f107 0308 	add.w	r3, r7, #8
 80039dc:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d1e4      	bne.n	80039b0 <Dijkstra+0x24c>
      	//cout <<last_v<< endl;
     }
  	road[k] = last_v;
 80039e6:	4906      	ldr	r1, [pc, #24]	; (8003a00 <Dijkstra+0x29c>)
 80039e8:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80039ec:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80039f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80039f4:	bf00      	nop
 80039f6:	f507 77b2 	add.w	r7, r7, #356	; 0x164
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd90      	pop	{r4, r7, pc}
 80039fe:	bf00      	nop
 8003a00:	20000160 	.word	0x20000160

08003a04 <Graf_csucs_feltolt>:

void Graf_csucs_feltolt(void) {
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
  	for(int u = 0; u < CSUCS_SZAM; u++) {
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	607b      	str	r3, [r7, #4]
 8003a0e:	e015      	b.n	8003a3c <Graf_csucs_feltolt+0x38>
      	for(int v= 0; v < CSUCS_SZAM; v++) {
 8003a10:	2300      	movs	r3, #0
 8003a12:	603b      	str	r3, [r7, #0]
 8003a14:	e00c      	b.n	8003a30 <Graf_csucs_feltolt+0x2c>
      		graf_csucs[u][v] = 5000000;
 8003a16:	49d0      	ldr	r1, [pc, #832]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	015b      	lsls	r3, r3, #5
 8003a1e:	4413      	add	r3, r2
 8003a20:	683a      	ldr	r2, [r7, #0]
 8003a22:	4413      	add	r3, r2
 8003a24:	4acd      	ldr	r2, [pc, #820]	; (8003d5c <Graf_csucs_feltolt+0x358>)
 8003a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      	for(int v= 0; v < CSUCS_SZAM; v++) {
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	603b      	str	r3, [r7, #0]
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	2b20      	cmp	r3, #32
 8003a34:	ddef      	ble.n	8003a16 <Graf_csucs_feltolt+0x12>
  	for(int u = 0; u < CSUCS_SZAM; u++) {
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	3301      	adds	r3, #1
 8003a3a:	607b      	str	r3, [r7, #4]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b20      	cmp	r3, #32
 8003a40:	dde6      	ble.n	8003a10 <Graf_csucs_feltolt+0xc>
        }
    }
  	graf_csucs[1][3] = 4891;
 8003a42:	4bc5      	ldr	r3, [pc, #788]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003a44:	f241 321b 	movw	r2, #4891	; 0x131b
 8003a48:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    graf_csucs[1][5] = 6060;
 8003a4c:	4bc2      	ldr	r3, [pc, #776]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003a4e:	f241 72ac 	movw	r2, #6060	; 0x17ac
 8003a52:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    graf_csucs[1][7] = 7143;
 8003a56:	4bc0      	ldr	r3, [pc, #768]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003a58:	f641 32e7 	movw	r2, #7143	; 0x1be7
 8003a5c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    graf_csucs[2][3] = 5260;
 8003a60:	4bbd      	ldr	r3, [pc, #756]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003a62:	f241 428c 	movw	r2, #5260	; 0x148c
 8003a66:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    graf_csucs[2][5] = 6429;
 8003a6a:	4bbb      	ldr	r3, [pc, #748]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003a6c:	f641 121d 	movw	r2, #6429	; 0x191d
 8003a70:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    graf_csucs[2][7] = 7512;
 8003a74:	4bb8      	ldr	r3, [pc, #736]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003a76:	f641 5258 	movw	r2, #7512	; 0x1d58
 8003a7a:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    graf_csucs[3][9] = 4202;
 8003a7e:	4bb6      	ldr	r3, [pc, #728]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003a80:	f241 026a 	movw	r2, #4202	; 0x106a
 8003a84:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
    graf_csucs[3][11] = 5373;
 8003a88:	4bb3      	ldr	r3, [pc, #716]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003a8a:	f241 42fd 	movw	r2, #5373	; 0x14fd
 8003a8e:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
    graf_csucs[4][1] = 5260;
 8003a92:	4bb1      	ldr	r3, [pc, #708]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003a94:	f241 428c 	movw	r2, #5260	; 0x148c
 8003a98:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    graf_csucs[4][2] = 4891;
 8003a9c:	4bae      	ldr	r3, [pc, #696]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003a9e:	f241 321b 	movw	r2, #4891	; 0x131b
 8003aa2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
    graf_csucs[5][11] = 3657;
 8003aa6:	4bac      	ldr	r3, [pc, #688]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003aa8:	f640 6249 	movw	r2, #3657	; 0xe49
 8003aac:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
    graf_csucs[6][1] = 6429;
 8003ab0:	4ba9      	ldr	r3, [pc, #676]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003ab2:	f641 121d 	movw	r2, #6429	; 0x191d
 8003ab6:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
    graf_csucs[6][2] = 6060; 	// C csucs kesz
 8003aba:	4ba7      	ldr	r3, [pc, #668]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003abc:	f241 72ac 	movw	r2, #6060	; 0x17ac
 8003ac0:	f8c3 2320 	str.w	r2, [r3, #800]	; 0x320
    graf_csucs[7][11] = 2899;
 8003ac4:	4ba4      	ldr	r3, [pc, #656]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003ac6:	f640 3253 	movw	r2, #2899	; 0xb53
 8003aca:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
    graf_csucs[8][1] = 7512;
 8003ace:	4ba2      	ldr	r3, [pc, #648]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003ad0:	f641 5258 	movw	r2, #7512	; 0x1d58
 8003ad4:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    graf_csucs[8][2] = 7143;
 8003ad8:	4b9f      	ldr	r3, [pc, #636]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003ada:	f641 32e7 	movw	r2, #7143	; 0x1be7
 8003ade:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
    graf_csucs[9][17] = 6770;
 8003ae2:	4b9d      	ldr	r3, [pc, #628]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003ae4:	f641 2272 	movw	r2, #6770	; 0x1a72
 8003ae8:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
    graf_csucs[9][19] = 8874;
 8003aec:	4b9a      	ldr	r3, [pc, #616]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003aee:	f242 22aa 	movw	r2, #8874	; 0x22aa
 8003af2:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
    graf_csucs[10][4] = 4202;
 8003af6:	4b98      	ldr	r3, [pc, #608]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003af8:	f241 026a 	movw	r2, #4202	; 0x106a
 8003afc:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    graf_csucs[11][14] = 1697;
 8003b00:	4b95      	ldr	r3, [pc, #596]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b02:	f240 62a1 	movw	r2, #1697	; 0x6a1
 8003b06:	f8c3 25e4 	str.w	r2, [r3, #1508]	; 0x5e4
    graf_csucs[11][15] = 2370;
 8003b0a:	4b93      	ldr	r3, [pc, #588]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b0c:	f640 1242 	movw	r2, #2370	; 0x942
 8003b10:	f8c3 25e8 	str.w	r2, [r3, #1512]	; 0x5e8
    graf_csucs[11][21] = 8569;
 8003b14:	4b90      	ldr	r3, [pc, #576]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b16:	f242 1279 	movw	r2, #8569	; 0x2179
 8003b1a:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
    graf_csucs[11][23] = 13602;
 8003b1e:	4b8e      	ldr	r3, [pc, #568]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b20:	f243 5222 	movw	r2, #13602	; 0x3522
 8003b24:	f8c3 2608 	str.w	r2, [r3, #1544]	; 0x608
    graf_csucs[11][25] = 14059;
 8003b28:	4b8b      	ldr	r3, [pc, #556]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b2a:	f243 62eb 	movw	r2, #14059	; 0x36eb
 8003b2e:	f8c3 2610 	str.w	r2, [r3, #1552]	; 0x610
    graf_csucs[11][27] = 15560;
 8003b32:	4b89      	ldr	r3, [pc, #548]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b34:	f643 42c8 	movw	r2, #15560	; 0x3cc8
 8003b38:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
    graf_csucs[12][4] = 5373;
 8003b3c:	4b86      	ldr	r3, [pc, #536]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b3e:	f241 42fd 	movw	r2, #5373	; 0x14fd
 8003b42:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    graf_csucs[12][6] = 3657;
 8003b46:	4b84      	ldr	r3, [pc, #528]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b48:	f640 6249 	movw	r2, #3657	; 0xe49
 8003b4c:	f8c3 2648 	str.w	r2, [r3, #1608]	; 0x648
    graf_csucs[12][8] = 2899; 	// F csucs kesz
 8003b50:	4b81      	ldr	r3, [pc, #516]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b52:	f640 3253 	movw	r2, #2899	; 0xb53
 8003b56:	f8c3 2650 	str.w	r2, [r3, #1616]	; 0x650
    graf_csucs[13][12] = 1697;
 8003b5a:	4b7f      	ldr	r3, [pc, #508]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b5c:	f240 62a1 	movw	r2, #1697	; 0x6a1
 8003b60:	f8c3 26e4 	str.w	r2, [r3, #1764]	; 0x6e4
    graf_csucs[14][17] = 4396;
 8003b64:	4b7c      	ldr	r3, [pc, #496]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b66:	f241 122c 	movw	r2, #4396	; 0x112c
 8003b6a:	f8c3 277c 	str.w	r2, [r3, #1916]	; 0x77c
    graf_csucs[14][19] = 6500;
 8003b6e:	4b7a      	ldr	r3, [pc, #488]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b70:	f641 1264 	movw	r2, #6500	; 0x1964
 8003b74:	f8c3 2784 	str.w	r2, [r3, #1924]	; 0x784
    graf_csucs[15][21] = 6494;
 8003b78:	4b77      	ldr	r3, [pc, #476]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b7a:	f641 125e 	movw	r2, #6494	; 0x195e
 8003b7e:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
    graf_csucs[15][23] = 11527;
 8003b82:	4b75      	ldr	r3, [pc, #468]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b84:	f642 5207 	movw	r2, #11527	; 0x2d07
 8003b88:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
    graf_csucs[15][25] = 11984;
 8003b8c:	4b72      	ldr	r3, [pc, #456]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b8e:	f642 62d0 	movw	r2, #11984	; 0x2ed0
 8003b92:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
    graf_csucs[15][27] = 13485;
 8003b96:	4b70      	ldr	r3, [pc, #448]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003b98:	f243 42ad 	movw	r2, #13485	; 0x34ad
 8003b9c:	f8c3 2828 	str.w	r2, [r3, #2088]	; 0x828
    graf_csucs[16][12] = 2370;
 8003ba0:	4b6d      	ldr	r3, [pc, #436]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003ba2:	f640 1242 	movw	r2, #2370	; 0x942
 8003ba6:	f8c3 2870 	str.w	r2, [r3, #2160]	; 0x870
    graf_csucs[17][21] = 2969;
 8003baa:	4b6b      	ldr	r3, [pc, #428]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003bac:	f640 3299 	movw	r2, #2969	; 0xb99
 8003bb0:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    graf_csucs[17][23] = 8002;
 8003bb4:	4b68      	ldr	r3, [pc, #416]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003bb6:	f641 7242 	movw	r2, #8002	; 0x1f42
 8003bba:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
    graf_csucs[17][25] = 8459;
 8003bbe:	4b66      	ldr	r3, [pc, #408]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003bc0:	f242 120b 	movw	r2, #8459	; 0x210b
 8003bc4:	f8c3 2928 	str.w	r2, [r3, #2344]	; 0x928
    graf_csucs[17][27] = 9960;
 8003bc8:	4b63      	ldr	r3, [pc, #396]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003bca:	f242 62e8 	movw	r2, #9960	; 0x26e8
 8003bce:	f8c3 2930 	str.w	r2, [r3, #2352]	; 0x930
    graf_csucs[18][13] = 4396;
 8003bd2:	4b61      	ldr	r3, [pc, #388]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003bd4:	f241 122c 	movw	r2, #4396	; 0x112c
 8003bd8:	f8c3 297c 	str.w	r2, [r3, #2428]	; 0x97c
    graf_csucs[18][10] = 6770; 	// I csucs kesz
 8003bdc:	4b5e      	ldr	r3, [pc, #376]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003bde:	f641 2272 	movw	r2, #6770	; 0x1a72
 8003be2:	f8c3 2970 	str.w	r2, [r3, #2416]	; 0x970
    graf_csucs[19][23] = 5615;
 8003be6:	4b5c      	ldr	r3, [pc, #368]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003be8:	f241 52ef 	movw	r2, #5615	; 0x15ef
 8003bec:	f8c3 2a28 	str.w	r2, [r3, #2600]	; 0xa28
    graf_csucs[19][25] = 6072;
 8003bf0:	4b59      	ldr	r3, [pc, #356]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003bf2:	f241 72b8 	movw	r2, #6072	; 0x17b8
 8003bf6:	f8c3 2a30 	str.w	r2, [r3, #2608]	; 0xa30
    graf_csucs[19][27] = 7573;
 8003bfa:	4b57      	ldr	r3, [pc, #348]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003bfc:	f641 5295 	movw	r2, #7573	; 0x1d95
 8003c00:	f8c3 2a38 	str.w	r2, [r3, #2616]	; 0xa38
    graf_csucs[20][10] = 8874;
 8003c04:	4b54      	ldr	r3, [pc, #336]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c06:	f242 22aa 	movw	r2, #8874	; 0x22aa
 8003c0a:	f8c3 2a78 	str.w	r2, [r3, #2680]	; 0xa78
    graf_csucs[20][13] = 6500;
 8003c0e:	4b52      	ldr	r3, [pc, #328]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c10:	f641 1264 	movw	r2, #6500	; 0x1964
 8003c14:	f8c3 2a84 	str.w	r2, [r3, #2692]	; 0xa84
    graf_csucs[21][23] = 4727;
 8003c18:	4b4f      	ldr	r3, [pc, #316]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c1a:	f241 2277 	movw	r2, #4727	; 0x1277
 8003c1e:	f8c3 2b30 	str.w	r2, [r3, #2864]	; 0xb30
    graf_csucs[21][25] = 5184;
 8003c22:	4b4d      	ldr	r3, [pc, #308]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c24:	f44f 52a2 	mov.w	r2, #5184	; 0x1440
 8003c28:	f8c3 2b38 	str.w	r2, [r3, #2872]	; 0xb38
    graf_csucs[21][27] = 6685;
 8003c2c:	4b4a      	ldr	r3, [pc, #296]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c2e:	f641 221d 	movw	r2, #6685	; 0x1a1d
 8003c32:	f8c3 2b40 	str.w	r2, [r3, #2880]	; 0xb40
    graf_csucs[22][12] = 8569;
 8003c36:	4b48      	ldr	r3, [pc, #288]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c38:	f242 1279 	movw	r2, #8569	; 0x2179
 8003c3c:	f8c3 2b88 	str.w	r2, [r3, #2952]	; 0xb88
    graf_csucs[22][16] = 6494;
 8003c40:	4b45      	ldr	r3, [pc, #276]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c42:	f641 125e 	movw	r2, #6494	; 0x195e
 8003c46:	f8c3 2b98 	str.w	r2, [r3, #2968]	; 0xb98
    graf_csucs[22][18] = 2969;
 8003c4a:	4b43      	ldr	r3, [pc, #268]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c4c:	f640 3299 	movw	r2, #2969	; 0xb99
 8003c50:	f8c3 2ba0 	str.w	r2, [r3, #2976]	; 0xba0
    graf_csucs[23][29] = 10948;
 8003c54:	4b40      	ldr	r3, [pc, #256]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c56:	f642 22c4 	movw	r2, #10948	; 0x2ac4
 8003c5a:	f8c3 2c50 	str.w	r2, [r3, #3152]	; 0xc50
    graf_csucs[23][32] = 13441;
 8003c5e:	4b3e      	ldr	r3, [pc, #248]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c60:	f243 4281 	movw	r2, #13441	; 0x3481
 8003c64:	f8c3 2c5c 	str.w	r2, [r3, #3164]	; 0xc5c
    graf_csucs[24][12] = 13602;
 8003c68:	4b3b      	ldr	r3, [pc, #236]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c6a:	f243 5222 	movw	r2, #13602	; 0x3522
 8003c6e:	f8c3 2c90 	str.w	r2, [r3, #3216]	; 0xc90
    graf_csucs[24][16] = 11527;
 8003c72:	4b39      	ldr	r3, [pc, #228]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c74:	f642 5207 	movw	r2, #11527	; 0x2d07
 8003c78:	f8c3 2ca0 	str.w	r2, [r3, #3232]	; 0xca0
    graf_csucs[24][18] = 8002;
 8003c7c:	4b36      	ldr	r3, [pc, #216]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c7e:	f641 7242 	movw	r2, #8002	; 0x1f42
 8003c82:	f8c3 2ca8 	str.w	r2, [r3, #3240]	; 0xca8
    graf_csucs[24][20] = 5615;
 8003c86:	4b34      	ldr	r3, [pc, #208]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c88:	f241 52ef 	movw	r2, #5615	; 0x15ef
 8003c8c:	f8c3 2cb0 	str.w	r2, [r3, #3248]	; 0xcb0
    graf_csucs[24][22] = 4727; 	// L csucs kesz
 8003c90:	4b31      	ldr	r3, [pc, #196]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c92:	f241 2277 	movw	r2, #4727	; 0x1277
 8003c96:	f8c3 2cb8 	str.w	r2, [r3, #3256]	; 0xcb8
    graf_csucs[25][29] = 10485;
 8003c9a:	4b2f      	ldr	r3, [pc, #188]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003c9c:	f642 02f5 	movw	r2, #10485	; 0x28f5
 8003ca0:	f8c3 2d58 	str.w	r2, [r3, #3416]	; 0xd58
    graf_csucs[25][32] = 12978;
 8003ca4:	4b2c      	ldr	r3, [pc, #176]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003ca6:	f243 22b2 	movw	r2, #12978	; 0x32b2
 8003caa:	f8c3 2d64 	str.w	r2, [r3, #3428]	; 0xd64
    graf_csucs[26][12] = 14059;
 8003cae:	4b2a      	ldr	r3, [pc, #168]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003cb0:	f243 62eb 	movw	r2, #14059	; 0x36eb
 8003cb4:	f8c3 2d98 	str.w	r2, [r3, #3480]	; 0xd98
    graf_csucs[26][16] = 11984;
 8003cb8:	4b27      	ldr	r3, [pc, #156]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003cba:	f642 62d0 	movw	r2, #11984	; 0x2ed0
 8003cbe:	f8c3 2da8 	str.w	r2, [r3, #3496]	; 0xda8
    graf_csucs[26][18] = 8459;
 8003cc2:	4b25      	ldr	r3, [pc, #148]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003cc4:	f242 120b 	movw	r2, #8459	; 0x210b
 8003cc8:	f8c3 2db0 	str.w	r2, [r3, #3504]	; 0xdb0
    graf_csucs[26][20] = 6072;
 8003ccc:	4b22      	ldr	r3, [pc, #136]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003cce:	f241 72b8 	movw	r2, #6072	; 0x17b8
 8003cd2:	f8c3 2db8 	str.w	r2, [r3, #3512]	; 0xdb8
    graf_csucs[26][22] = 5184;
 8003cd6:	4b20      	ldr	r3, [pc, #128]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003cd8:	f44f 52a2 	mov.w	r2, #5184	; 0x1440
 8003cdc:	f8c3 2dc0 	str.w	r2, [r3, #3520]	; 0xdc0
    graf_csucs[27][31] = 3047;
 8003ce0:	4b1d      	ldr	r3, [pc, #116]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003ce2:	f640 32e7 	movw	r2, #3047	; 0xbe7
 8003ce6:	f8c3 2e68 	str.w	r2, [r3, #3688]	; 0xe68
    graf_csucs[28][12] = 15560;
 8003cea:	4b1b      	ldr	r3, [pc, #108]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003cec:	f643 42c8 	movw	r2, #15560	; 0x3cc8
 8003cf0:	f8c3 2ea0 	str.w	r2, [r3, #3744]	; 0xea0
    graf_csucs[28][16] = 13485;
 8003cf4:	4b18      	ldr	r3, [pc, #96]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003cf6:	f243 42ad 	movw	r2, #13485	; 0x34ad
 8003cfa:	f8c3 2eb0 	str.w	r2, [r3, #3760]	; 0xeb0
    graf_csucs[28][18] = 9960;
 8003cfe:	4b16      	ldr	r3, [pc, #88]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003d00:	f242 62e8 	movw	r2, #9960	; 0x26e8
 8003d04:	f8c3 2eb8 	str.w	r2, [r3, #3768]	; 0xeb8
    graf_csucs[28][20] = 7573;
 8003d08:	4b13      	ldr	r3, [pc, #76]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003d0a:	f641 5295 	movw	r2, #7573	; 0x1d95
 8003d0e:	f8c3 2ec0 	str.w	r2, [r3, #3776]	; 0xec0
    graf_csucs[28][22] = 6685;
 8003d12:	4b11      	ldr	r3, [pc, #68]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003d14:	f641 221d 	movw	r2, #6685	; 0x1a1d
 8003d18:	f8c3 2ec8 	str.w	r2, [r3, #3784]	; 0xec8
    graf_csucs[29][32] = 9659;
 8003d1c:	4b0e      	ldr	r3, [pc, #56]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003d1e:	f242 52bb 	movw	r2, #9659	; 0x25bb
 8003d22:	f8c3 2f74 	str.w	r2, [r3, #3956]	; 0xf74
    graf_csucs[30][29] = 6981;
 8003d26:	4b0c      	ldr	r3, [pc, #48]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003d28:	f641 3245 	movw	r2, #6981	; 0x1b45
 8003d2c:	f8c3 2fec 	str.w	r2, [r3, #4076]	; 0xfec
    graf_csucs[30][32] = 9474;
 8003d30:	4b09      	ldr	r3, [pc, #36]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003d32:	f242 5202 	movw	r2, #9474	; 0x2502
 8003d36:	f8c3 2ff8 	str.w	r2, [r3, #4088]	; 0xff8
    graf_csucs[31][24] = 13441;
 8003d3a:	4b07      	ldr	r3, [pc, #28]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003d3c:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 8003d40:	331c      	adds	r3, #28
 8003d42:	f243 4281 	movw	r2, #13441	; 0x3481
 8003d46:	601a      	str	r2, [r3, #0]
    graf_csucs[31][26] = 12978;
 8003d48:	4b03      	ldr	r3, [pc, #12]	; (8003d58 <Graf_csucs_feltolt+0x354>)
 8003d4a:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 8003d4e:	3304      	adds	r3, #4
 8003d50:	f243 22b2 	movw	r2, #12978	; 0x32b2
 8003d54:	601a      	str	r2, [r3, #0]
 8003d56:	e003      	b.n	8003d60 <Graf_csucs_feltolt+0x35c>
 8003d58:	200005d8 	.word	0x200005d8
 8003d5c:	004c4b40 	.word	0x004c4b40
    graf_csucs[32][28] = 3047;
 8003d60:	4b06      	ldr	r3, [pc, #24]	; (8003d7c <Graf_csucs_feltolt+0x378>)
 8003d62:	f503 5387 	add.w	r3, r3, #4320	; 0x10e0
 8003d66:	3310      	adds	r3, #16
 8003d68:	f640 32e7 	movw	r2, #3047	; 0xbe7
 8003d6c:	601a      	str	r2, [r3, #0]
}
 8003d6e:	bf00      	nop
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	200005d8 	.word	0x200005d8

08003d80 <Graf_irany_feltolt>:

void Graf_irany_feltolt(void) {
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
	for(int u = 0; u < CSUCS_SZAM; u++) {
 8003d86:	2300      	movs	r3, #0
 8003d88:	60fb      	str	r3, [r7, #12]
 8003d8a:	e022      	b.n	8003dd2 <Graf_irany_feltolt+0x52>
		for(int v = 0; v < CSUCS_SZAM; v++) {
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	60bb      	str	r3, [r7, #8]
 8003d90:	e019      	b.n	8003dc6 <Graf_irany_feltolt+0x46>
			for(int d = 0; d < 8; d++) {
 8003d92:	2300      	movs	r3, #0
 8003d94:	607b      	str	r3, [r7, #4]
 8003d96:	e010      	b.n	8003dba <Graf_irany_feltolt+0x3a>
				graf_irany[u][v][d] = -1;
 8003d98:	49bb      	ldr	r1, [pc, #748]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	015b      	lsls	r3, r3, #5
 8003da0:	4413      	add	r3, r2
 8003da2:	68ba      	ldr	r2, [r7, #8]
 8003da4:	4413      	add	r3, r2
 8003da6:	00da      	lsls	r2, r3, #3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4413      	add	r3, r2
 8003dac:	f04f 32ff 	mov.w	r2, #4294967295
 8003db0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(int d = 0; d < 8; d++) {
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	3301      	adds	r3, #1
 8003db8:	607b      	str	r3, [r7, #4]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2b07      	cmp	r3, #7
 8003dbe:	ddeb      	ble.n	8003d98 <Graf_irany_feltolt+0x18>
		for(int v = 0; v < CSUCS_SZAM; v++) {
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	60bb      	str	r3, [r7, #8]
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b20      	cmp	r3, #32
 8003dca:	dde2      	ble.n	8003d92 <Graf_irany_feltolt+0x12>
	for(int u = 0; u < CSUCS_SZAM; u++) {
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	3301      	adds	r3, #1
 8003dd0:	60fb      	str	r3, [r7, #12]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2b20      	cmp	r3, #32
 8003dd6:	ddd9      	ble.n	8003d8c <Graf_irany_feltolt+0xc>
			}
		}
	}
	graf_irany[1][3][0] = 2;
 8003dd8:	4bab      	ldr	r3, [pc, #684]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003dda:	2202      	movs	r2, #2
 8003ddc:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
	graf_irany[1][5][0] = 0;
 8003de0:	4ba9      	ldr	r3, [pc, #676]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	f8c3 24c0 	str.w	r2, [r3, #1216]	; 0x4c0
	graf_irany[1][5][1] = 2;
 8003de8:	4ba7      	ldr	r3, [pc, #668]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003dea:	2202      	movs	r2, #2
 8003dec:	f8c3 24c4 	str.w	r2, [r3, #1220]	; 0x4c4
	graf_irany[1][7][0] = 0;
 8003df0:	4ba5      	ldr	r3, [pc, #660]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
	graf_irany[1][7][1] = 0;
 8003df8:	4ba3      	ldr	r3, [pc, #652]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
	graf_irany[2][3][0] = 2;
 8003e00:	4ba1      	ldr	r3, [pc, #644]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e02:	2202      	movs	r2, #2
 8003e04:	f8c3 28a0 	str.w	r2, [r3, #2208]	; 0x8a0
	graf_irany[2][5][0] = 0;
 8003e08:	4b9f      	ldr	r3, [pc, #636]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
	graf_irany[2][5][1] = 2;
 8003e10:	4b9d      	ldr	r3, [pc, #628]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e12:	2202      	movs	r2, #2
 8003e14:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
	graf_irany[2][7][0] = 0;
 8003e18:	4b9b      	ldr	r3, [pc, #620]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
	graf_irany[2][7][1] = 0;
 8003e20:	4b99      	ldr	r3, [pc, #612]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	f8c3 2924 	str.w	r2, [r3, #2340]	; 0x924
	graf_irany[3][9][0] = 2;
 8003e28:	4b97      	ldr	r3, [pc, #604]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	f8c3 2d80 	str.w	r2, [r3, #3456]	; 0xd80
	graf_irany[3][11][0] = 0;
 8003e30:	4b95      	ldr	r3, [pc, #596]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	f8c3 2dc0 	str.w	r2, [r3, #3520]	; 0xdc0
	graf_irany[3][11][1] = 1;
 8003e38:	4b93      	ldr	r3, [pc, #588]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f8c3 2dc4 	str.w	r2, [r3, #3524]	; 0xdc4
	graf_irany[3][11][2] = 2;
 8003e40:	4b91      	ldr	r3, [pc, #580]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e42:	2202      	movs	r2, #2
 8003e44:	f8c3 2dc8 	str.w	r2, [r3, #3528]	; 0xdc8
	graf_irany[4][1][0] = 0;
 8003e48:	4b8f      	ldr	r3, [pc, #572]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e4a:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 8003e4e:	2200      	movs	r2, #0
 8003e50:	601a      	str	r2, [r3, #0]
	graf_irany[4][2][0] = 2;
 8003e52:	4b8d      	ldr	r3, [pc, #564]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e54:	f503 5386 	add.w	r3, r3, #4288	; 0x10c0
 8003e58:	2202      	movs	r2, #2
 8003e5a:	601a      	str	r2, [r3, #0]
	graf_irany[5][11][0] = 0;
 8003e5c:	4b8a      	ldr	r3, [pc, #552]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e5e:	f503 53b0 	add.w	r3, r3, #5632	; 0x1600
 8003e62:	2200      	movs	r2, #0
 8003e64:	601a      	str	r2, [r3, #0]
	graf_irany[5][11][1] = 2;
 8003e66:	4b88      	ldr	r3, [pc, #544]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e68:	f503 53b0 	add.w	r3, r3, #5632	; 0x1600
 8003e6c:	3304      	adds	r3, #4
 8003e6e:	2202      	movs	r2, #2
 8003e70:	601a      	str	r2, [r3, #0]
	graf_irany[6][1][0] = 0;
 8003e72:	4b85      	ldr	r3, [pc, #532]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e74:	f503 53c7 	add.w	r3, r3, #6368	; 0x18e0
 8003e78:	2200      	movs	r2, #0
 8003e7a:	601a      	str	r2, [r3, #0]
	graf_irany[6][1][1] = 0;
 8003e7c:	4b82      	ldr	r3, [pc, #520]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e7e:	f503 53c7 	add.w	r3, r3, #6368	; 0x18e0
 8003e82:	3304      	adds	r3, #4
 8003e84:	2200      	movs	r2, #0
 8003e86:	601a      	str	r2, [r3, #0]
	graf_irany[6][2][0] = 0; 	// C csucs kesz
 8003e88:	4b7f      	ldr	r3, [pc, #508]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e8a:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8003e8e:	2200      	movs	r2, #0
 8003e90:	601a      	str	r2, [r3, #0]
	graf_irany[6][2][1] = 2; 	// C csucs kesz
 8003e92:	4b7d      	ldr	r3, [pc, #500]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003e94:	f503 53c8 	add.w	r3, r3, #6400	; 0x1900
 8003e98:	3304      	adds	r3, #4
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	601a      	str	r2, [r3, #0]
	graf_irany[7][11][0] = 1;
 8003e9e:	4b7a      	ldr	r3, [pc, #488]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003ea0:	f503 53f2 	add.w	r3, r3, #7744	; 0x1e40
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	601a      	str	r2, [r3, #0]
	graf_irany[8][1][0] = 1;
 8003ea8:	4b77      	ldr	r3, [pc, #476]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003eaa:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8003eae:	3320      	adds	r3, #32
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	601a      	str	r2, [r3, #0]
	graf_irany[8][1][1] = 0;
 8003eb4:	4b74      	ldr	r3, [pc, #464]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003eb6:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8003eba:	3324      	adds	r3, #36	; 0x24
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	601a      	str	r2, [r3, #0]
	graf_irany[8][2][0] = 1;
 8003ec0:	4b71      	ldr	r3, [pc, #452]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003ec2:	f503 5305 	add.w	r3, r3, #8512	; 0x2140
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	601a      	str	r2, [r3, #0]
	graf_irany[8][2][1] = 2;
 8003eca:	4b6f      	ldr	r3, [pc, #444]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003ecc:	f503 5305 	add.w	r3, r3, #8512	; 0x2140
 8003ed0:	3304      	adds	r3, #4
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	601a      	str	r2, [r3, #0]
	graf_irany[9][17][0] = 2;
 8003ed6:	4b6c      	ldr	r3, [pc, #432]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003ed8:	f503 531d 	add.w	r3, r3, #10048	; 0x2740
 8003edc:	2202      	movs	r2, #2
 8003ede:	601a      	str	r2, [r3, #0]
	graf_irany[9][17][1] = 0;
 8003ee0:	4b69      	ldr	r3, [pc, #420]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003ee2:	f503 531d 	add.w	r3, r3, #10048	; 0x2740
 8003ee6:	3304      	adds	r3, #4
 8003ee8:	2200      	movs	r2, #0
 8003eea:	601a      	str	r2, [r3, #0]
	graf_irany[9][19][0] = 2;
 8003eec:	4b66      	ldr	r3, [pc, #408]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003eee:	f503 531e 	add.w	r3, r3, #10112	; 0x2780
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	601a      	str	r2, [r3, #0]
	graf_irany[9][19][1] = 2;
 8003ef6:	4b64      	ldr	r3, [pc, #400]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003ef8:	f503 531e 	add.w	r3, r3, #10112	; 0x2780
 8003efc:	3304      	adds	r3, #4
 8003efe:	2202      	movs	r2, #2
 8003f00:	601a      	str	r2, [r3, #0]
	graf_irany[10][4][0] = 0;
 8003f02:	4b61      	ldr	r3, [pc, #388]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f04:	f503 5327 	add.w	r3, r3, #10688	; 0x29c0
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]
	graf_irany[11][14][0] = 2;
 8003f0c:	4b5e      	ldr	r3, [pc, #376]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f0e:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8003f12:	3320      	adds	r3, #32
 8003f14:	2202      	movs	r2, #2
 8003f16:	601a      	str	r2, [r3, #0]
	graf_irany[11][15][0] = 0;
 8003f18:	4b5b      	ldr	r3, [pc, #364]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f1a:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]
	graf_irany[11][21][0] = 1;
 8003f22:	4b59      	ldr	r3, [pc, #356]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f24:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8003f28:	2201      	movs	r2, #1
 8003f2a:	601a      	str	r2, [r3, #0]
	graf_irany[11][21][1] = 2;
 8003f2c:	4b56      	ldr	r3, [pc, #344]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f2e:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8003f32:	3304      	adds	r3, #4
 8003f34:	2202      	movs	r2, #2
 8003f36:	601a      	str	r2, [r3, #0]
	graf_irany[11][21][2] = 1;
 8003f38:	4b53      	ldr	r3, [pc, #332]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f3a:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8003f3e:	3308      	adds	r3, #8
 8003f40:	2201      	movs	r2, #1
 8003f42:	601a      	str	r2, [r3, #0]
	graf_irany[11][23][0] = 1;
 8003f44:	4b50      	ldr	r3, [pc, #320]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f46:	f503 5341 	add.w	r3, r3, #12352	; 0x3040
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	601a      	str	r2, [r3, #0]
	graf_irany[11][23][1] = 2;
 8003f4e:	4b4e      	ldr	r3, [pc, #312]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f50:	f503 5341 	add.w	r3, r3, #12352	; 0x3040
 8003f54:	3304      	adds	r3, #4
 8003f56:	2202      	movs	r2, #2
 8003f58:	601a      	str	r2, [r3, #0]
	graf_irany[11][23][2] = 0;
 8003f5a:	4b4b      	ldr	r3, [pc, #300]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f5c:	f503 5341 	add.w	r3, r3, #12352	; 0x3040
 8003f60:	3308      	adds	r3, #8
 8003f62:	2200      	movs	r2, #0
 8003f64:	601a      	str	r2, [r3, #0]
	graf_irany[11][23][3] = 0;
 8003f66:	4b48      	ldr	r3, [pc, #288]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f68:	f503 5341 	add.w	r3, r3, #12352	; 0x3040
 8003f6c:	330c      	adds	r3, #12
 8003f6e:	2200      	movs	r2, #0
 8003f70:	601a      	str	r2, [r3, #0]
	graf_irany[11][25][0] = 1;
 8003f72:	4b45      	ldr	r3, [pc, #276]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f74:	f503 5342 	add.w	r3, r3, #12416	; 0x3080
 8003f78:	2201      	movs	r2, #1
 8003f7a:	601a      	str	r2, [r3, #0]
	graf_irany[11][25][1] = 2;
 8003f7c:	4b42      	ldr	r3, [pc, #264]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f7e:	f503 5342 	add.w	r3, r3, #12416	; 0x3080
 8003f82:	3304      	adds	r3, #4
 8003f84:	2202      	movs	r2, #2
 8003f86:	601a      	str	r2, [r3, #0]
	graf_irany[11][25][2] = 0;
 8003f88:	4b3f      	ldr	r3, [pc, #252]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f8a:	f503 5342 	add.w	r3, r3, #12416	; 0x3080
 8003f8e:	3308      	adds	r3, #8
 8003f90:	2200      	movs	r2, #0
 8003f92:	601a      	str	r2, [r3, #0]
	graf_irany[11][25][3] = 1;
 8003f94:	4b3c      	ldr	r3, [pc, #240]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003f96:	f503 5342 	add.w	r3, r3, #12416	; 0x3080
 8003f9a:	330c      	adds	r3, #12
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]
	graf_irany[11][27][0] = 1;
 8003fa0:	4b39      	ldr	r3, [pc, #228]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003fa2:	f503 5343 	add.w	r3, r3, #12480	; 0x30c0
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	601a      	str	r2, [r3, #0]
	graf_irany[11][27][1] = 2;
 8003faa:	4b37      	ldr	r3, [pc, #220]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003fac:	f503 5343 	add.w	r3, r3, #12480	; 0x30c0
 8003fb0:	3304      	adds	r3, #4
 8003fb2:	2202      	movs	r2, #2
 8003fb4:	601a      	str	r2, [r3, #0]
	graf_irany[11][27][2] = 0;
 8003fb6:	4b34      	ldr	r3, [pc, #208]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003fb8:	f503 5343 	add.w	r3, r3, #12480	; 0x30c0
 8003fbc:	3308      	adds	r3, #8
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	601a      	str	r2, [r3, #0]
	graf_irany[11][27][3] = 2;
 8003fc2:	4b31      	ldr	r3, [pc, #196]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003fc4:	f503 5343 	add.w	r3, r3, #12480	; 0x30c0
 8003fc8:	330c      	adds	r3, #12
 8003fca:	2202      	movs	r2, #2
 8003fcc:	601a      	str	r2, [r3, #0]
	graf_irany[12][4][0] = 0;
 8003fce:	4b2e      	ldr	r3, [pc, #184]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003fd0:	f503 5348 	add.w	r3, r3, #12800	; 0x3200
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	601a      	str	r2, [r3, #0]
	graf_irany[12][4][1] = 0;
 8003fd8:	4b2b      	ldr	r3, [pc, #172]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003fda:	f503 5348 	add.w	r3, r3, #12800	; 0x3200
 8003fde:	3304      	adds	r3, #4
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	601a      	str	r2, [r3, #0]
	graf_irany[12][4][2] = 1;
 8003fe4:	4b28      	ldr	r3, [pc, #160]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003fe6:	f503 5348 	add.w	r3, r3, #12800	; 0x3200
 8003fea:	3308      	adds	r3, #8
 8003fec:	2201      	movs	r2, #1
 8003fee:	601a      	str	r2, [r3, #0]
	graf_irany[12][6][0] = 0;
 8003ff0:	4b25      	ldr	r3, [pc, #148]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003ff2:	f503 5349 	add.w	r3, r3, #12864	; 0x3240
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	601a      	str	r2, [r3, #0]
	graf_irany[12][6][1] = 2;
 8003ffa:	4b23      	ldr	r3, [pc, #140]	; (8004088 <Graf_irany_feltolt+0x308>)
 8003ffc:	f503 5349 	add.w	r3, r3, #12864	; 0x3240
 8004000:	3304      	adds	r3, #4
 8004002:	2202      	movs	r2, #2
 8004004:	601a      	str	r2, [r3, #0]
	graf_irany[12][8][0] = 2; 	// F csucs kesz
 8004006:	4b20      	ldr	r3, [pc, #128]	; (8004088 <Graf_irany_feltolt+0x308>)
 8004008:	f503 534a 	add.w	r3, r3, #12928	; 0x3280
 800400c:	2202      	movs	r2, #2
 800400e:	601a      	str	r2, [r3, #0]
	graf_irany[13][12][0] = 1;
 8004010:	4b1d      	ldr	r3, [pc, #116]	; (8004088 <Graf_irany_feltolt+0x308>)
 8004012:	f503 535c 	add.w	r3, r3, #14080	; 0x3700
 8004016:	3320      	adds	r3, #32
 8004018:	2201      	movs	r2, #1
 800401a:	601a      	str	r2, [r3, #0]
	graf_irany[14][17][0] = 1;
 800401c:	4b1a      	ldr	r3, [pc, #104]	; (8004088 <Graf_irany_feltolt+0x308>)
 800401e:	f503 536f 	add.w	r3, r3, #15296	; 0x3bc0
 8004022:	3320      	adds	r3, #32
 8004024:	2201      	movs	r2, #1
 8004026:	601a      	str	r2, [r3, #0]
	graf_irany[14][17][1] = 0;
 8004028:	4b17      	ldr	r3, [pc, #92]	; (8004088 <Graf_irany_feltolt+0x308>)
 800402a:	f503 536f 	add.w	r3, r3, #15296	; 0x3bc0
 800402e:	3324      	adds	r3, #36	; 0x24
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
	graf_irany[14][19][0] = 1;
 8004034:	4b14      	ldr	r3, [pc, #80]	; (8004088 <Graf_irany_feltolt+0x308>)
 8004036:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 800403a:	3320      	adds	r3, #32
 800403c:	2201      	movs	r2, #1
 800403e:	601a      	str	r2, [r3, #0]
	graf_irany[14][19][1] = 2;
 8004040:	4b11      	ldr	r3, [pc, #68]	; (8004088 <Graf_irany_feltolt+0x308>)
 8004042:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 8004046:	3324      	adds	r3, #36	; 0x24
 8004048:	2202      	movs	r2, #2
 800404a:	601a      	str	r2, [r3, #0]
	graf_irany[15][21][0] = 1;
 800404c:	4b0e      	ldr	r3, [pc, #56]	; (8004088 <Graf_irany_feltolt+0x308>)
 800404e:	f503 4381 	add.w	r3, r3, #16512	; 0x4080
 8004052:	2201      	movs	r2, #1
 8004054:	601a      	str	r2, [r3, #0]
	graf_irany[15][21][1] = 1;
 8004056:	4b0c      	ldr	r3, [pc, #48]	; (8004088 <Graf_irany_feltolt+0x308>)
 8004058:	f503 4381 	add.w	r3, r3, #16512	; 0x4080
 800405c:	3304      	adds	r3, #4
 800405e:	2201      	movs	r2, #1
 8004060:	601a      	str	r2, [r3, #0]
	graf_irany[15][23][0] = 1;
 8004062:	4b09      	ldr	r3, [pc, #36]	; (8004088 <Graf_irany_feltolt+0x308>)
 8004064:	f503 4381 	add.w	r3, r3, #16512	; 0x4080
 8004068:	3340      	adds	r3, #64	; 0x40
 800406a:	2201      	movs	r2, #1
 800406c:	601a      	str	r2, [r3, #0]
	graf_irany[15][23][1] = 0;
 800406e:	4b06      	ldr	r3, [pc, #24]	; (8004088 <Graf_irany_feltolt+0x308>)
 8004070:	f503 4381 	add.w	r3, r3, #16512	; 0x4080
 8004074:	3344      	adds	r3, #68	; 0x44
 8004076:	2200      	movs	r2, #0
 8004078:	601a      	str	r2, [r3, #0]
	graf_irany[15][23][2] = 0;
 800407a:	4b03      	ldr	r3, [pc, #12]	; (8004088 <Graf_irany_feltolt+0x308>)
 800407c:	f503 4381 	add.w	r3, r3, #16512	; 0x4080
 8004080:	3348      	adds	r3, #72	; 0x48
 8004082:	2200      	movs	r2, #0
 8004084:	601a      	str	r2, [r3, #0]
 8004086:	e001      	b.n	800408c <Graf_irany_feltolt+0x30c>
 8004088:	2000184c 	.word	0x2000184c
	graf_irany[15][25][0] = 1;
 800408c:	4bbc      	ldr	r3, [pc, #752]	; (8004380 <Graf_irany_feltolt+0x600>)
 800408e:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 8004092:	2201      	movs	r2, #1
 8004094:	601a      	str	r2, [r3, #0]
	graf_irany[15][25][1] = 0;
 8004096:	4bba      	ldr	r3, [pc, #744]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004098:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 800409c:	3304      	adds	r3, #4
 800409e:	2200      	movs	r2, #0
 80040a0:	601a      	str	r2, [r3, #0]
	graf_irany[15][25][2] = 1;
 80040a2:	4bb7      	ldr	r3, [pc, #732]	; (8004380 <Graf_irany_feltolt+0x600>)
 80040a4:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80040a8:	3308      	adds	r3, #8
 80040aa:	2201      	movs	r2, #1
 80040ac:	601a      	str	r2, [r3, #0]
	graf_irany[15][27][0] = 1;
 80040ae:	4bb4      	ldr	r3, [pc, #720]	; (8004380 <Graf_irany_feltolt+0x600>)
 80040b0:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80040b4:	3340      	adds	r3, #64	; 0x40
 80040b6:	2201      	movs	r2, #1
 80040b8:	601a      	str	r2, [r3, #0]
	graf_irany[15][27][1] = 0;
 80040ba:	4bb1      	ldr	r3, [pc, #708]	; (8004380 <Graf_irany_feltolt+0x600>)
 80040bc:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80040c0:	3344      	adds	r3, #68	; 0x44
 80040c2:	2200      	movs	r2, #0
 80040c4:	601a      	str	r2, [r3, #0]
	graf_irany[15][27][2] = 2;
 80040c6:	4bae      	ldr	r3, [pc, #696]	; (8004380 <Graf_irany_feltolt+0x600>)
 80040c8:	f503 4382 	add.w	r3, r3, #16640	; 0x4100
 80040cc:	3348      	adds	r3, #72	; 0x48
 80040ce:	2202      	movs	r2, #2
 80040d0:	601a      	str	r2, [r3, #0]
	graf_irany[16][12][0] = 1;
 80040d2:	4bab      	ldr	r3, [pc, #684]	; (8004380 <Graf_irany_feltolt+0x600>)
 80040d4:	f503 4387 	add.w	r3, r3, #17280	; 0x4380
 80040d8:	2201      	movs	r2, #1
 80040da:	601a      	str	r2, [r3, #0]
	graf_irany[17][21][0] = 2;		// vagy kozep, fura keresztezodes
 80040dc:	4ba8      	ldr	r3, [pc, #672]	; (8004380 <Graf_irany_feltolt+0x600>)
 80040de:	f503 4391 	add.w	r3, r3, #18560	; 0x4880
 80040e2:	3340      	adds	r3, #64	; 0x40
 80040e4:	2202      	movs	r2, #2
 80040e6:	601a      	str	r2, [r3, #0]
	graf_irany[17][23][0] = 0;
 80040e8:	4ba5      	ldr	r3, [pc, #660]	; (8004380 <Graf_irany_feltolt+0x600>)
 80040ea:	f503 4392 	add.w	r3, r3, #18688	; 0x4900
 80040ee:	2200      	movs	r2, #0
 80040f0:	601a      	str	r2, [r3, #0]
	graf_irany[17][23][1] = 0;
 80040f2:	4ba3      	ldr	r3, [pc, #652]	; (8004380 <Graf_irany_feltolt+0x600>)
 80040f4:	f503 4392 	add.w	r3, r3, #18688	; 0x4900
 80040f8:	3304      	adds	r3, #4
 80040fa:	2200      	movs	r2, #0
 80040fc:	601a      	str	r2, [r3, #0]
	graf_irany[17][25][0] = 0;
 80040fe:	4ba0      	ldr	r3, [pc, #640]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004100:	f503 4392 	add.w	r3, r3, #18688	; 0x4900
 8004104:	3340      	adds	r3, #64	; 0x40
 8004106:	2200      	movs	r2, #0
 8004108:	601a      	str	r2, [r3, #0]
	graf_irany[17][25][1] = 1;
 800410a:	4b9d      	ldr	r3, [pc, #628]	; (8004380 <Graf_irany_feltolt+0x600>)
 800410c:	f503 4392 	add.w	r3, r3, #18688	; 0x4900
 8004110:	3344      	adds	r3, #68	; 0x44
 8004112:	2201      	movs	r2, #1
 8004114:	601a      	str	r2, [r3, #0]
	graf_irany[17][27][0] = 0;
 8004116:	4b9a      	ldr	r3, [pc, #616]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004118:	f503 4393 	add.w	r3, r3, #18816	; 0x4980
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]
	graf_irany[17][27][1] = 2;
 8004120:	4b97      	ldr	r3, [pc, #604]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004122:	f503 4393 	add.w	r3, r3, #18816	; 0x4980
 8004126:	3304      	adds	r3, #4
 8004128:	2202      	movs	r2, #2
 800412a:	601a      	str	r2, [r3, #0]
	graf_irany[18][13][0] = 1;
 800412c:	4b94      	ldr	r3, [pc, #592]	; (8004380 <Graf_irany_feltolt+0x600>)
 800412e:	f503 4397 	add.w	r3, r3, #19328	; 0x4b80
 8004132:	3360      	adds	r3, #96	; 0x60
 8004134:	2201      	movs	r2, #1
 8004136:	601a      	str	r2, [r3, #0]
	graf_irany[18][13][1] = 2;
 8004138:	4b91      	ldr	r3, [pc, #580]	; (8004380 <Graf_irany_feltolt+0x600>)
 800413a:	f503 4397 	add.w	r3, r3, #19328	; 0x4b80
 800413e:	3364      	adds	r3, #100	; 0x64
 8004140:	2202      	movs	r2, #2
 8004142:	601a      	str	r2, [r3, #0]
	graf_irany[18][10][0] = 1; 	// I csucs kesz
 8004144:	4b8e      	ldr	r3, [pc, #568]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004146:	f503 4397 	add.w	r3, r3, #19328	; 0x4b80
 800414a:	2201      	movs	r2, #1
 800414c:	601a      	str	r2, [r3, #0]
	graf_irany[18][10][1] = 0; 	// I csucs kesz
 800414e:	4b8c      	ldr	r3, [pc, #560]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004150:	f503 4397 	add.w	r3, r3, #19328	; 0x4b80
 8004154:	3304      	adds	r3, #4
 8004156:	2200      	movs	r2, #0
 8004158:	601a      	str	r2, [r3, #0]
	graf_irany[19][23][0] = 0;
 800415a:	4b89      	ldr	r3, [pc, #548]	; (8004380 <Graf_irany_feltolt+0x600>)
 800415c:	f503 43a2 	add.w	r3, r3, #20736	; 0x5100
 8004160:	3340      	adds	r3, #64	; 0x40
 8004162:	2200      	movs	r2, #0
 8004164:	601a      	str	r2, [r3, #0]
	graf_irany[19][25][0] = 1;
 8004166:	4b86      	ldr	r3, [pc, #536]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004168:	f503 43a3 	add.w	r3, r3, #20864	; 0x5180
 800416c:	2201      	movs	r2, #1
 800416e:	601a      	str	r2, [r3, #0]
	graf_irany[19][27][0] = 2;
 8004170:	4b83      	ldr	r3, [pc, #524]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004172:	f503 43a3 	add.w	r3, r3, #20864	; 0x5180
 8004176:	3340      	adds	r3, #64	; 0x40
 8004178:	2202      	movs	r2, #2
 800417a:	601a      	str	r2, [r3, #0]
	graf_irany[20][10][0] = 0;
 800417c:	4b80      	ldr	r3, [pc, #512]	; (8004380 <Graf_irany_feltolt+0x600>)
 800417e:	f503 43a7 	add.w	r3, r3, #21376	; 0x5380
 8004182:	3340      	adds	r3, #64	; 0x40
 8004184:	2200      	movs	r2, #0
 8004186:	601a      	str	r2, [r3, #0]
	graf_irany[20][10][1] = 0;
 8004188:	4b7d      	ldr	r3, [pc, #500]	; (8004380 <Graf_irany_feltolt+0x600>)
 800418a:	f503 43a7 	add.w	r3, r3, #21376	; 0x5380
 800418e:	3344      	adds	r3, #68	; 0x44
 8004190:	2200      	movs	r2, #0
 8004192:	601a      	str	r2, [r3, #0]
	graf_irany[20][13][0] = 0;
 8004194:	4b7a      	ldr	r3, [pc, #488]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004196:	f503 43a8 	add.w	r3, r3, #21504	; 0x5400
 800419a:	3320      	adds	r3, #32
 800419c:	2200      	movs	r2, #0
 800419e:	601a      	str	r2, [r3, #0]
	graf_irany[20][13][1] = 2;
 80041a0:	4b77      	ldr	r3, [pc, #476]	; (8004380 <Graf_irany_feltolt+0x600>)
 80041a2:	f503 43a8 	add.w	r3, r3, #21504	; 0x5400
 80041a6:	3324      	adds	r3, #36	; 0x24
 80041a8:	2202      	movs	r2, #2
 80041aa:	601a      	str	r2, [r3, #0]
	graf_irany[21][23][0] = 0;
 80041ac:	4b74      	ldr	r3, [pc, #464]	; (8004380 <Graf_irany_feltolt+0x600>)
 80041ae:	f503 43b3 	add.w	r3, r3, #22912	; 0x5980
 80041b2:	2200      	movs	r2, #0
 80041b4:	601a      	str	r2, [r3, #0]
	graf_irany[21][25][0] = 1;
 80041b6:	4b72      	ldr	r3, [pc, #456]	; (8004380 <Graf_irany_feltolt+0x600>)
 80041b8:	f503 43b3 	add.w	r3, r3, #22912	; 0x5980
 80041bc:	3340      	adds	r3, #64	; 0x40
 80041be:	2201      	movs	r2, #1
 80041c0:	601a      	str	r2, [r3, #0]
	graf_irany[21][27][0] = 2;
 80041c2:	4b6f      	ldr	r3, [pc, #444]	; (8004380 <Graf_irany_feltolt+0x600>)
 80041c4:	f503 43b4 	add.w	r3, r3, #23040	; 0x5a00
 80041c8:	2202      	movs	r2, #2
 80041ca:	601a      	str	r2, [r3, #0]
	graf_irany[22][12][0] = 1;
 80041cc:	4b6c      	ldr	r3, [pc, #432]	; (8004380 <Graf_irany_feltolt+0x600>)
 80041ce:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80041d2:	3340      	adds	r3, #64	; 0x40
 80041d4:	2201      	movs	r2, #1
 80041d6:	601a      	str	r2, [r3, #0]
	graf_irany[22][12][1] = 0;
 80041d8:	4b69      	ldr	r3, [pc, #420]	; (8004380 <Graf_irany_feltolt+0x600>)
 80041da:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80041de:	3344      	adds	r3, #68	; 0x44
 80041e0:	2200      	movs	r2, #0
 80041e2:	601a      	str	r2, [r3, #0]
	graf_irany[22][12][2] = 1;
 80041e4:	4b66      	ldr	r3, [pc, #408]	; (8004380 <Graf_irany_feltolt+0x600>)
 80041e6:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80041ea:	3348      	adds	r3, #72	; 0x48
 80041ec:	2201      	movs	r2, #1
 80041ee:	601a      	str	r2, [r3, #0]
	graf_irany[22][16][0] = 1;
 80041f0:	4b63      	ldr	r3, [pc, #396]	; (8004380 <Graf_irany_feltolt+0x600>)
 80041f2:	f503 43b9 	add.w	r3, r3, #23680	; 0x5c80
 80041f6:	3340      	adds	r3, #64	; 0x40
 80041f8:	2201      	movs	r2, #1
 80041fa:	601a      	str	r2, [r3, #0]
	graf_irany[22][16][1] = 2;
 80041fc:	4b60      	ldr	r3, [pc, #384]	; (8004380 <Graf_irany_feltolt+0x600>)
 80041fe:	f503 43b9 	add.w	r3, r3, #23680	; 0x5c80
 8004202:	3344      	adds	r3, #68	; 0x44
 8004204:	2202      	movs	r2, #2
 8004206:	601a      	str	r2, [r3, #0]
	graf_irany[22][18][0] = 0;
 8004208:	4b5d      	ldr	r3, [pc, #372]	; (8004380 <Graf_irany_feltolt+0x600>)
 800420a:	f503 43ba 	add.w	r3, r3, #23808	; 0x5d00
 800420e:	2200      	movs	r2, #0
 8004210:	601a      	str	r2, [r3, #0]
	graf_irany[23][29][0] = 0;
 8004212:	4b5b      	ldr	r3, [pc, #364]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004214:	f503 43c5 	add.w	r3, r3, #25216	; 0x6280
 8004218:	2200      	movs	r2, #0
 800421a:	601a      	str	r2, [r3, #0]
	graf_irany[23][29][1] = 0;
 800421c:	4b58      	ldr	r3, [pc, #352]	; (8004380 <Graf_irany_feltolt+0x600>)
 800421e:	f503 43c5 	add.w	r3, r3, #25216	; 0x6280
 8004222:	3304      	adds	r3, #4
 8004224:	2200      	movs	r2, #0
 8004226:	601a      	str	r2, [r3, #0]
	graf_irany[23][32][0] = 0;
 8004228:	4b55      	ldr	r3, [pc, #340]	; (8004380 <Graf_irany_feltolt+0x600>)
 800422a:	f503 43c5 	add.w	r3, r3, #25216	; 0x6280
 800422e:	3360      	adds	r3, #96	; 0x60
 8004230:	2200      	movs	r2, #0
 8004232:	601a      	str	r2, [r3, #0]
	graf_irany[23][32][1] = 2;
 8004234:	4b52      	ldr	r3, [pc, #328]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004236:	f503 43c5 	add.w	r3, r3, #25216	; 0x6280
 800423a:	3364      	adds	r3, #100	; 0x64
 800423c:	2202      	movs	r2, #2
 800423e:	601a      	str	r2, [r3, #0]
	graf_irany[23][32][2] = 0;
 8004240:	4b4f      	ldr	r3, [pc, #316]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004242:	f503 43c5 	add.w	r3, r3, #25216	; 0x6280
 8004246:	3368      	adds	r3, #104	; 0x68
 8004248:	2200      	movs	r2, #0
 800424a:	601a      	str	r2, [r3, #0]
	graf_irany[23][32][3] = 0;
 800424c:	4b4c      	ldr	r3, [pc, #304]	; (8004380 <Graf_irany_feltolt+0x600>)
 800424e:	f503 43c5 	add.w	r3, r3, #25216	; 0x6280
 8004252:	336c      	adds	r3, #108	; 0x6c
 8004254:	2200      	movs	r2, #0
 8004256:	601a      	str	r2, [r3, #0]
	//graf_irany[23][32][4] = 0;
	//graf_irany[23][32][5] = 0;
	//graf_irany[23][32][6] = 0;
	graf_irany[24][12][0] = 2;
 8004258:	4b49      	ldr	r3, [pc, #292]	; (8004380 <Graf_irany_feltolt+0x600>)
 800425a:	f503 43c9 	add.w	r3, r3, #25728	; 0x6480
 800425e:	2202      	movs	r2, #2
 8004260:	601a      	str	r2, [r3, #0]
	graf_irany[24][12][1] = 2;
 8004262:	4b47      	ldr	r3, [pc, #284]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004264:	f503 43c9 	add.w	r3, r3, #25728	; 0x6480
 8004268:	3304      	adds	r3, #4
 800426a:	2202      	movs	r2, #2
 800426c:	601a      	str	r2, [r3, #0]
	graf_irany[24][12][2] = 0;
 800426e:	4b44      	ldr	r3, [pc, #272]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004270:	f503 43c9 	add.w	r3, r3, #25728	; 0x6480
 8004274:	3308      	adds	r3, #8
 8004276:	2200      	movs	r2, #0
 8004278:	601a      	str	r2, [r3, #0]
	graf_irany[24][12][3] = 1;
 800427a:	4b41      	ldr	r3, [pc, #260]	; (8004380 <Graf_irany_feltolt+0x600>)
 800427c:	f503 43c9 	add.w	r3, r3, #25728	; 0x6480
 8004280:	330c      	adds	r3, #12
 8004282:	2201      	movs	r2, #1
 8004284:	601a      	str	r2, [r3, #0]
	graf_irany[24][16][0] = 2;
 8004286:	4b3e      	ldr	r3, [pc, #248]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004288:	f503 43ca 	add.w	r3, r3, #25856	; 0x6500
 800428c:	2202      	movs	r2, #2
 800428e:	601a      	str	r2, [r3, #0]
	graf_irany[24][16][1] = 2;
 8004290:	4b3b      	ldr	r3, [pc, #236]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004292:	f503 43ca 	add.w	r3, r3, #25856	; 0x6500
 8004296:	3304      	adds	r3, #4
 8004298:	2202      	movs	r2, #2
 800429a:	601a      	str	r2, [r3, #0]
	graf_irany[24][16][2] = 2;
 800429c:	4b38      	ldr	r3, [pc, #224]	; (8004380 <Graf_irany_feltolt+0x600>)
 800429e:	f503 43ca 	add.w	r3, r3, #25856	; 0x6500
 80042a2:	3308      	adds	r3, #8
 80042a4:	2202      	movs	r2, #2
 80042a6:	601a      	str	r2, [r3, #0]
	graf_irany[24][18][0] = 2;
 80042a8:	4b35      	ldr	r3, [pc, #212]	; (8004380 <Graf_irany_feltolt+0x600>)
 80042aa:	f503 43ca 	add.w	r3, r3, #25856	; 0x6500
 80042ae:	3340      	adds	r3, #64	; 0x40
 80042b0:	2202      	movs	r2, #2
 80042b2:	601a      	str	r2, [r3, #0]
	graf_irany[24][18][1] = 0;
 80042b4:	4b32      	ldr	r3, [pc, #200]	; (8004380 <Graf_irany_feltolt+0x600>)
 80042b6:	f503 43ca 	add.w	r3, r3, #25856	; 0x6500
 80042ba:	3344      	adds	r3, #68	; 0x44
 80042bc:	2200      	movs	r2, #0
 80042be:	601a      	str	r2, [r3, #0]
	graf_irany[24][20][0] = 0;
 80042c0:	4b2f      	ldr	r3, [pc, #188]	; (8004380 <Graf_irany_feltolt+0x600>)
 80042c2:	f503 43cb 	add.w	r3, r3, #25984	; 0x6580
 80042c6:	2200      	movs	r2, #0
 80042c8:	601a      	str	r2, [r3, #0]
	graf_irany[24][22][0] = 1; 	// L csucs kesz
 80042ca:	4b2d      	ldr	r3, [pc, #180]	; (8004380 <Graf_irany_feltolt+0x600>)
 80042cc:	f503 43cb 	add.w	r3, r3, #25984	; 0x6580
 80042d0:	3340      	adds	r3, #64	; 0x40
 80042d2:	2201      	movs	r2, #1
 80042d4:	601a      	str	r2, [r3, #0]
	graf_irany[25][29][0] = 0;
 80042d6:	4b2a      	ldr	r3, [pc, #168]	; (8004380 <Graf_irany_feltolt+0x600>)
 80042d8:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 80042dc:	3340      	adds	r3, #64	; 0x40
 80042de:	2200      	movs	r2, #0
 80042e0:	601a      	str	r2, [r3, #0]
	graf_irany[25][29][1] = 0;
 80042e2:	4b27      	ldr	r3, [pc, #156]	; (8004380 <Graf_irany_feltolt+0x600>)
 80042e4:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 80042e8:	3344      	adds	r3, #68	; 0x44
 80042ea:	2200      	movs	r2, #0
 80042ec:	601a      	str	r2, [r3, #0]
	graf_irany[25][32][0] = 1;
 80042ee:	4b24      	ldr	r3, [pc, #144]	; (8004380 <Graf_irany_feltolt+0x600>)
 80042f0:	f503 43d6 	add.w	r3, r3, #27392	; 0x6b00
 80042f4:	3320      	adds	r3, #32
 80042f6:	2201      	movs	r2, #1
 80042f8:	601a      	str	r2, [r3, #0]
	graf_irany[25][32][1] = 2;
 80042fa:	4b21      	ldr	r3, [pc, #132]	; (8004380 <Graf_irany_feltolt+0x600>)
 80042fc:	f503 43d6 	add.w	r3, r3, #27392	; 0x6b00
 8004300:	3324      	adds	r3, #36	; 0x24
 8004302:	2202      	movs	r2, #2
 8004304:	601a      	str	r2, [r3, #0]
	graf_irany[25][32][2] = 0;
 8004306:	4b1e      	ldr	r3, [pc, #120]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004308:	f503 43d6 	add.w	r3, r3, #27392	; 0x6b00
 800430c:	3328      	adds	r3, #40	; 0x28
 800430e:	2200      	movs	r2, #0
 8004310:	601a      	str	r2, [r3, #0]
	graf_irany[25][32][3] = 0;
 8004312:	4b1b      	ldr	r3, [pc, #108]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004314:	f503 43d6 	add.w	r3, r3, #27392	; 0x6b00
 8004318:	332c      	adds	r3, #44	; 0x2c
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]
	//graf_irany[25][32][4] = 0;
	//graf_irany[25][32][5] = 0;
	//graf_irany[25][32][6] = 0;
	graf_irany[26][12][0] = 2;
 800431e:	4b18      	ldr	r3, [pc, #96]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004320:	f503 43d9 	add.w	r3, r3, #27776	; 0x6c80
 8004324:	3340      	adds	r3, #64	; 0x40
 8004326:	2202      	movs	r2, #2
 8004328:	601a      	str	r2, [r3, #0]
	graf_irany[26][12][1] = 2;
 800432a:	4b15      	ldr	r3, [pc, #84]	; (8004380 <Graf_irany_feltolt+0x600>)
 800432c:	f503 43d9 	add.w	r3, r3, #27776	; 0x6c80
 8004330:	3344      	adds	r3, #68	; 0x44
 8004332:	2202      	movs	r2, #2
 8004334:	601a      	str	r2, [r3, #0]
	graf_irany[26][12][2] = 0;
 8004336:	4b12      	ldr	r3, [pc, #72]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004338:	f503 43d9 	add.w	r3, r3, #27776	; 0x6c80
 800433c:	3348      	adds	r3, #72	; 0x48
 800433e:	2200      	movs	r2, #0
 8004340:	601a      	str	r2, [r3, #0]
	graf_irany[26][12][3] = 1;
 8004342:	4b0f      	ldr	r3, [pc, #60]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004344:	f503 43d9 	add.w	r3, r3, #27776	; 0x6c80
 8004348:	334c      	adds	r3, #76	; 0x4c
 800434a:	2201      	movs	r2, #1
 800434c:	601a      	str	r2, [r3, #0]
	graf_irany[26][16][0] = 2;
 800434e:	4b0c      	ldr	r3, [pc, #48]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004350:	f503 43da 	add.w	r3, r3, #27904	; 0x6d00
 8004354:	3340      	adds	r3, #64	; 0x40
 8004356:	2202      	movs	r2, #2
 8004358:	601a      	str	r2, [r3, #0]
	graf_irany[26][16][1] = 2;
 800435a:	4b09      	ldr	r3, [pc, #36]	; (8004380 <Graf_irany_feltolt+0x600>)
 800435c:	f503 43da 	add.w	r3, r3, #27904	; 0x6d00
 8004360:	3344      	adds	r3, #68	; 0x44
 8004362:	2202      	movs	r2, #2
 8004364:	601a      	str	r2, [r3, #0]
	graf_irany[26][16][2] = 2;
 8004366:	4b06      	ldr	r3, [pc, #24]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004368:	f503 43da 	add.w	r3, r3, #27904	; 0x6d00
 800436c:	3348      	adds	r3, #72	; 0x48
 800436e:	2202      	movs	r2, #2
 8004370:	601a      	str	r2, [r3, #0]
	graf_irany[26][18][0] = 2;
 8004372:	4b03      	ldr	r3, [pc, #12]	; (8004380 <Graf_irany_feltolt+0x600>)
 8004374:	f503 43db 	add.w	r3, r3, #28032	; 0x6d80
 8004378:	2202      	movs	r2, #2
 800437a:	601a      	str	r2, [r3, #0]
 800437c:	e002      	b.n	8004384 <Graf_irany_feltolt+0x604>
 800437e:	bf00      	nop
 8004380:	2000184c 	.word	0x2000184c
	graf_irany[26][18][1] = 0;
 8004384:	4b51      	ldr	r3, [pc, #324]	; (80044cc <Graf_irany_feltolt+0x74c>)
 8004386:	f503 43db 	add.w	r3, r3, #28032	; 0x6d80
 800438a:	3304      	adds	r3, #4
 800438c:	2200      	movs	r2, #0
 800438e:	601a      	str	r2, [r3, #0]
	graf_irany[26][20][0] = 0;
 8004390:	4b4e      	ldr	r3, [pc, #312]	; (80044cc <Graf_irany_feltolt+0x74c>)
 8004392:	f503 43db 	add.w	r3, r3, #28032	; 0x6d80
 8004396:	3340      	adds	r3, #64	; 0x40
 8004398:	2200      	movs	r2, #0
 800439a:	601a      	str	r2, [r3, #0]
	graf_irany[26][22][0] = 1;
 800439c:	4b4b      	ldr	r3, [pc, #300]	; (80044cc <Graf_irany_feltolt+0x74c>)
 800439e:	f503 43dc 	add.w	r3, r3, #28160	; 0x6e00
 80043a2:	2201      	movs	r2, #1
 80043a4:	601a      	str	r2, [r3, #0]
	graf_irany[27][31][0] = 2;
 80043a6:	4b49      	ldr	r3, [pc, #292]	; (80044cc <Graf_irany_feltolt+0x74c>)
 80043a8:	f503 43e6 	add.w	r3, r3, #29440	; 0x7300
 80043ac:	3340      	adds	r3, #64	; 0x40
 80043ae:	2202      	movs	r2, #2
 80043b0:	601a      	str	r2, [r3, #0]
	graf_irany[27][31][1] = 2;
 80043b2:	4b46      	ldr	r3, [pc, #280]	; (80044cc <Graf_irany_feltolt+0x74c>)
 80043b4:	f503 43e6 	add.w	r3, r3, #29440	; 0x7300
 80043b8:	3344      	adds	r3, #68	; 0x44
 80043ba:	2202      	movs	r2, #2
 80043bc:	601a      	str	r2, [r3, #0]
	//graf_irany[27][31][2] = 2;
	//graf_irany[27][31][3] = 2;
	//graf_irany[27][31][4] = 2;
	graf_irany[28][12][0] = 2;
 80043be:	4b43      	ldr	r3, [pc, #268]	; (80044cc <Graf_irany_feltolt+0x74c>)
 80043c0:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 80043c4:	2202      	movs	r2, #2
 80043c6:	601a      	str	r2, [r3, #0]
	graf_irany[28][12][1] = 2;
 80043c8:	4b40      	ldr	r3, [pc, #256]	; (80044cc <Graf_irany_feltolt+0x74c>)
 80043ca:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 80043ce:	3304      	adds	r3, #4
 80043d0:	2202      	movs	r2, #2
 80043d2:	601a      	str	r2, [r3, #0]
	graf_irany[28][12][2] = 0;
 80043d4:	4b3d      	ldr	r3, [pc, #244]	; (80044cc <Graf_irany_feltolt+0x74c>)
 80043d6:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 80043da:	3308      	adds	r3, #8
 80043dc:	2200      	movs	r2, #0
 80043de:	601a      	str	r2, [r3, #0]
	graf_irany[28][12][3] = 1;
 80043e0:	4b3a      	ldr	r3, [pc, #232]	; (80044cc <Graf_irany_feltolt+0x74c>)
 80043e2:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 80043e6:	330c      	adds	r3, #12
 80043e8:	2201      	movs	r2, #1
 80043ea:	601a      	str	r2, [r3, #0]
	graf_irany[28][16][0] = 2;
 80043ec:	4b37      	ldr	r3, [pc, #220]	; (80044cc <Graf_irany_feltolt+0x74c>)
 80043ee:	f503 43eb 	add.w	r3, r3, #30080	; 0x7580
 80043f2:	2202      	movs	r2, #2
 80043f4:	601a      	str	r2, [r3, #0]
	graf_irany[28][16][1] = 2;
 80043f6:	4b35      	ldr	r3, [pc, #212]	; (80044cc <Graf_irany_feltolt+0x74c>)
 80043f8:	f503 43eb 	add.w	r3, r3, #30080	; 0x7580
 80043fc:	3304      	adds	r3, #4
 80043fe:	2202      	movs	r2, #2
 8004400:	601a      	str	r2, [r3, #0]
	graf_irany[28][16][2] = 2;
 8004402:	4b32      	ldr	r3, [pc, #200]	; (80044cc <Graf_irany_feltolt+0x74c>)
 8004404:	f503 43eb 	add.w	r3, r3, #30080	; 0x7580
 8004408:	3308      	adds	r3, #8
 800440a:	2202      	movs	r2, #2
 800440c:	601a      	str	r2, [r3, #0]
	graf_irany[28][18][0] = 2;
 800440e:	4b2f      	ldr	r3, [pc, #188]	; (80044cc <Graf_irany_feltolt+0x74c>)
 8004410:	f503 43eb 	add.w	r3, r3, #30080	; 0x7580
 8004414:	3340      	adds	r3, #64	; 0x40
 8004416:	2202      	movs	r2, #2
 8004418:	601a      	str	r2, [r3, #0]
	graf_irany[28][18][1] = 0;
 800441a:	4b2c      	ldr	r3, [pc, #176]	; (80044cc <Graf_irany_feltolt+0x74c>)
 800441c:	f503 43eb 	add.w	r3, r3, #30080	; 0x7580
 8004420:	3344      	adds	r3, #68	; 0x44
 8004422:	2200      	movs	r2, #0
 8004424:	601a      	str	r2, [r3, #0]
	graf_irany[28][20][0] = 0;
 8004426:	4b29      	ldr	r3, [pc, #164]	; (80044cc <Graf_irany_feltolt+0x74c>)
 8004428:	f503 43ec 	add.w	r3, r3, #30208	; 0x7600
 800442c:	2200      	movs	r2, #0
 800442e:	601a      	str	r2, [r3, #0]
	graf_irany[28][22][0] = 1;
 8004430:	4b26      	ldr	r3, [pc, #152]	; (80044cc <Graf_irany_feltolt+0x74c>)
 8004432:	f503 43ec 	add.w	r3, r3, #30208	; 0x7600
 8004436:	3340      	adds	r3, #64	; 0x40
 8004438:	2201      	movs	r2, #1
 800443a:	601a      	str	r2, [r3, #0]
	graf_irany[29][32][0] = 2;
 800443c:	4b23      	ldr	r3, [pc, #140]	; (80044cc <Graf_irany_feltolt+0x74c>)
 800443e:	f503 43f7 	add.w	r3, r3, #31616	; 0x7b80
 8004442:	3320      	adds	r3, #32
 8004444:	2202      	movs	r2, #2
 8004446:	601a      	str	r2, [r3, #0]
	graf_irany[29][32][1] = 0;
 8004448:	4b20      	ldr	r3, [pc, #128]	; (80044cc <Graf_irany_feltolt+0x74c>)
 800444a:	f503 43f7 	add.w	r3, r3, #31616	; 0x7b80
 800444e:	3324      	adds	r3, #36	; 0x24
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]
	graf_irany[29][32][2] = 0;
 8004454:	4b1d      	ldr	r3, [pc, #116]	; (80044cc <Graf_irany_feltolt+0x74c>)
 8004456:	f503 43f7 	add.w	r3, r3, #31616	; 0x7b80
 800445a:	3328      	adds	r3, #40	; 0x28
 800445c:	2200      	movs	r2, #0
 800445e:	601a      	str	r2, [r3, #0]
	//graf_irany[29][32][3] = 0;
	//graf_irany[29][32][4] = 0;
	//graf_irany[29][32][5] = 0;
	graf_irany[30][29][0] = 0;
 8004460:	4b1a      	ldr	r3, [pc, #104]	; (80044cc <Graf_irany_feltolt+0x74c>)
 8004462:	f503 43fe 	add.w	r3, r3, #32512	; 0x7f00
 8004466:	3360      	adds	r3, #96	; 0x60
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]
	graf_irany[30][32][0] = 2;
 800446c:	4b17      	ldr	r3, [pc, #92]	; (80044cc <Graf_irany_feltolt+0x74c>)
 800446e:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8004472:	3340      	adds	r3, #64	; 0x40
 8004474:	2202      	movs	r2, #2
 8004476:	601a      	str	r2, [r3, #0]
	graf_irany[30][32][1] = 0;
 8004478:	4b14      	ldr	r3, [pc, #80]	; (80044cc <Graf_irany_feltolt+0x74c>)
 800447a:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800447e:	3344      	adds	r3, #68	; 0x44
 8004480:	2200      	movs	r2, #0
 8004482:	601a      	str	r2, [r3, #0]
	graf_irany[30][32][2] = 0;
 8004484:	4b11      	ldr	r3, [pc, #68]	; (80044cc <Graf_irany_feltolt+0x74c>)
 8004486:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800448a:	3348      	adds	r3, #72	; 0x48
 800448c:	2200      	movs	r2, #0
 800448e:	601a      	str	r2, [r3, #0]
	//graf_irany[30][32][3] = 0;
	//graf_irany[30][32][4] = 0;
	//graf_irany[30][32][5] = 0;
	graf_irany[31][24][0] = 0;
 8004490:	4b0e      	ldr	r3, [pc, #56]	; (80044cc <Graf_irany_feltolt+0x74c>)
 8004492:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8004496:	33e0      	adds	r3, #224	; 0xe0
 8004498:	2200      	movs	r2, #0
 800449a:	601a      	str	r2, [r3, #0]
	graf_irany[31][24][1] = 2;
 800449c:	4b0b      	ldr	r3, [pc, #44]	; (80044cc <Graf_irany_feltolt+0x74c>)
 800449e:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80044a2:	33e4      	adds	r3, #228	; 0xe4
 80044a4:	2202      	movs	r2, #2
 80044a6:	601a      	str	r2, [r3, #0]
	graf_irany[31][26][0] = 0;
 80044a8:	4b08      	ldr	r3, [pc, #32]	; (80044cc <Graf_irany_feltolt+0x74c>)
 80044aa:	f503 4303 	add.w	r3, r3, #33536	; 0x8300
 80044ae:	3320      	adds	r3, #32
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]
	graf_irany[31][26][1] = 0;
 80044b4:	4b05      	ldr	r3, [pc, #20]	; (80044cc <Graf_irany_feltolt+0x74c>)
 80044b6:	f503 4303 	add.w	r3, r3, #33536	; 0x8300
 80044ba:	3324      	adds	r3, #36	; 0x24
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
	// graf_irany[32][28][0] = -1;		egyenes ut vezet
}
 80044c0:	bf00      	nop
 80044c2:	3714      	adds	r7, #20
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	2000184c 	.word	0x2000184c

080044d0 <Kapuk_letilt>:

void Kapuk_letilt(void) {
 80044d0:	b480      	push	{r7}
 80044d2:	b091      	sub	sp, #68	; 0x44
 80044d4:	af00      	add	r7, sp, #0
	for(int i = 0; i < 6; i++) {
 80044d6:	2300      	movs	r3, #0
 80044d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044da:	e1a4      	b.n	8004826 <Kapuk_letilt+0x356>
		if			(kapuk[i] == 'a') {
 80044dc:	4a96      	ldr	r2, [pc, #600]	; (8004738 <Kapuk_letilt+0x268>)
 80044de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044e0:	4413      	add	r3, r2
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	2b61      	cmp	r3, #97	; 0x61
 80044e6:	d115      	bne.n	8004514 <Kapuk_letilt+0x44>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 80044e8:	2301      	movs	r3, #1
 80044ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80044ec:	e00e      	b.n	800450c <Kapuk_letilt+0x3c>
				graf_csucs[1][j] = 5000000;
 80044ee:	4a93      	ldr	r2, [pc, #588]	; (800473c <Kapuk_letilt+0x26c>)
 80044f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044f2:	3321      	adds	r3, #33	; 0x21
 80044f4:	4992      	ldr	r1, [pc, #584]	; (8004740 <Kapuk_letilt+0x270>)
 80044f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[2][j] = 5000000;
 80044fa:	4a90      	ldr	r2, [pc, #576]	; (800473c <Kapuk_letilt+0x26c>)
 80044fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044fe:	3342      	adds	r3, #66	; 0x42
 8004500:	498f      	ldr	r1, [pc, #572]	; (8004740 <Kapuk_letilt+0x270>)
 8004502:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004508:	3301      	adds	r3, #1
 800450a:	63bb      	str	r3, [r7, #56]	; 0x38
 800450c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800450e:	2b20      	cmp	r3, #32
 8004510:	dded      	ble.n	80044ee <Kapuk_letilt+0x1e>
 8004512:	e185      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'b') {
 8004514:	4a88      	ldr	r2, [pc, #544]	; (8004738 <Kapuk_letilt+0x268>)
 8004516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004518:	4413      	add	r3, r2
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	2b62      	cmp	r3, #98	; 0x62
 800451e:	d115      	bne.n	800454c <Kapuk_letilt+0x7c>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004520:	2301      	movs	r3, #1
 8004522:	637b      	str	r3, [r7, #52]	; 0x34
 8004524:	e00e      	b.n	8004544 <Kapuk_letilt+0x74>
				graf_csucs[3][j] = 5000000;
 8004526:	4a85      	ldr	r2, [pc, #532]	; (800473c <Kapuk_letilt+0x26c>)
 8004528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800452a:	3363      	adds	r3, #99	; 0x63
 800452c:	4984      	ldr	r1, [pc, #528]	; (8004740 <Kapuk_letilt+0x270>)
 800452e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[4][j] = 5000000;
 8004532:	4a82      	ldr	r2, [pc, #520]	; (800473c <Kapuk_letilt+0x26c>)
 8004534:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004536:	3384      	adds	r3, #132	; 0x84
 8004538:	4981      	ldr	r1, [pc, #516]	; (8004740 <Kapuk_letilt+0x270>)
 800453a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 800453e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004540:	3301      	adds	r3, #1
 8004542:	637b      	str	r3, [r7, #52]	; 0x34
 8004544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004546:	2b20      	cmp	r3, #32
 8004548:	dded      	ble.n	8004526 <Kapuk_letilt+0x56>
 800454a:	e169      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'c') {
 800454c:	4a7a      	ldr	r2, [pc, #488]	; (8004738 <Kapuk_letilt+0x268>)
 800454e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004550:	4413      	add	r3, r2
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	2b63      	cmp	r3, #99	; 0x63
 8004556:	d115      	bne.n	8004584 <Kapuk_letilt+0xb4>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004558:	2301      	movs	r3, #1
 800455a:	633b      	str	r3, [r7, #48]	; 0x30
 800455c:	e00e      	b.n	800457c <Kapuk_letilt+0xac>
				graf_csucs[5][j] = 5000000;
 800455e:	4a77      	ldr	r2, [pc, #476]	; (800473c <Kapuk_letilt+0x26c>)
 8004560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004562:	33a5      	adds	r3, #165	; 0xa5
 8004564:	4976      	ldr	r1, [pc, #472]	; (8004740 <Kapuk_letilt+0x270>)
 8004566:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[6][j] = 5000000;
 800456a:	4a74      	ldr	r2, [pc, #464]	; (800473c <Kapuk_letilt+0x26c>)
 800456c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800456e:	33c6      	adds	r3, #198	; 0xc6
 8004570:	4973      	ldr	r1, [pc, #460]	; (8004740 <Kapuk_letilt+0x270>)
 8004572:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004578:	3301      	adds	r3, #1
 800457a:	633b      	str	r3, [r7, #48]	; 0x30
 800457c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800457e:	2b20      	cmp	r3, #32
 8004580:	dded      	ble.n	800455e <Kapuk_letilt+0x8e>
 8004582:	e14d      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'd') {
 8004584:	4a6c      	ldr	r2, [pc, #432]	; (8004738 <Kapuk_letilt+0x268>)
 8004586:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004588:	4413      	add	r3, r2
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	2b64      	cmp	r3, #100	; 0x64
 800458e:	d116      	bne.n	80045be <Kapuk_letilt+0xee>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004590:	2301      	movs	r3, #1
 8004592:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004594:	e00f      	b.n	80045b6 <Kapuk_letilt+0xe6>
				graf_csucs[7][j] = 5000000;
 8004596:	4a69      	ldr	r2, [pc, #420]	; (800473c <Kapuk_letilt+0x26c>)
 8004598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800459a:	33e7      	adds	r3, #231	; 0xe7
 800459c:	4968      	ldr	r1, [pc, #416]	; (8004740 <Kapuk_letilt+0x270>)
 800459e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[8][j] = 5000000;
 80045a2:	4a66      	ldr	r2, [pc, #408]	; (800473c <Kapuk_letilt+0x26c>)
 80045a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a6:	f503 7384 	add.w	r3, r3, #264	; 0x108
 80045aa:	4965      	ldr	r1, [pc, #404]	; (8004740 <Kapuk_letilt+0x270>)
 80045ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 80045b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045b2:	3301      	adds	r3, #1
 80045b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045b8:	2b20      	cmp	r3, #32
 80045ba:	ddec      	ble.n	8004596 <Kapuk_letilt+0xc6>
 80045bc:	e130      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'e') {
 80045be:	4a5e      	ldr	r2, [pc, #376]	; (8004738 <Kapuk_letilt+0x268>)
 80045c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045c2:	4413      	add	r3, r2
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	2b65      	cmp	r3, #101	; 0x65
 80045c8:	d117      	bne.n	80045fa <Kapuk_letilt+0x12a>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 80045ca:	2301      	movs	r3, #1
 80045cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80045ce:	e010      	b.n	80045f2 <Kapuk_letilt+0x122>
				graf_csucs[9][j] = 5000000;
 80045d0:	4a5a      	ldr	r2, [pc, #360]	; (800473c <Kapuk_letilt+0x26c>)
 80045d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d4:	f203 1329 	addw	r3, r3, #297	; 0x129
 80045d8:	4959      	ldr	r1, [pc, #356]	; (8004740 <Kapuk_letilt+0x270>)
 80045da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[10][j] = 5000000;
 80045de:	4a57      	ldr	r2, [pc, #348]	; (800473c <Kapuk_letilt+0x26c>)
 80045e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e2:	f503 73a5 	add.w	r3, r3, #330	; 0x14a
 80045e6:	4956      	ldr	r1, [pc, #344]	; (8004740 <Kapuk_letilt+0x270>)
 80045e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 80045ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ee:	3301      	adds	r3, #1
 80045f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80045f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f4:	2b20      	cmp	r3, #32
 80045f6:	ddeb      	ble.n	80045d0 <Kapuk_letilt+0x100>
 80045f8:	e112      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'f') {
 80045fa:	4a4f      	ldr	r2, [pc, #316]	; (8004738 <Kapuk_letilt+0x268>)
 80045fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045fe:	4413      	add	r3, r2
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	2b66      	cmp	r3, #102	; 0x66
 8004604:	d117      	bne.n	8004636 <Kapuk_letilt+0x166>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004606:	2301      	movs	r3, #1
 8004608:	627b      	str	r3, [r7, #36]	; 0x24
 800460a:	e010      	b.n	800462e <Kapuk_letilt+0x15e>
				graf_csucs[11][j] = 5000000;
 800460c:	4a4b      	ldr	r2, [pc, #300]	; (800473c <Kapuk_letilt+0x26c>)
 800460e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004610:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004614:	494a      	ldr	r1, [pc, #296]	; (8004740 <Kapuk_letilt+0x270>)
 8004616:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[12][j] = 5000000;
 800461a:	4a48      	ldr	r2, [pc, #288]	; (800473c <Kapuk_letilt+0x26c>)
 800461c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461e:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004622:	4947      	ldr	r1, [pc, #284]	; (8004740 <Kapuk_letilt+0x270>)
 8004624:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462a:	3301      	adds	r3, #1
 800462c:	627b      	str	r3, [r7, #36]	; 0x24
 800462e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004630:	2b20      	cmp	r3, #32
 8004632:	ddeb      	ble.n	800460c <Kapuk_letilt+0x13c>
 8004634:	e0f4      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'g') {
 8004636:	4a40      	ldr	r2, [pc, #256]	; (8004738 <Kapuk_letilt+0x268>)
 8004638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800463a:	4413      	add	r3, r2
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	2b67      	cmp	r3, #103	; 0x67
 8004640:	d117      	bne.n	8004672 <Kapuk_letilt+0x1a2>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004642:	2301      	movs	r3, #1
 8004644:	623b      	str	r3, [r7, #32]
 8004646:	e010      	b.n	800466a <Kapuk_letilt+0x19a>
				graf_csucs[13][j] = 5000000;
 8004648:	4a3c      	ldr	r2, [pc, #240]	; (800473c <Kapuk_letilt+0x26c>)
 800464a:	6a3b      	ldr	r3, [r7, #32]
 800464c:	f203 13ad 	addw	r3, r3, #429	; 0x1ad
 8004650:	493b      	ldr	r1, [pc, #236]	; (8004740 <Kapuk_letilt+0x270>)
 8004652:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[14][j] = 5000000;
 8004656:	4a39      	ldr	r2, [pc, #228]	; (800473c <Kapuk_letilt+0x26c>)
 8004658:	6a3b      	ldr	r3, [r7, #32]
 800465a:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800465e:	4938      	ldr	r1, [pc, #224]	; (8004740 <Kapuk_letilt+0x270>)
 8004660:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004664:	6a3b      	ldr	r3, [r7, #32]
 8004666:	3301      	adds	r3, #1
 8004668:	623b      	str	r3, [r7, #32]
 800466a:	6a3b      	ldr	r3, [r7, #32]
 800466c:	2b20      	cmp	r3, #32
 800466e:	ddeb      	ble.n	8004648 <Kapuk_letilt+0x178>
 8004670:	e0d6      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'h') {
 8004672:	4a31      	ldr	r2, [pc, #196]	; (8004738 <Kapuk_letilt+0x268>)
 8004674:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004676:	4413      	add	r3, r2
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	2b68      	cmp	r3, #104	; 0x68
 800467c:	d117      	bne.n	80046ae <Kapuk_letilt+0x1de>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 800467e:	2301      	movs	r3, #1
 8004680:	61fb      	str	r3, [r7, #28]
 8004682:	e010      	b.n	80046a6 <Kapuk_letilt+0x1d6>
				graf_csucs[15][j] = 5000000;
 8004684:	4a2d      	ldr	r2, [pc, #180]	; (800473c <Kapuk_letilt+0x26c>)
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	f203 13ef 	addw	r3, r3, #495	; 0x1ef
 800468c:	492c      	ldr	r1, [pc, #176]	; (8004740 <Kapuk_letilt+0x270>)
 800468e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[16][j] = 5000000;
 8004692:	4a2a      	ldr	r2, [pc, #168]	; (800473c <Kapuk_letilt+0x26c>)
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800469a:	4929      	ldr	r1, [pc, #164]	; (8004740 <Kapuk_letilt+0x270>)
 800469c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	3301      	adds	r3, #1
 80046a4:	61fb      	str	r3, [r7, #28]
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	2b20      	cmp	r3, #32
 80046aa:	ddeb      	ble.n	8004684 <Kapuk_letilt+0x1b4>
 80046ac:	e0b8      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'i') {
 80046ae:	4a22      	ldr	r2, [pc, #136]	; (8004738 <Kapuk_letilt+0x268>)
 80046b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046b2:	4413      	add	r3, r2
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	2b69      	cmp	r3, #105	; 0x69
 80046b8:	d117      	bne.n	80046ea <Kapuk_letilt+0x21a>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 80046ba:	2301      	movs	r3, #1
 80046bc:	61bb      	str	r3, [r7, #24]
 80046be:	e010      	b.n	80046e2 <Kapuk_letilt+0x212>
				graf_csucs[17][j] = 5000000;
 80046c0:	4a1e      	ldr	r2, [pc, #120]	; (800473c <Kapuk_letilt+0x26c>)
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	f203 2331 	addw	r3, r3, #561	; 0x231
 80046c8:	491d      	ldr	r1, [pc, #116]	; (8004740 <Kapuk_letilt+0x270>)
 80046ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[18][j] = 5000000;
 80046ce:	4a1b      	ldr	r2, [pc, #108]	; (800473c <Kapuk_letilt+0x26c>)
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	f203 2352 	addw	r3, r3, #594	; 0x252
 80046d6:	491a      	ldr	r1, [pc, #104]	; (8004740 <Kapuk_letilt+0x270>)
 80046d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	3301      	adds	r3, #1
 80046e0:	61bb      	str	r3, [r7, #24]
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	2b20      	cmp	r3, #32
 80046e6:	ddeb      	ble.n	80046c0 <Kapuk_letilt+0x1f0>
 80046e8:	e09a      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'j') {
 80046ea:	4a13      	ldr	r2, [pc, #76]	; (8004738 <Kapuk_letilt+0x268>)
 80046ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046ee:	4413      	add	r3, r2
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	2b6a      	cmp	r3, #106	; 0x6a
 80046f4:	d117      	bne.n	8004726 <Kapuk_letilt+0x256>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 80046f6:	2301      	movs	r3, #1
 80046f8:	617b      	str	r3, [r7, #20]
 80046fa:	e010      	b.n	800471e <Kapuk_letilt+0x24e>
				graf_csucs[19][j] = 5000000;
 80046fc:	4a0f      	ldr	r2, [pc, #60]	; (800473c <Kapuk_letilt+0x26c>)
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	f203 2373 	addw	r3, r3, #627	; 0x273
 8004704:	490e      	ldr	r1, [pc, #56]	; (8004740 <Kapuk_letilt+0x270>)
 8004706:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[20][j] = 5000000;
 800470a:	4a0c      	ldr	r2, [pc, #48]	; (800473c <Kapuk_letilt+0x26c>)
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004712:	490b      	ldr	r1, [pc, #44]	; (8004740 <Kapuk_letilt+0x270>)
 8004714:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	3301      	adds	r3, #1
 800471c:	617b      	str	r3, [r7, #20]
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	2b20      	cmp	r3, #32
 8004722:	ddeb      	ble.n	80046fc <Kapuk_letilt+0x22c>
 8004724:	e07c      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'k') {
 8004726:	4a04      	ldr	r2, [pc, #16]	; (8004738 <Kapuk_letilt+0x268>)
 8004728:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800472a:	4413      	add	r3, r2
 800472c:	781b      	ldrb	r3, [r3, #0]
 800472e:	2b6b      	cmp	r3, #107	; 0x6b
 8004730:	d11d      	bne.n	800476e <Kapuk_letilt+0x29e>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004732:	2301      	movs	r3, #1
 8004734:	613b      	str	r3, [r7, #16]
 8004736:	e016      	b.n	8004766 <Kapuk_letilt+0x296>
 8004738:	20000158 	.word	0x20000158
 800473c:	200005d8 	.word	0x200005d8
 8004740:	004c4b40 	.word	0x004c4b40
				graf_csucs[21][j] = 5000000;
 8004744:	4a3d      	ldr	r2, [pc, #244]	; (800483c <Kapuk_letilt+0x36c>)
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	f203 23b5 	addw	r3, r3, #693	; 0x2b5
 800474c:	493c      	ldr	r1, [pc, #240]	; (8004840 <Kapuk_letilt+0x370>)
 800474e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[22][j] = 5000000;
 8004752:	4a3a      	ldr	r2, [pc, #232]	; (800483c <Kapuk_letilt+0x36c>)
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	f203 23d6 	addw	r3, r3, #726	; 0x2d6
 800475a:	4939      	ldr	r1, [pc, #228]	; (8004840 <Kapuk_letilt+0x370>)
 800475c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	3301      	adds	r3, #1
 8004764:	613b      	str	r3, [r7, #16]
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	2b20      	cmp	r3, #32
 800476a:	ddeb      	ble.n	8004744 <Kapuk_letilt+0x274>
 800476c:	e058      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'l') {
 800476e:	4a35      	ldr	r2, [pc, #212]	; (8004844 <Kapuk_letilt+0x374>)
 8004770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004772:	4413      	add	r3, r2
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	2b6c      	cmp	r3, #108	; 0x6c
 8004778:	d117      	bne.n	80047aa <Kapuk_letilt+0x2da>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 800477a:	2301      	movs	r3, #1
 800477c:	60fb      	str	r3, [r7, #12]
 800477e:	e010      	b.n	80047a2 <Kapuk_letilt+0x2d2>
				graf_csucs[23][j] = 5000000;
 8004780:	4a2e      	ldr	r2, [pc, #184]	; (800483c <Kapuk_letilt+0x36c>)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f203 23f7 	addw	r3, r3, #759	; 0x2f7
 8004788:	492d      	ldr	r1, [pc, #180]	; (8004840 <Kapuk_letilt+0x370>)
 800478a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[24][j] = 5000000;
 800478e:	4a2b      	ldr	r2, [pc, #172]	; (800483c <Kapuk_letilt+0x36c>)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f503 7346 	add.w	r3, r3, #792	; 0x318
 8004796:	492a      	ldr	r1, [pc, #168]	; (8004840 <Kapuk_letilt+0x370>)
 8004798:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	3301      	adds	r3, #1
 80047a0:	60fb      	str	r3, [r7, #12]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2b20      	cmp	r3, #32
 80047a6:	ddeb      	ble.n	8004780 <Kapuk_letilt+0x2b0>
 80047a8:	e03a      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'm') {
 80047aa:	4a26      	ldr	r2, [pc, #152]	; (8004844 <Kapuk_letilt+0x374>)
 80047ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047ae:	4413      	add	r3, r2
 80047b0:	781b      	ldrb	r3, [r3, #0]
 80047b2:	2b6d      	cmp	r3, #109	; 0x6d
 80047b4:	d117      	bne.n	80047e6 <Kapuk_letilt+0x316>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 80047b6:	2301      	movs	r3, #1
 80047b8:	60bb      	str	r3, [r7, #8]
 80047ba:	e010      	b.n	80047de <Kapuk_letilt+0x30e>
				graf_csucs[25][j] = 5000000;
 80047bc:	4a1f      	ldr	r2, [pc, #124]	; (800483c <Kapuk_letilt+0x36c>)
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	f203 3339 	addw	r3, r3, #825	; 0x339
 80047c4:	491e      	ldr	r1, [pc, #120]	; (8004840 <Kapuk_letilt+0x370>)
 80047c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[26][j] = 5000000;
 80047ca:	4a1c      	ldr	r2, [pc, #112]	; (800483c <Kapuk_letilt+0x36c>)
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	f203 335a 	addw	r3, r3, #858	; 0x35a
 80047d2:	491b      	ldr	r1, [pc, #108]	; (8004840 <Kapuk_letilt+0x370>)
 80047d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	3301      	adds	r3, #1
 80047dc:	60bb      	str	r3, [r7, #8]
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	2b20      	cmp	r3, #32
 80047e2:	ddeb      	ble.n	80047bc <Kapuk_letilt+0x2ec>
 80047e4:	e01c      	b.n	8004820 <Kapuk_letilt+0x350>
			}
		} else if	(kapuk[i] == 'n') {
 80047e6:	4a17      	ldr	r2, [pc, #92]	; (8004844 <Kapuk_letilt+0x374>)
 80047e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047ea:	4413      	add	r3, r2
 80047ec:	781b      	ldrb	r3, [r3, #0]
 80047ee:	2b6e      	cmp	r3, #110	; 0x6e
 80047f0:	d116      	bne.n	8004820 <Kapuk_letilt+0x350>
			for(int j = 1; j < CSUCS_SZAM; j++) {
 80047f2:	2301      	movs	r3, #1
 80047f4:	607b      	str	r3, [r7, #4]
 80047f6:	e010      	b.n	800481a <Kapuk_letilt+0x34a>
				graf_csucs[27][j] = 5000000;
 80047f8:	4a10      	ldr	r2, [pc, #64]	; (800483c <Kapuk_letilt+0x36c>)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f203 337b 	addw	r3, r3, #891	; 0x37b
 8004800:	490f      	ldr	r1, [pc, #60]	; (8004840 <Kapuk_letilt+0x370>)
 8004802:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				graf_csucs[28][j] = 5000000;
 8004806:	4a0d      	ldr	r2, [pc, #52]	; (800483c <Kapuk_letilt+0x36c>)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f503 7367 	add.w	r3, r3, #924	; 0x39c
 800480e:	490c      	ldr	r1, [pc, #48]	; (8004840 <Kapuk_letilt+0x370>)
 8004810:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j = 1; j < CSUCS_SZAM; j++) {
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	3301      	adds	r3, #1
 8004818:	607b      	str	r3, [r7, #4]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2b20      	cmp	r3, #32
 800481e:	ddeb      	ble.n	80047f8 <Kapuk_letilt+0x328>
	for(int i = 0; i < 6; i++) {
 8004820:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004822:	3301      	adds	r3, #1
 8004824:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004826:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004828:	2b05      	cmp	r3, #5
 800482a:	f77f ae57 	ble.w	80044dc <Kapuk_letilt+0xc>
			}
		}
	}
}
 800482e:	bf00      	nop
 8004830:	bf00      	nop
 8004832:	3744      	adds	r7, #68	; 0x44
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr
 800483c:	200005d8 	.word	0x200005d8
 8004840:	004c4b40 	.word	0x004c4b40
 8004844:	20000158 	.word	0x20000158

08004848 <Iranyok_torlo>:

void Iranyok_torlo(void) {
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
	for(int i = 0; i < 100; i++) {
 800484e:	2300      	movs	r3, #0
 8004850:	607b      	str	r3, [r7, #4]
 8004852:	e007      	b.n	8004864 <Iranyok_torlo+0x1c>
		iranyok[i] = 9;				// 9: nem igazi iranyt jelol
 8004854:	4a08      	ldr	r2, [pc, #32]	; (8004878 <Iranyok_torlo+0x30>)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4413      	add	r3, r2
 800485a:	2209      	movs	r2, #9
 800485c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 100; i++) {
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	3301      	adds	r3, #1
 8004862:	607b      	str	r3, [r7, #4]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b63      	cmp	r3, #99	; 0x63
 8004868:	ddf4      	ble.n	8004854 <Iranyok_torlo+0xc>
	}
}
 800486a:	bf00      	nop
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr
 8004878:	20000298 	.word	0x20000298

0800487c <Iranyok_osszeallito>:

void Iranyok_osszeallito(void) {
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
	iranyok_elem = 0;
 8004882:	4b31      	ldr	r3, [pc, #196]	; (8004948 <Iranyok_osszeallito+0xcc>)
 8004884:	2200      	movs	r2, #0
 8004886:	701a      	strb	r2, [r3, #0]
	for(int i = 19; 0 < i; i--) {
 8004888:	2313      	movs	r3, #19
 800488a:	607b      	str	r3, [r7, #4]
 800488c:	e050      	b.n	8004930 <Iranyok_osszeallito+0xb4>
		if(road[i] != -1) {
 800488e:	4a2f      	ldr	r2, [pc, #188]	; (800494c <Iranyok_osszeallito+0xd0>)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800489a:	d046      	beq.n	800492a <Iranyok_osszeallito+0xae>
			if(road[i] == 29) {
 800489c:	4a2b      	ldr	r2, [pc, #172]	; (800494c <Iranyok_osszeallito+0xd0>)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048a4:	2b1d      	cmp	r3, #29
 80048a6:	d102      	bne.n	80048ae <Iranyok_osszeallito+0x32>
				tolatas = true;
 80048a8:	4b29      	ldr	r3, [pc, #164]	; (8004950 <Iranyok_osszeallito+0xd4>)
 80048aa:	2201      	movs	r2, #1
 80048ac:	701a      	strb	r2, [r3, #0]
			}
			for(int j = 0; j < 8; j++) {
 80048ae:	2300      	movs	r3, #0
 80048b0:	603b      	str	r3, [r7, #0]
 80048b2:	e037      	b.n	8004924 <Iranyok_osszeallito+0xa8>
				// road[i]-bol road[i-1]-be "0 2 0" beirni az iranyokba
				if(graf_irany[ road[i] ] [ road[i-1] ] [ j ]  != -1) {
 80048b4:	4a25      	ldr	r2, [pc, #148]	; (800494c <Iranyok_osszeallito+0xd0>)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	3b01      	subs	r3, #1
 80048c0:	4922      	ldr	r1, [pc, #136]	; (800494c <Iranyok_osszeallito+0xd0>)
 80048c2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80048c6:	4823      	ldr	r0, [pc, #140]	; (8004954 <Iranyok_osszeallito+0xd8>)
 80048c8:	4613      	mov	r3, r2
 80048ca:	015b      	lsls	r3, r3, #5
 80048cc:	4413      	add	r3, r2
 80048ce:	440b      	add	r3, r1
 80048d0:	00da      	lsls	r2, r3, #3
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	4413      	add	r3, r2
 80048d6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80048da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048de:	d01e      	beq.n	800491e <Iranyok_osszeallito+0xa2>
					iranyok[iranyok_elem] = graf_irany[ road[i] ] [ road[i-1] ] [ j ];
 80048e0:	4a1a      	ldr	r2, [pc, #104]	; (800494c <Iranyok_osszeallito+0xd0>)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	3b01      	subs	r3, #1
 80048ec:	4917      	ldr	r1, [pc, #92]	; (800494c <Iranyok_osszeallito+0xd0>)
 80048ee:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80048f2:	4818      	ldr	r0, [pc, #96]	; (8004954 <Iranyok_osszeallito+0xd8>)
 80048f4:	4613      	mov	r3, r2
 80048f6:	015b      	lsls	r3, r3, #5
 80048f8:	4413      	add	r3, r2
 80048fa:	440b      	add	r3, r1
 80048fc:	00da      	lsls	r2, r3, #3
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	4413      	add	r3, r2
 8004902:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8004906:	4b10      	ldr	r3, [pc, #64]	; (8004948 <Iranyok_osszeallito+0xcc>)
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	461a      	mov	r2, r3
 800490c:	b2c9      	uxtb	r1, r1
 800490e:	4b12      	ldr	r3, [pc, #72]	; (8004958 <Iranyok_osszeallito+0xdc>)
 8004910:	5499      	strb	r1, [r3, r2]
					iranyok_elem++;
 8004912:	4b0d      	ldr	r3, [pc, #52]	; (8004948 <Iranyok_osszeallito+0xcc>)
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	3301      	adds	r3, #1
 8004918:	b2da      	uxtb	r2, r3
 800491a:	4b0b      	ldr	r3, [pc, #44]	; (8004948 <Iranyok_osszeallito+0xcc>)
 800491c:	701a      	strb	r2, [r3, #0]
			for(int j = 0; j < 8; j++) {
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	3301      	adds	r3, #1
 8004922:	603b      	str	r3, [r7, #0]
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	2b07      	cmp	r3, #7
 8004928:	ddc4      	ble.n	80048b4 <Iranyok_osszeallito+0x38>
	for(int i = 19; 0 < i; i--) {
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	3b01      	subs	r3, #1
 800492e:	607b      	str	r3, [r7, #4]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	dcab      	bgt.n	800488e <Iranyok_osszeallito+0x12>
				}
			}
		}
	}
	keresztezodes_szam = 0;
 8004936:	4b09      	ldr	r3, [pc, #36]	; (800495c <Iranyok_osszeallito+0xe0>)
 8004938:	2200      	movs	r2, #0
 800493a:	701a      	strb	r2, [r3, #0]
}
 800493c:	bf00      	nop
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr
 8004948:	20000293 	.word	0x20000293
 800494c:	20000160 	.word	0x20000160
 8004950:	2000027c 	.word	0x2000027c
 8004954:	2000184c 	.word	0x2000184c
 8004958:	20000298 	.word	0x20000298
 800495c:	20000278 	.word	0x20000278

08004960 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	4603      	mov	r3, r0
 8004968:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 800496a:	88fb      	ldrh	r3, [r7, #6]
 800496c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004970:	d109      	bne.n	8004986 <HAL_GPIO_EXTI_Callback+0x26>
		btnEnable = !btnEnable;
 8004972:	4b08      	ldr	r3, [pc, #32]	; (8004994 <HAL_GPIO_EXTI_Callback+0x34>)
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	2b00      	cmp	r3, #0
 8004978:	bf0c      	ite	eq
 800497a:	2301      	moveq	r3, #1
 800497c:	2300      	movne	r3, #0
 800497e:	b2db      	uxtb	r3, r3
 8004980:	461a      	mov	r2, r3
 8004982:	4b04      	ldr	r3, [pc, #16]	; (8004994 <HAL_GPIO_EXTI_Callback+0x34>)
 8004984:	701a      	strb	r2, [r3, #0]
		/*szervoSzog += 90;
		if(szervoSzog > 200)
			szervoSzog = 0;
		SERVO_MoveTo(SZERVO, szervoSzog);*/
	}
}
 8004986:	bf00      	nop
 8004988:	370c      	adds	r7, #12
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	20000218 	.word	0x20000218

08004998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004998:	b480      	push	{r7}
 800499a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800499c:	b672      	cpsid	i
}
 800499e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80049a0:	e7fe      	b.n	80049a0 <Error_Handler+0x8>

080049a2 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80049a2:	b480      	push	{r7}
 80049a4:	b083      	sub	sp, #12
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
 80049aa:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b082      	sub	sp, #8
 80049bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049be:	2300      	movs	r3, #0
 80049c0:	607b      	str	r3, [r7, #4]
 80049c2:	4b10      	ldr	r3, [pc, #64]	; (8004a04 <HAL_MspInit+0x4c>)
 80049c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049c6:	4a0f      	ldr	r2, [pc, #60]	; (8004a04 <HAL_MspInit+0x4c>)
 80049c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80049cc:	6453      	str	r3, [r2, #68]	; 0x44
 80049ce:	4b0d      	ldr	r3, [pc, #52]	; (8004a04 <HAL_MspInit+0x4c>)
 80049d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049d6:	607b      	str	r3, [r7, #4]
 80049d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049da:	2300      	movs	r3, #0
 80049dc:	603b      	str	r3, [r7, #0]
 80049de:	4b09      	ldr	r3, [pc, #36]	; (8004a04 <HAL_MspInit+0x4c>)
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	4a08      	ldr	r2, [pc, #32]	; (8004a04 <HAL_MspInit+0x4c>)
 80049e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049e8:	6413      	str	r3, [r2, #64]	; 0x40
 80049ea:	4b06      	ldr	r3, [pc, #24]	; (8004a04 <HAL_MspInit+0x4c>)
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f2:	603b      	str	r3, [r7, #0]
 80049f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 80049f6:	2006      	movs	r0, #6
 80049f8:	f000 feb0 	bl	800575c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049fc:	bf00      	nop
 80049fe:	3708      	adds	r7, #8
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	40023800 	.word	0x40023800

08004a08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b090      	sub	sp, #64	; 0x40
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004a14:	2200      	movs	r2, #0
 8004a16:	601a      	str	r2, [r3, #0]
 8004a18:	605a      	str	r2, [r3, #4]
 8004a1a:	609a      	str	r2, [r3, #8]
 8004a1c:	60da      	str	r2, [r3, #12]
 8004a1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a6b      	ldr	r2, [pc, #428]	; (8004bd4 <HAL_I2C_MspInit+0x1cc>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d12d      	bne.n	8004a86 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a2e:	4b6a      	ldr	r3, [pc, #424]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a32:	4a69      	ldr	r2, [pc, #420]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004a34:	f043 0302 	orr.w	r3, r3, #2
 8004a38:	6313      	str	r3, [r2, #48]	; 0x30
 8004a3a:	4b67      	ldr	r3, [pc, #412]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004a46:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a4c:	2312      	movs	r3, #18
 8004a4e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a50:	2300      	movs	r3, #0
 8004a52:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a54:	2303      	movs	r3, #3
 8004a56:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004a58:	2304      	movs	r3, #4
 8004a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004a60:	4619      	mov	r1, r3
 8004a62:	485e      	ldr	r0, [pc, #376]	; (8004bdc <HAL_I2C_MspInit+0x1d4>)
 8004a64:	f001 fbd4 	bl	8006210 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004a68:	2300      	movs	r3, #0
 8004a6a:	627b      	str	r3, [r7, #36]	; 0x24
 8004a6c:	4b5a      	ldr	r3, [pc, #360]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a70:	4a59      	ldr	r2, [pc, #356]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004a72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a76:	6413      	str	r3, [r2, #64]	; 0x40
 8004a78:	4b57      	ldr	r3, [pc, #348]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a80:	627b      	str	r3, [r7, #36]	; 0x24
 8004a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004a84:	e0a2      	b.n	8004bcc <HAL_I2C_MspInit+0x1c4>
  else if(hi2c->Instance==I2C2)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a55      	ldr	r2, [pc, #340]	; (8004be0 <HAL_I2C_MspInit+0x1d8>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d14c      	bne.n	8004b2a <HAL_I2C_MspInit+0x122>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a90:	2300      	movs	r3, #0
 8004a92:	623b      	str	r3, [r7, #32]
 8004a94:	4b50      	ldr	r3, [pc, #320]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a98:	4a4f      	ldr	r2, [pc, #316]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004a9a:	f043 0302 	orr.w	r3, r3, #2
 8004a9e:	6313      	str	r3, [r2, #48]	; 0x30
 8004aa0:	4b4d      	ldr	r3, [pc, #308]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	623b      	str	r3, [r7, #32]
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004aac:	2300      	movs	r3, #0
 8004aae:	61fb      	str	r3, [r7, #28]
 8004ab0:	4b49      	ldr	r3, [pc, #292]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab4:	4a48      	ldr	r2, [pc, #288]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004ab6:	f043 0304 	orr.w	r3, r3, #4
 8004aba:	6313      	str	r3, [r2, #48]	; 0x30
 8004abc:	4b46      	ldr	r3, [pc, #280]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac0:	f003 0304 	and.w	r3, r3, #4
 8004ac4:	61fb      	str	r3, [r7, #28]
 8004ac6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004ac8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004acc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ace:	2312      	movs	r3, #18
 8004ad0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004ada:	2304      	movs	r3, #4
 8004adc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ade:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	483d      	ldr	r0, [pc, #244]	; (8004bdc <HAL_I2C_MspInit+0x1d4>)
 8004ae6:	f001 fb93 	bl	8006210 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004aea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004aee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004af0:	2312      	movs	r3, #18
 8004af2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af4:	2300      	movs	r3, #0
 8004af6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004af8:	2303      	movs	r3, #3
 8004afa:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004afc:	2304      	movs	r3, #4
 8004afe:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004b04:	4619      	mov	r1, r3
 8004b06:	4837      	ldr	r0, [pc, #220]	; (8004be4 <HAL_I2C_MspInit+0x1dc>)
 8004b08:	f001 fb82 	bl	8006210 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	61bb      	str	r3, [r7, #24]
 8004b10:	4b31      	ldr	r3, [pc, #196]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b14:	4a30      	ldr	r2, [pc, #192]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004b16:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b1a:	6413      	str	r3, [r2, #64]	; 0x40
 8004b1c:	4b2e      	ldr	r3, [pc, #184]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b24:	61bb      	str	r3, [r7, #24]
 8004b26:	69bb      	ldr	r3, [r7, #24]
}
 8004b28:	e050      	b.n	8004bcc <HAL_I2C_MspInit+0x1c4>
  else if(hi2c->Instance==I2C3)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a2e      	ldr	r2, [pc, #184]	; (8004be8 <HAL_I2C_MspInit+0x1e0>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d14b      	bne.n	8004bcc <HAL_I2C_MspInit+0x1c4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b34:	2300      	movs	r3, #0
 8004b36:	617b      	str	r3, [r7, #20]
 8004b38:	4b27      	ldr	r3, [pc, #156]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3c:	4a26      	ldr	r2, [pc, #152]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004b3e:	f043 0304 	orr.w	r3, r3, #4
 8004b42:	6313      	str	r3, [r2, #48]	; 0x30
 8004b44:	4b24      	ldr	r3, [pc, #144]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b48:	f003 0304 	and.w	r3, r3, #4
 8004b4c:	617b      	str	r3, [r7, #20]
 8004b4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b50:	2300      	movs	r3, #0
 8004b52:	613b      	str	r3, [r7, #16]
 8004b54:	4b20      	ldr	r3, [pc, #128]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b58:	4a1f      	ldr	r2, [pc, #124]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004b5a:	f043 0301 	orr.w	r3, r3, #1
 8004b5e:	6313      	str	r3, [r2, #48]	; 0x30
 8004b60:	4b1d      	ldr	r3, [pc, #116]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	613b      	str	r3, [r7, #16]
 8004b6a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004b6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b72:	2312      	movs	r3, #18
 8004b74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b76:	2300      	movs	r3, #0
 8004b78:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004b7e:	2304      	movs	r3, #4
 8004b80:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004b86:	4619      	mov	r1, r3
 8004b88:	4816      	ldr	r0, [pc, #88]	; (8004be4 <HAL_I2C_MspInit+0x1dc>)
 8004b8a:	f001 fb41 	bl	8006210 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004b8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b94:	2312      	movs	r3, #18
 8004b96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004ba0:	2304      	movs	r3, #4
 8004ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ba4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004ba8:	4619      	mov	r1, r3
 8004baa:	4810      	ldr	r0, [pc, #64]	; (8004bec <HAL_I2C_MspInit+0x1e4>)
 8004bac:	f001 fb30 	bl	8006210 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60fb      	str	r3, [r7, #12]
 8004bb4:	4b08      	ldr	r3, [pc, #32]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb8:	4a07      	ldr	r2, [pc, #28]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004bba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004bbe:	6413      	str	r3, [r2, #64]	; 0x40
 8004bc0:	4b05      	ldr	r3, [pc, #20]	; (8004bd8 <HAL_I2C_MspInit+0x1d0>)
 8004bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bc8:	60fb      	str	r3, [r7, #12]
 8004bca:	68fb      	ldr	r3, [r7, #12]
}
 8004bcc:	bf00      	nop
 8004bce:	3740      	adds	r7, #64	; 0x40
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	40005400 	.word	0x40005400
 8004bd8:	40023800 	.word	0x40023800
 8004bdc:	40020400 	.word	0x40020400
 8004be0:	40005800 	.word	0x40005800
 8004be4:	40020800 	.word	0x40020800
 8004be8:	40005c00 	.word	0x40005c00
 8004bec:	40020000 	.word	0x40020000

08004bf0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b090      	sub	sp, #64	; 0x40
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bf8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	601a      	str	r2, [r3, #0]
 8004c00:	605a      	str	r2, [r3, #4]
 8004c02:	609a      	str	r2, [r3, #8]
 8004c04:	60da      	str	r2, [r3, #12]
 8004c06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a98      	ldr	r2, [pc, #608]	; (8004e70 <HAL_SPI_MspInit+0x280>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d12c      	bne.n	8004c6c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004c12:	2300      	movs	r3, #0
 8004c14:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c16:	4b97      	ldr	r3, [pc, #604]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c1a:	4a96      	ldr	r2, [pc, #600]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004c1c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c20:	6453      	str	r3, [r2, #68]	; 0x44
 8004c22:	4b94      	ldr	r3, [pc, #592]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c2e:	2300      	movs	r3, #0
 8004c30:	627b      	str	r3, [r7, #36]	; 0x24
 8004c32:	4b90      	ldr	r3, [pc, #576]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c36:	4a8f      	ldr	r2, [pc, #572]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004c38:	f043 0301 	orr.w	r3, r3, #1
 8004c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8004c3e:	4b8d      	ldr	r3, [pc, #564]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	627b      	str	r3, [r7, #36]	; 0x24
 8004c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004c4a:	23e0      	movs	r3, #224	; 0xe0
 8004c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c4e:	2302      	movs	r3, #2
 8004c50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c52:	2300      	movs	r3, #0
 8004c54:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c56:	2303      	movs	r3, #3
 8004c58:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004c5a:	2305      	movs	r3, #5
 8004c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004c62:	4619      	mov	r1, r3
 8004c64:	4884      	ldr	r0, [pc, #528]	; (8004e78 <HAL_SPI_MspInit+0x288>)
 8004c66:	f001 fad3 	bl	8006210 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004c6a:	e0fd      	b.n	8004e68 <HAL_SPI_MspInit+0x278>
  else if(hspi->Instance==SPI2)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a82      	ldr	r2, [pc, #520]	; (8004e7c <HAL_SPI_MspInit+0x28c>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d14b      	bne.n	8004d0e <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004c76:	2300      	movs	r3, #0
 8004c78:	623b      	str	r3, [r7, #32]
 8004c7a:	4b7e      	ldr	r3, [pc, #504]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7e:	4a7d      	ldr	r2, [pc, #500]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004c80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c84:	6413      	str	r3, [r2, #64]	; 0x40
 8004c86:	4b7b      	ldr	r3, [pc, #492]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c8e:	623b      	str	r3, [r7, #32]
 8004c90:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c92:	2300      	movs	r3, #0
 8004c94:	61fb      	str	r3, [r7, #28]
 8004c96:	4b77      	ldr	r3, [pc, #476]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9a:	4a76      	ldr	r2, [pc, #472]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004c9c:	f043 0304 	orr.w	r3, r3, #4
 8004ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ca2:	4b74      	ldr	r3, [pc, #464]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca6:	f003 0304 	and.w	r3, r3, #4
 8004caa:	61fb      	str	r3, [r7, #28]
 8004cac:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cae:	2300      	movs	r3, #0
 8004cb0:	61bb      	str	r3, [r7, #24]
 8004cb2:	4b70      	ldr	r3, [pc, #448]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cb6:	4a6f      	ldr	r2, [pc, #444]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004cb8:	f043 0302 	orr.w	r3, r3, #2
 8004cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8004cbe:	4b6d      	ldr	r3, [pc, #436]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	61bb      	str	r3, [r7, #24]
 8004cc8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004cca:	2302      	movs	r3, #2
 8004ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cce:	2302      	movs	r3, #2
 8004cd0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8004cda:	2307      	movs	r3, #7
 8004cdc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cde:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	4866      	ldr	r0, [pc, #408]	; (8004e80 <HAL_SPI_MspInit+0x290>)
 8004ce6:	f001 fa93 	bl	8006210 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004cea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004cee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cf0:	2302      	movs	r3, #2
 8004cf2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004cfc:	2305      	movs	r3, #5
 8004cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004d04:	4619      	mov	r1, r3
 8004d06:	485f      	ldr	r0, [pc, #380]	; (8004e84 <HAL_SPI_MspInit+0x294>)
 8004d08:	f001 fa82 	bl	8006210 <HAL_GPIO_Init>
}
 8004d0c:	e0ac      	b.n	8004e68 <HAL_SPI_MspInit+0x278>
  else if(hspi->Instance==SPI3)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a5d      	ldr	r2, [pc, #372]	; (8004e88 <HAL_SPI_MspInit+0x298>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	f040 80a7 	bne.w	8004e68 <HAL_SPI_MspInit+0x278>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	617b      	str	r3, [r7, #20]
 8004d1e:	4b55      	ldr	r3, [pc, #340]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d22:	4a54      	ldr	r2, [pc, #336]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d28:	6413      	str	r3, [r2, #64]	; 0x40
 8004d2a:	4b52      	ldr	r3, [pc, #328]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d32:	617b      	str	r3, [r7, #20]
 8004d34:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d36:	2300      	movs	r3, #0
 8004d38:	613b      	str	r3, [r7, #16]
 8004d3a:	4b4e      	ldr	r3, [pc, #312]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3e:	4a4d      	ldr	r2, [pc, #308]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d40:	f043 0302 	orr.w	r3, r3, #2
 8004d44:	6313      	str	r3, [r2, #48]	; 0x30
 8004d46:	4b4b      	ldr	r3, [pc, #300]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	613b      	str	r3, [r7, #16]
 8004d50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d52:	2300      	movs	r3, #0
 8004d54:	60fb      	str	r3, [r7, #12]
 8004d56:	4b47      	ldr	r3, [pc, #284]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5a:	4a46      	ldr	r2, [pc, #280]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d5c:	f043 0301 	orr.w	r3, r3, #1
 8004d60:	6313      	str	r3, [r2, #48]	; 0x30
 8004d62:	4b44      	ldr	r3, [pc, #272]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	60fb      	str	r3, [r7, #12]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d6e:	2300      	movs	r3, #0
 8004d70:	60bb      	str	r3, [r7, #8]
 8004d72:	4b40      	ldr	r3, [pc, #256]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d76:	4a3f      	ldr	r2, [pc, #252]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d78:	f043 0304 	orr.w	r3, r3, #4
 8004d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d7e:	4b3d      	ldr	r3, [pc, #244]	; (8004e74 <HAL_SPI_MspInit+0x284>)
 8004d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d82:	f003 0304 	and.w	r3, r3, #4
 8004d86:	60bb      	str	r3, [r7, #8]
 8004d88:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d8e:	2302      	movs	r3, #2
 8004d90:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d92:	2300      	movs	r3, #0
 8004d94:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d96:	2303      	movs	r3, #3
 8004d98:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8004d9a:	2307      	movs	r3, #7
 8004d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004da2:	4619      	mov	r1, r3
 8004da4:	4837      	ldr	r0, [pc, #220]	; (8004e84 <HAL_SPI_MspInit+0x294>)
 8004da6:	f001 fa33 	bl	8006210 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004daa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004dae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004db0:	2302      	movs	r3, #2
 8004db2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004db4:	2300      	movs	r3, #0
 8004db6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004db8:	2303      	movs	r3, #3
 8004dba:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004dbc:	2306      	movs	r3, #6
 8004dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dc0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	482c      	ldr	r0, [pc, #176]	; (8004e78 <HAL_SPI_MspInit+0x288>)
 8004dc8:	f001 fa22 	bl	8006210 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004dcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dd2:	2302      	movs	r3, #2
 8004dd4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004dde:	2306      	movs	r3, #6
 8004de0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004de2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004de6:	4619      	mov	r1, r3
 8004de8:	4825      	ldr	r0, [pc, #148]	; (8004e80 <HAL_SPI_MspInit+0x290>)
 8004dea:	f001 fa11 	bl	8006210 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004dee:	2310      	movs	r3, #16
 8004df0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004df2:	2302      	movs	r3, #2
 8004df4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004df6:	2300      	movs	r3, #0
 8004df8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004dfe:	2306      	movs	r3, #6
 8004e00:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004e06:	4619      	mov	r1, r3
 8004e08:	481e      	ldr	r0, [pc, #120]	; (8004e84 <HAL_SPI_MspInit+0x294>)
 8004e0a:	f001 fa01 	bl	8006210 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8004e0e:	4b1f      	ldr	r3, [pc, #124]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e10:	4a1f      	ldr	r2, [pc, #124]	; (8004e90 <HAL_SPI_MspInit+0x2a0>)
 8004e12:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8004e14:	4b1d      	ldr	r3, [pc, #116]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e16:	2200      	movs	r2, #0
 8004e18:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e1a:	4b1c      	ldr	r3, [pc, #112]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e1c:	2240      	movs	r2, #64	; 0x40
 8004e1e:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e20:	4b1a      	ldr	r3, [pc, #104]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e26:	4b19      	ldr	r3, [pc, #100]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e2c:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e2e:	4b17      	ldr	r3, [pc, #92]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e30:	2200      	movs	r2, #0
 8004e32:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e34:	4b15      	ldr	r3, [pc, #84]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e36:	2200      	movs	r2, #0
 8004e38:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8004e3a:	4b14      	ldr	r3, [pc, #80]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004e40:	4b12      	ldr	r3, [pc, #72]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e46:	4b11      	ldr	r3, [pc, #68]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8004e4c:	480f      	ldr	r0, [pc, #60]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e4e:	f000 fcf5 	bl	800583c <HAL_DMA_Init>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d001      	beq.n	8004e5c <HAL_SPI_MspInit+0x26c>
      Error_Handler();
 8004e58:	f7ff fd9e 	bl	8004998 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a0b      	ldr	r2, [pc, #44]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e60:	649a      	str	r2, [r3, #72]	; 0x48
 8004e62:	4a0a      	ldr	r2, [pc, #40]	; (8004e8c <HAL_SPI_MspInit+0x29c>)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6393      	str	r3, [r2, #56]	; 0x38
}
 8004e68:	bf00      	nop
 8004e6a:	3740      	adds	r7, #64	; 0x40
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	40013000 	.word	0x40013000
 8004e74:	40023800 	.word	0x40023800
 8004e78:	40020000 	.word	0x40020000
 8004e7c:	40003800 	.word	0x40003800
 8004e80:	40020800 	.word	0x40020800
 8004e84:	40020400 	.word	0x40020400
 8004e88:	40003c00 	.word	0x40003c00
 8004e8c:	20000534 	.word	0x20000534
 8004e90:	40026088 	.word	0x40026088

08004e94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ea4:	d116      	bne.n	8004ed4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	617b      	str	r3, [r7, #20]
 8004eaa:	4b28      	ldr	r3, [pc, #160]	; (8004f4c <HAL_TIM_Base_MspInit+0xb8>)
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	4a27      	ldr	r2, [pc, #156]	; (8004f4c <HAL_TIM_Base_MspInit+0xb8>)
 8004eb0:	f043 0301 	orr.w	r3, r3, #1
 8004eb4:	6413      	str	r3, [r2, #64]	; 0x40
 8004eb6:	4b25      	ldr	r3, [pc, #148]	; (8004f4c <HAL_TIM_Base_MspInit+0xb8>)
 8004eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	617b      	str	r3, [r7, #20]
 8004ec0:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 1);
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	2101      	movs	r1, #1
 8004ec6:	201c      	movs	r0, #28
 8004ec8:	f000 fc68 	bl	800579c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004ecc:	201c      	movs	r0, #28
 8004ece:	f000 fc91 	bl	80057f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8004ed2:	e036      	b.n	8004f42 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM8)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a1d      	ldr	r2, [pc, #116]	; (8004f50 <HAL_TIM_Base_MspInit+0xbc>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d116      	bne.n	8004f0c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004ede:	2300      	movs	r3, #0
 8004ee0:	613b      	str	r3, [r7, #16]
 8004ee2:	4b1a      	ldr	r3, [pc, #104]	; (8004f4c <HAL_TIM_Base_MspInit+0xb8>)
 8004ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee6:	4a19      	ldr	r2, [pc, #100]	; (8004f4c <HAL_TIM_Base_MspInit+0xb8>)
 8004ee8:	f043 0302 	orr.w	r3, r3, #2
 8004eec:	6453      	str	r3, [r2, #68]	; 0x44
 8004eee:	4b17      	ldr	r3, [pc, #92]	; (8004f4c <HAL_TIM_Base_MspInit+0xb8>)
 8004ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ef2:	f003 0302 	and.w	r3, r3, #2
 8004ef6:	613b      	str	r3, [r7, #16]
 8004ef8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 1, 2);
 8004efa:	2202      	movs	r2, #2
 8004efc:	2101      	movs	r1, #1
 8004efe:	202b      	movs	r0, #43	; 0x2b
 8004f00:	f000 fc4c 	bl	800579c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004f04:	202b      	movs	r0, #43	; 0x2b
 8004f06:	f000 fc75 	bl	80057f4 <HAL_NVIC_EnableIRQ>
}
 8004f0a:	e01a      	b.n	8004f42 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM12)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a10      	ldr	r2, [pc, #64]	; (8004f54 <HAL_TIM_Base_MspInit+0xc0>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d115      	bne.n	8004f42 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004f16:	2300      	movs	r3, #0
 8004f18:	60fb      	str	r3, [r7, #12]
 8004f1a:	4b0c      	ldr	r3, [pc, #48]	; (8004f4c <HAL_TIM_Base_MspInit+0xb8>)
 8004f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1e:	4a0b      	ldr	r2, [pc, #44]	; (8004f4c <HAL_TIM_Base_MspInit+0xb8>)
 8004f20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f24:	6413      	str	r3, [r2, #64]	; 0x40
 8004f26:	4b09      	ldr	r3, [pc, #36]	; (8004f4c <HAL_TIM_Base_MspInit+0xb8>)
 8004f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f2e:	60fb      	str	r3, [r7, #12]
 8004f30:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 1, 2);
 8004f32:	2202      	movs	r2, #2
 8004f34:	2101      	movs	r1, #1
 8004f36:	202b      	movs	r0, #43	; 0x2b
 8004f38:	f000 fc30 	bl	800579c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004f3c:	202b      	movs	r0, #43	; 0x2b
 8004f3e:	f000 fc59 	bl	80057f4 <HAL_NVIC_EnableIRQ>
}
 8004f42:	bf00      	nop
 8004f44:	3718      	adds	r7, #24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	40023800 	.word	0x40023800
 8004f50:	40010400 	.word	0x40010400
 8004f54:	40001800 	.word	0x40001800

08004f58 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a0e      	ldr	r2, [pc, #56]	; (8004fa0 <HAL_TIM_PWM_MspInit+0x48>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d115      	bne.n	8004f96 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	60fb      	str	r3, [r7, #12]
 8004f6e:	4b0d      	ldr	r3, [pc, #52]	; (8004fa4 <HAL_TIM_PWM_MspInit+0x4c>)
 8004f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f72:	4a0c      	ldr	r2, [pc, #48]	; (8004fa4 <HAL_TIM_PWM_MspInit+0x4c>)
 8004f74:	f043 0302 	orr.w	r3, r3, #2
 8004f78:	6413      	str	r3, [r2, #64]	; 0x40
 8004f7a:	4b0a      	ldr	r3, [pc, #40]	; (8004fa4 <HAL_TIM_PWM_MspInit+0x4c>)
 8004f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7e:	f003 0302 	and.w	r3, r3, #2
 8004f82:	60fb      	str	r3, [r7, #12]
 8004f84:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 2);
 8004f86:	2202      	movs	r2, #2
 8004f88:	2101      	movs	r1, #1
 8004f8a:	201d      	movs	r0, #29
 8004f8c:	f000 fc06 	bl	800579c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004f90:	201d      	movs	r0, #29
 8004f92:	f000 fc2f 	bl	80057f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004f96:	bf00      	nop
 8004f98:	3710      	adds	r7, #16
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	40000400 	.word	0x40000400
 8004fa4:	40023800 	.word	0x40023800

08004fa8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b08a      	sub	sp, #40	; 0x28
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fb0:	f107 0314 	add.w	r3, r7, #20
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	601a      	str	r2, [r3, #0]
 8004fb8:	605a      	str	r2, [r3, #4]
 8004fba:	609a      	str	r2, [r3, #8]
 8004fbc:	60da      	str	r2, [r3, #12]
 8004fbe:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a1d      	ldr	r2, [pc, #116]	; (800503c <HAL_TIM_Encoder_MspInit+0x94>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d133      	bne.n	8005032 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004fca:	2300      	movs	r3, #0
 8004fcc:	613b      	str	r3, [r7, #16]
 8004fce:	4b1c      	ldr	r3, [pc, #112]	; (8005040 <HAL_TIM_Encoder_MspInit+0x98>)
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	4a1b      	ldr	r2, [pc, #108]	; (8005040 <HAL_TIM_Encoder_MspInit+0x98>)
 8004fd4:	f043 0304 	orr.w	r3, r3, #4
 8004fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8004fda:	4b19      	ldr	r3, [pc, #100]	; (8005040 <HAL_TIM_Encoder_MspInit+0x98>)
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fde:	f003 0304 	and.w	r3, r3, #4
 8004fe2:	613b      	str	r3, [r7, #16]
 8004fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	60fb      	str	r3, [r7, #12]
 8004fea:	4b15      	ldr	r3, [pc, #84]	; (8005040 <HAL_TIM_Encoder_MspInit+0x98>)
 8004fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fee:	4a14      	ldr	r2, [pc, #80]	; (8005040 <HAL_TIM_Encoder_MspInit+0x98>)
 8004ff0:	f043 0302 	orr.w	r3, r3, #2
 8004ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ff6:	4b12      	ldr	r3, [pc, #72]	; (8005040 <HAL_TIM_Encoder_MspInit+0x98>)
 8004ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffa:	f003 0302 	and.w	r3, r3, #2
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005002:	23c0      	movs	r3, #192	; 0xc0
 8005004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005006:	2302      	movs	r3, #2
 8005008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800500a:	2300      	movs	r3, #0
 800500c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800500e:	2300      	movs	r3, #0
 8005010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005012:	2302      	movs	r3, #2
 8005014:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005016:	f107 0314 	add.w	r3, r7, #20
 800501a:	4619      	mov	r1, r3
 800501c:	4809      	ldr	r0, [pc, #36]	; (8005044 <HAL_TIM_Encoder_MspInit+0x9c>)
 800501e:	f001 f8f7 	bl	8006210 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 2);
 8005022:	2202      	movs	r2, #2
 8005024:	2101      	movs	r1, #1
 8005026:	201e      	movs	r0, #30
 8005028:	f000 fbb8 	bl	800579c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800502c:	201e      	movs	r0, #30
 800502e:	f000 fbe1 	bl	80057f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005032:	bf00      	nop
 8005034:	3728      	adds	r7, #40	; 0x28
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	40000800 	.word	0x40000800
 8005040:	40023800 	.word	0x40023800
 8005044:	40020400 	.word	0x40020400

08005048 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b08a      	sub	sp, #40	; 0x28
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005050:	f107 0314 	add.w	r3, r7, #20
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]
 8005058:	605a      	str	r2, [r3, #4]
 800505a:	609a      	str	r2, [r3, #8]
 800505c:	60da      	str	r2, [r3, #12]
 800505e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a37      	ldr	r2, [pc, #220]	; (8005144 <HAL_TIM_MspPostInit+0xfc>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d11e      	bne.n	80050a8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800506a:	2300      	movs	r3, #0
 800506c:	613b      	str	r3, [r7, #16]
 800506e:	4b36      	ldr	r3, [pc, #216]	; (8005148 <HAL_TIM_MspPostInit+0x100>)
 8005070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005072:	4a35      	ldr	r2, [pc, #212]	; (8005148 <HAL_TIM_MspPostInit+0x100>)
 8005074:	f043 0304 	orr.w	r3, r3, #4
 8005078:	6313      	str	r3, [r2, #48]	; 0x30
 800507a:	4b33      	ldr	r3, [pc, #204]	; (8005148 <HAL_TIM_MspPostInit+0x100>)
 800507c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800507e:	f003 0304 	and.w	r3, r3, #4
 8005082:	613b      	str	r3, [r7, #16]
 8005084:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005086:	2340      	movs	r3, #64	; 0x40
 8005088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800508a:	2302      	movs	r3, #2
 800508c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800508e:	2300      	movs	r3, #0
 8005090:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005092:	2300      	movs	r3, #0
 8005094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005096:	2302      	movs	r3, #2
 8005098:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800509a:	f107 0314 	add.w	r3, r7, #20
 800509e:	4619      	mov	r1, r3
 80050a0:	482a      	ldr	r0, [pc, #168]	; (800514c <HAL_TIM_MspPostInit+0x104>)
 80050a2:	f001 f8b5 	bl	8006210 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80050a6:	e048      	b.n	800513a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a28      	ldr	r2, [pc, #160]	; (8005150 <HAL_TIM_MspPostInit+0x108>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d11f      	bne.n	80050f2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80050b2:	2300      	movs	r3, #0
 80050b4:	60fb      	str	r3, [r7, #12]
 80050b6:	4b24      	ldr	r3, [pc, #144]	; (8005148 <HAL_TIM_MspPostInit+0x100>)
 80050b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ba:	4a23      	ldr	r2, [pc, #140]	; (8005148 <HAL_TIM_MspPostInit+0x100>)
 80050bc:	f043 0304 	orr.w	r3, r3, #4
 80050c0:	6313      	str	r3, [r2, #48]	; 0x30
 80050c2:	4b21      	ldr	r3, [pc, #132]	; (8005148 <HAL_TIM_MspPostInit+0x100>)
 80050c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	60fb      	str	r3, [r7, #12]
 80050cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80050ce:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80050d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050d4:	2302      	movs	r3, #2
 80050d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050d8:	2300      	movs	r3, #0
 80050da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050dc:	2300      	movs	r3, #0
 80050de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80050e0:	2303      	movs	r3, #3
 80050e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050e4:	f107 0314 	add.w	r3, r7, #20
 80050e8:	4619      	mov	r1, r3
 80050ea:	4818      	ldr	r0, [pc, #96]	; (800514c <HAL_TIM_MspPostInit+0x104>)
 80050ec:	f001 f890 	bl	8006210 <HAL_GPIO_Init>
}
 80050f0:	e023      	b.n	800513a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM12)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a17      	ldr	r2, [pc, #92]	; (8005154 <HAL_TIM_MspPostInit+0x10c>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d11e      	bne.n	800513a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050fc:	2300      	movs	r3, #0
 80050fe:	60bb      	str	r3, [r7, #8]
 8005100:	4b11      	ldr	r3, [pc, #68]	; (8005148 <HAL_TIM_MspPostInit+0x100>)
 8005102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005104:	4a10      	ldr	r2, [pc, #64]	; (8005148 <HAL_TIM_MspPostInit+0x100>)
 8005106:	f043 0302 	orr.w	r3, r3, #2
 800510a:	6313      	str	r3, [r2, #48]	; 0x30
 800510c:	4b0e      	ldr	r3, [pc, #56]	; (8005148 <HAL_TIM_MspPostInit+0x100>)
 800510e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	60bb      	str	r3, [r7, #8]
 8005116:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005118:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800511c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800511e:	2302      	movs	r3, #2
 8005120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005122:	2300      	movs	r3, #0
 8005124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005126:	2300      	movs	r3, #0
 8005128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800512a:	2309      	movs	r3, #9
 800512c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800512e:	f107 0314 	add.w	r3, r7, #20
 8005132:	4619      	mov	r1, r3
 8005134:	4808      	ldr	r0, [pc, #32]	; (8005158 <HAL_TIM_MspPostInit+0x110>)
 8005136:	f001 f86b 	bl	8006210 <HAL_GPIO_Init>
}
 800513a:	bf00      	nop
 800513c:	3728      	adds	r7, #40	; 0x28
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	40000400 	.word	0x40000400
 8005148:	40023800 	.word	0x40023800
 800514c:	40020800 	.word	0x40020800
 8005150:	40010400 	.word	0x40010400
 8005154:	40001800 	.word	0x40001800
 8005158:	40020400 	.word	0x40020400

0800515c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b08e      	sub	sp, #56	; 0x38
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005164:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005168:	2200      	movs	r2, #0
 800516a:	601a      	str	r2, [r3, #0]
 800516c:	605a      	str	r2, [r3, #4]
 800516e:	609a      	str	r2, [r3, #8]
 8005170:	60da      	str	r2, [r3, #12]
 8005172:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a63      	ldr	r2, [pc, #396]	; (8005308 <HAL_UART_MspInit+0x1ac>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d153      	bne.n	8005226 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800517e:	2300      	movs	r3, #0
 8005180:	623b      	str	r3, [r7, #32]
 8005182:	4b62      	ldr	r3, [pc, #392]	; (800530c <HAL_UART_MspInit+0x1b0>)
 8005184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005186:	4a61      	ldr	r2, [pc, #388]	; (800530c <HAL_UART_MspInit+0x1b0>)
 8005188:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800518c:	6413      	str	r3, [r2, #64]	; 0x40
 800518e:	4b5f      	ldr	r3, [pc, #380]	; (800530c <HAL_UART_MspInit+0x1b0>)
 8005190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005192:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005196:	623b      	str	r3, [r7, #32]
 8005198:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800519a:	2300      	movs	r3, #0
 800519c:	61fb      	str	r3, [r7, #28]
 800519e:	4b5b      	ldr	r3, [pc, #364]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80051a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051a2:	4a5a      	ldr	r2, [pc, #360]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80051a4:	f043 0301 	orr.w	r3, r3, #1
 80051a8:	6313      	str	r3, [r2, #48]	; 0x30
 80051aa:	4b58      	ldr	r3, [pc, #352]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80051ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ae:	f003 0301 	and.w	r3, r3, #1
 80051b2:	61fb      	str	r3, [r7, #28]
 80051b4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80051b6:	2300      	movs	r3, #0
 80051b8:	61bb      	str	r3, [r7, #24]
 80051ba:	4b54      	ldr	r3, [pc, #336]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80051bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051be:	4a53      	ldr	r2, [pc, #332]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80051c0:	f043 0304 	orr.w	r3, r3, #4
 80051c4:	6313      	str	r3, [r2, #48]	; 0x30
 80051c6:	4b51      	ldr	r3, [pc, #324]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80051c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ca:	f003 0304 	and.w	r3, r3, #4
 80051ce:	61bb      	str	r3, [r7, #24]
 80051d0:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80051d2:	2301      	movs	r3, #1
 80051d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051d6:	2302      	movs	r3, #2
 80051d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051da:	2300      	movs	r3, #0
 80051dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051de:	2303      	movs	r3, #3
 80051e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80051e2:	2308      	movs	r3, #8
 80051e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051ea:	4619      	mov	r1, r3
 80051ec:	4848      	ldr	r0, [pc, #288]	; (8005310 <HAL_UART_MspInit+0x1b4>)
 80051ee:	f001 f80f 	bl	8006210 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80051f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80051f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051f8:	2302      	movs	r3, #2
 80051fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051fc:	2301      	movs	r3, #1
 80051fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005200:	2303      	movs	r3, #3
 8005202:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005204:	2308      	movs	r3, #8
 8005206:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005208:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800520c:	4619      	mov	r1, r3
 800520e:	4841      	ldr	r0, [pc, #260]	; (8005314 <HAL_UART_MspInit+0x1b8>)
 8005210:	f000 fffe 	bl	8006210 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 1, 2);
 8005214:	2202      	movs	r2, #2
 8005216:	2101      	movs	r1, #1
 8005218:	2034      	movs	r0, #52	; 0x34
 800521a:	f000 fabf 	bl	800579c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800521e:	2034      	movs	r0, #52	; 0x34
 8005220:	f000 fae8 	bl	80057f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005224:	e06b      	b.n	80052fe <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART1)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a3b      	ldr	r2, [pc, #236]	; (8005318 <HAL_UART_MspInit+0x1bc>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d135      	bne.n	800529c <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005230:	2300      	movs	r3, #0
 8005232:	617b      	str	r3, [r7, #20]
 8005234:	4b35      	ldr	r3, [pc, #212]	; (800530c <HAL_UART_MspInit+0x1b0>)
 8005236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005238:	4a34      	ldr	r2, [pc, #208]	; (800530c <HAL_UART_MspInit+0x1b0>)
 800523a:	f043 0310 	orr.w	r3, r3, #16
 800523e:	6453      	str	r3, [r2, #68]	; 0x44
 8005240:	4b32      	ldr	r3, [pc, #200]	; (800530c <HAL_UART_MspInit+0x1b0>)
 8005242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005244:	f003 0310 	and.w	r3, r3, #16
 8005248:	617b      	str	r3, [r7, #20]
 800524a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800524c:	2300      	movs	r3, #0
 800524e:	613b      	str	r3, [r7, #16]
 8005250:	4b2e      	ldr	r3, [pc, #184]	; (800530c <HAL_UART_MspInit+0x1b0>)
 8005252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005254:	4a2d      	ldr	r2, [pc, #180]	; (800530c <HAL_UART_MspInit+0x1b0>)
 8005256:	f043 0301 	orr.w	r3, r3, #1
 800525a:	6313      	str	r3, [r2, #48]	; 0x30
 800525c:	4b2b      	ldr	r3, [pc, #172]	; (800530c <HAL_UART_MspInit+0x1b0>)
 800525e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005260:	f003 0301 	and.w	r3, r3, #1
 8005264:	613b      	str	r3, [r7, #16]
 8005266:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005268:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800526c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800526e:	2302      	movs	r3, #2
 8005270:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005272:	2300      	movs	r3, #0
 8005274:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005276:	2303      	movs	r3, #3
 8005278:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800527a:	2307      	movs	r3, #7
 800527c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800527e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005282:	4619      	mov	r1, r3
 8005284:	4822      	ldr	r0, [pc, #136]	; (8005310 <HAL_UART_MspInit+0x1b4>)
 8005286:	f000 ffc3 	bl	8006210 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800528a:	2200      	movs	r2, #0
 800528c:	2100      	movs	r1, #0
 800528e:	2025      	movs	r0, #37	; 0x25
 8005290:	f000 fa84 	bl	800579c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005294:	2025      	movs	r0, #37	; 0x25
 8005296:	f000 faad 	bl	80057f4 <HAL_NVIC_EnableIRQ>
}
 800529a:	e030      	b.n	80052fe <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART2)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a1e      	ldr	r2, [pc, #120]	; (800531c <HAL_UART_MspInit+0x1c0>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d12b      	bne.n	80052fe <HAL_UART_MspInit+0x1a2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80052a6:	2300      	movs	r3, #0
 80052a8:	60fb      	str	r3, [r7, #12]
 80052aa:	4b18      	ldr	r3, [pc, #96]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80052ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ae:	4a17      	ldr	r2, [pc, #92]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80052b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052b4:	6413      	str	r3, [r2, #64]	; 0x40
 80052b6:	4b15      	ldr	r3, [pc, #84]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80052b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052be:	60fb      	str	r3, [r7, #12]
 80052c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052c2:	2300      	movs	r3, #0
 80052c4:	60bb      	str	r3, [r7, #8]
 80052c6:	4b11      	ldr	r3, [pc, #68]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80052c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ca:	4a10      	ldr	r2, [pc, #64]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80052cc:	f043 0301 	orr.w	r3, r3, #1
 80052d0:	6313      	str	r3, [r2, #48]	; 0x30
 80052d2:	4b0e      	ldr	r3, [pc, #56]	; (800530c <HAL_UART_MspInit+0x1b0>)
 80052d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	60bb      	str	r3, [r7, #8]
 80052dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80052de:	230c      	movs	r3, #12
 80052e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052e2:	2302      	movs	r3, #2
 80052e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052e6:	2300      	movs	r3, #0
 80052e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052ea:	2303      	movs	r3, #3
 80052ec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80052ee:	2307      	movs	r3, #7
 80052f0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80052f6:	4619      	mov	r1, r3
 80052f8:	4805      	ldr	r0, [pc, #20]	; (8005310 <HAL_UART_MspInit+0x1b4>)
 80052fa:	f000 ff89 	bl	8006210 <HAL_GPIO_Init>
}
 80052fe:	bf00      	nop
 8005300:	3738      	adds	r7, #56	; 0x38
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	40004c00 	.word	0x40004c00
 800530c:	40023800 	.word	0x40023800
 8005310:	40020000 	.word	0x40020000
 8005314:	40020800 	.word	0x40020800
 8005318:	40011000 	.word	0x40011000
 800531c:	40004400 	.word	0x40004400

08005320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005320:	b480      	push	{r7}
 8005322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005324:	e7fe      	b.n	8005324 <NMI_Handler+0x4>

08005326 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005326:	b480      	push	{r7}
 8005328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800532a:	e7fe      	b.n	800532a <HardFault_Handler+0x4>

0800532c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800532c:	b480      	push	{r7}
 800532e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005330:	e7fe      	b.n	8005330 <MemManage_Handler+0x4>

08005332 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005332:	b480      	push	{r7}
 8005334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005336:	e7fe      	b.n	8005336 <BusFault_Handler+0x4>

08005338 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005338:	b480      	push	{r7}
 800533a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800533c:	e7fe      	b.n	800533c <UsageFault_Handler+0x4>

0800533e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800533e:	b480      	push	{r7}
 8005340:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005342:	bf00      	nop
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800534c:	b480      	push	{r7}
 800534e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005350:	bf00      	nop
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr

0800535a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800535a:	b480      	push	{r7}
 800535c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800535e:	bf00      	nop
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800536c:	f000 f8e2 	bl	8005534 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005370:	bf00      	nop
 8005372:	bd80      	pop	{r7, pc}

08005374 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8005378:	4802      	ldr	r0, [pc, #8]	; (8005384 <DMA1_Stream5_IRQHandler+0x10>)
 800537a:	f000 fd0d 	bl	8005d98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800537e:	bf00      	nop
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	20000534 	.word	0x20000534

08005388 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800538c:	4802      	ldr	r0, [pc, #8]	; (8005398 <TIM2_IRQHandler+0x10>)
 800538e:	f004 feab 	bl	800a0e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005392:	bf00      	nop
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	20001778 	.word	0x20001778

0800539c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80053a0:	4802      	ldr	r0, [pc, #8]	; (80053ac <TIM3_IRQHandler+0x10>)
 80053a2:	f004 fea1 	bl	800a0e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80053a6:	bf00      	nop
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	20000494 	.word	0x20000494

080053b0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80053b4:	4802      	ldr	r0, [pc, #8]	; (80053c0 <TIM4_IRQHandler+0x10>)
 80053b6:	f004 fe97 	bl	800a0e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80053ba:	bf00      	nop
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	200003a4 	.word	0x200003a4

080053c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80053c8:	4802      	ldr	r0, [pc, #8]	; (80053d4 <USART1_IRQHandler+0x10>)
 80053ca:	f006 fbd5 	bl	800bb78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80053ce:	bf00      	nop
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	20000594 	.word	0x20000594

080053d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80053dc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80053e0:	f001 fa6c 	bl	80068bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80053e4:	bf00      	nop
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80053ec:	4803      	ldr	r0, [pc, #12]	; (80053fc <TIM8_BRK_TIM12_IRQHandler+0x14>)
 80053ee:	f004 fe7b 	bl	800a0e8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 80053f2:	4803      	ldr	r0, [pc, #12]	; (8005400 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 80053f4:	f004 fe78 	bl	800a0e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80053f8:	bf00      	nop
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	2000035c 	.word	0x2000035c
 8005400:	20001804 	.word	0x20001804

08005404 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005408:	4802      	ldr	r0, [pc, #8]	; (8005414 <UART4_IRQHandler+0x10>)
 800540a:	f006 fbb5 	bl	800bb78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800540e:	bf00      	nop
 8005410:	bd80      	pop	{r7, pc}
 8005412:	bf00      	nop
 8005414:	200016dc 	.word	0x200016dc

08005418 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005418:	b480      	push	{r7}
 800541a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800541c:	4b06      	ldr	r3, [pc, #24]	; (8005438 <SystemInit+0x20>)
 800541e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005422:	4a05      	ldr	r2, [pc, #20]	; (8005438 <SystemInit+0x20>)
 8005424:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005428:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800542c:	bf00      	nop
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	e000ed00 	.word	0xe000ed00

0800543c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800543c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005474 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005440:	480d      	ldr	r0, [pc, #52]	; (8005478 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005442:	490e      	ldr	r1, [pc, #56]	; (800547c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005444:	4a0e      	ldr	r2, [pc, #56]	; (8005480 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005448:	e002      	b.n	8005450 <LoopCopyDataInit>

0800544a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800544a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800544c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800544e:	3304      	adds	r3, #4

08005450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005454:	d3f9      	bcc.n	800544a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005456:	4a0b      	ldr	r2, [pc, #44]	; (8005484 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005458:	4c0b      	ldr	r4, [pc, #44]	; (8005488 <LoopFillZerobss+0x26>)
  movs r3, #0
 800545a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800545c:	e001      	b.n	8005462 <LoopFillZerobss>

0800545e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800545e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005460:	3204      	adds	r2, #4

08005462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005464:	d3fb      	bcc.n	800545e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005466:	f7ff ffd7 	bl	8005418 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800546a:	f00c fe81 	bl	8012170 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800546e:	f7fb ff99 	bl	80013a4 <main>
  bx  lr    
 8005472:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005474:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005478:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800547c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8005480:	0801251c 	.word	0x0801251c
  ldr r2, =_sbss
 8005484:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8005488:	2000a170 	.word	0x2000a170

0800548c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800548c:	e7fe      	b.n	800548c <ADC_IRQHandler>
	...

08005490 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005494:	4b0e      	ldr	r3, [pc, #56]	; (80054d0 <HAL_Init+0x40>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a0d      	ldr	r2, [pc, #52]	; (80054d0 <HAL_Init+0x40>)
 800549a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800549e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80054a0:	4b0b      	ldr	r3, [pc, #44]	; (80054d0 <HAL_Init+0x40>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a0a      	ldr	r2, [pc, #40]	; (80054d0 <HAL_Init+0x40>)
 80054a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80054aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80054ac:	4b08      	ldr	r3, [pc, #32]	; (80054d0 <HAL_Init+0x40>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a07      	ldr	r2, [pc, #28]	; (80054d0 <HAL_Init+0x40>)
 80054b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054b8:	2003      	movs	r0, #3
 80054ba:	f000 f94f 	bl	800575c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80054be:	2000      	movs	r0, #0
 80054c0:	f000 f808 	bl	80054d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80054c4:	f7ff fa78 	bl	80049b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	40023c00 	.word	0x40023c00

080054d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80054dc:	4b12      	ldr	r3, [pc, #72]	; (8005528 <HAL_InitTick+0x54>)
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	4b12      	ldr	r3, [pc, #72]	; (800552c <HAL_InitTick+0x58>)
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	4619      	mov	r1, r3
 80054e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80054ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f2:	4618      	mov	r0, r3
 80054f4:	f000 f996 	bl	8005824 <HAL_SYSTICK_Config>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d001      	beq.n	8005502 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e00e      	b.n	8005520 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2b0f      	cmp	r3, #15
 8005506:	d80a      	bhi.n	800551e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005508:	2200      	movs	r2, #0
 800550a:	6879      	ldr	r1, [r7, #4]
 800550c:	f04f 30ff 	mov.w	r0, #4294967295
 8005510:	f000 f944 	bl	800579c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005514:	4a06      	ldr	r2, [pc, #24]	; (8005530 <HAL_InitTick+0x5c>)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800551a:	2300      	movs	r3, #0
 800551c:	e000      	b.n	8005520 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
}
 8005520:	4618      	mov	r0, r3
 8005522:	3708      	adds	r7, #8
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}
 8005528:	200001bc 	.word	0x200001bc
 800552c:	200001c4 	.word	0x200001c4
 8005530:	200001c0 	.word	0x200001c0

08005534 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005534:	b480      	push	{r7}
 8005536:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005538:	4b06      	ldr	r3, [pc, #24]	; (8005554 <HAL_IncTick+0x20>)
 800553a:	781b      	ldrb	r3, [r3, #0]
 800553c:	461a      	mov	r2, r3
 800553e:	4b06      	ldr	r3, [pc, #24]	; (8005558 <HAL_IncTick+0x24>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4413      	add	r3, r2
 8005544:	4a04      	ldr	r2, [pc, #16]	; (8005558 <HAL_IncTick+0x24>)
 8005546:	6013      	str	r3, [r2, #0]
}
 8005548:	bf00      	nop
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	200001c4 	.word	0x200001c4
 8005558:	2000a06c 	.word	0x2000a06c

0800555c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800555c:	b480      	push	{r7}
 800555e:	af00      	add	r7, sp, #0
  return uwTick;
 8005560:	4b03      	ldr	r3, [pc, #12]	; (8005570 <HAL_GetTick+0x14>)
 8005562:	681b      	ldr	r3, [r3, #0]
}
 8005564:	4618      	mov	r0, r3
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	2000a06c 	.word	0x2000a06c

08005574 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800557c:	f7ff ffee 	bl	800555c <HAL_GetTick>
 8005580:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800558c:	d005      	beq.n	800559a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800558e:	4b0a      	ldr	r3, [pc, #40]	; (80055b8 <HAL_Delay+0x44>)
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	461a      	mov	r2, r3
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	4413      	add	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800559a:	bf00      	nop
 800559c:	f7ff ffde 	bl	800555c <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d8f7      	bhi.n	800559c <HAL_Delay+0x28>
  {
  }
}
 80055ac:	bf00      	nop
 80055ae:	bf00      	nop
 80055b0:	3710      	adds	r7, #16
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	200001c4 	.word	0x200001c4

080055bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055bc:	b480      	push	{r7}
 80055be:	b085      	sub	sp, #20
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f003 0307 	and.w	r3, r3, #7
 80055ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055cc:	4b0c      	ldr	r3, [pc, #48]	; (8005600 <__NVIC_SetPriorityGrouping+0x44>)
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055d2:	68ba      	ldr	r2, [r7, #8]
 80055d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055d8:	4013      	ands	r3, r2
 80055da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80055e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80055e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055ee:	4a04      	ldr	r2, [pc, #16]	; (8005600 <__NVIC_SetPriorityGrouping+0x44>)
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	60d3      	str	r3, [r2, #12]
}
 80055f4:	bf00      	nop
 80055f6:	3714      	adds	r7, #20
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr
 8005600:	e000ed00 	.word	0xe000ed00

08005604 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005604:	b480      	push	{r7}
 8005606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005608:	4b04      	ldr	r3, [pc, #16]	; (800561c <__NVIC_GetPriorityGrouping+0x18>)
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	0a1b      	lsrs	r3, r3, #8
 800560e:	f003 0307 	and.w	r3, r3, #7
}
 8005612:	4618      	mov	r0, r3
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr
 800561c:	e000ed00 	.word	0xe000ed00

08005620 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	4603      	mov	r3, r0
 8005628:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800562a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800562e:	2b00      	cmp	r3, #0
 8005630:	db0b      	blt.n	800564a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005632:	79fb      	ldrb	r3, [r7, #7]
 8005634:	f003 021f 	and.w	r2, r3, #31
 8005638:	4907      	ldr	r1, [pc, #28]	; (8005658 <__NVIC_EnableIRQ+0x38>)
 800563a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800563e:	095b      	lsrs	r3, r3, #5
 8005640:	2001      	movs	r0, #1
 8005642:	fa00 f202 	lsl.w	r2, r0, r2
 8005646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800564a:	bf00      	nop
 800564c:	370c      	adds	r7, #12
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	e000e100 	.word	0xe000e100

0800565c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	4603      	mov	r3, r0
 8005664:	6039      	str	r1, [r7, #0]
 8005666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800566c:	2b00      	cmp	r3, #0
 800566e:	db0a      	blt.n	8005686 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	b2da      	uxtb	r2, r3
 8005674:	490c      	ldr	r1, [pc, #48]	; (80056a8 <__NVIC_SetPriority+0x4c>)
 8005676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800567a:	0112      	lsls	r2, r2, #4
 800567c:	b2d2      	uxtb	r2, r2
 800567e:	440b      	add	r3, r1
 8005680:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005684:	e00a      	b.n	800569c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	b2da      	uxtb	r2, r3
 800568a:	4908      	ldr	r1, [pc, #32]	; (80056ac <__NVIC_SetPriority+0x50>)
 800568c:	79fb      	ldrb	r3, [r7, #7]
 800568e:	f003 030f 	and.w	r3, r3, #15
 8005692:	3b04      	subs	r3, #4
 8005694:	0112      	lsls	r2, r2, #4
 8005696:	b2d2      	uxtb	r2, r2
 8005698:	440b      	add	r3, r1
 800569a:	761a      	strb	r2, [r3, #24]
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr
 80056a8:	e000e100 	.word	0xe000e100
 80056ac:	e000ed00 	.word	0xe000ed00

080056b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b089      	sub	sp, #36	; 0x24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f003 0307 	and.w	r3, r3, #7
 80056c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	f1c3 0307 	rsb	r3, r3, #7
 80056ca:	2b04      	cmp	r3, #4
 80056cc:	bf28      	it	cs
 80056ce:	2304      	movcs	r3, #4
 80056d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	3304      	adds	r3, #4
 80056d6:	2b06      	cmp	r3, #6
 80056d8:	d902      	bls.n	80056e0 <NVIC_EncodePriority+0x30>
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	3b03      	subs	r3, #3
 80056de:	e000      	b.n	80056e2 <NVIC_EncodePriority+0x32>
 80056e0:	2300      	movs	r3, #0
 80056e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056e4:	f04f 32ff 	mov.w	r2, #4294967295
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	fa02 f303 	lsl.w	r3, r2, r3
 80056ee:	43da      	mvns	r2, r3
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	401a      	ands	r2, r3
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056f8:	f04f 31ff 	mov.w	r1, #4294967295
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005702:	43d9      	mvns	r1, r3
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005708:	4313      	orrs	r3, r2
         );
}
 800570a:	4618      	mov	r0, r3
 800570c:	3724      	adds	r7, #36	; 0x24
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
	...

08005718 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b082      	sub	sp, #8
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3b01      	subs	r3, #1
 8005724:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005728:	d301      	bcc.n	800572e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800572a:	2301      	movs	r3, #1
 800572c:	e00f      	b.n	800574e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800572e:	4a0a      	ldr	r2, [pc, #40]	; (8005758 <SysTick_Config+0x40>)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3b01      	subs	r3, #1
 8005734:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005736:	210f      	movs	r1, #15
 8005738:	f04f 30ff 	mov.w	r0, #4294967295
 800573c:	f7ff ff8e 	bl	800565c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005740:	4b05      	ldr	r3, [pc, #20]	; (8005758 <SysTick_Config+0x40>)
 8005742:	2200      	movs	r2, #0
 8005744:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005746:	4b04      	ldr	r3, [pc, #16]	; (8005758 <SysTick_Config+0x40>)
 8005748:	2207      	movs	r2, #7
 800574a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3708      	adds	r7, #8
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	e000e010 	.word	0xe000e010

0800575c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b082      	sub	sp, #8
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2b07      	cmp	r3, #7
 8005768:	d00f      	beq.n	800578a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2b06      	cmp	r3, #6
 800576e:	d00c      	beq.n	800578a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2b05      	cmp	r3, #5
 8005774:	d009      	beq.n	800578a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2b04      	cmp	r3, #4
 800577a:	d006      	beq.n	800578a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b03      	cmp	r3, #3
 8005780:	d003      	beq.n	800578a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005782:	2192      	movs	r1, #146	; 0x92
 8005784:	4804      	ldr	r0, [pc, #16]	; (8005798 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8005786:	f7ff f90c 	bl	80049a2 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f7ff ff16 	bl	80055bc <__NVIC_SetPriorityGrouping>
}
 8005790:	bf00      	nop
 8005792:	3708      	adds	r7, #8
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}
 8005798:	08012224 	.word	0x08012224

0800579c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	4603      	mov	r3, r0
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
 80057a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80057aa:	2300      	movs	r3, #0
 80057ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2b0f      	cmp	r3, #15
 80057b2:	d903      	bls.n	80057bc <HAL_NVIC_SetPriority+0x20>
 80057b4:	21aa      	movs	r1, #170	; 0xaa
 80057b6:	480e      	ldr	r0, [pc, #56]	; (80057f0 <HAL_NVIC_SetPriority+0x54>)
 80057b8:	f7ff f8f3 	bl	80049a2 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	2b0f      	cmp	r3, #15
 80057c0:	d903      	bls.n	80057ca <HAL_NVIC_SetPriority+0x2e>
 80057c2:	21ab      	movs	r1, #171	; 0xab
 80057c4:	480a      	ldr	r0, [pc, #40]	; (80057f0 <HAL_NVIC_SetPriority+0x54>)
 80057c6:	f7ff f8ec 	bl	80049a2 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80057ca:	f7ff ff1b 	bl	8005604 <__NVIC_GetPriorityGrouping>
 80057ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	68b9      	ldr	r1, [r7, #8]
 80057d4:	6978      	ldr	r0, [r7, #20]
 80057d6:	f7ff ff6b 	bl	80056b0 <NVIC_EncodePriority>
 80057da:	4602      	mov	r2, r0
 80057dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057e0:	4611      	mov	r1, r2
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7ff ff3a 	bl	800565c <__NVIC_SetPriority>
}
 80057e8:	bf00      	nop
 80057ea:	3718      	adds	r7, #24
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	08012224 	.word	0x08012224

080057f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b082      	sub	sp, #8
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	4603      	mov	r3, r0
 80057fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80057fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005802:	2b00      	cmp	r3, #0
 8005804:	da03      	bge.n	800580e <HAL_NVIC_EnableIRQ+0x1a>
 8005806:	21be      	movs	r1, #190	; 0xbe
 8005808:	4805      	ldr	r0, [pc, #20]	; (8005820 <HAL_NVIC_EnableIRQ+0x2c>)
 800580a:	f7ff f8ca 	bl	80049a2 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800580e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005812:	4618      	mov	r0, r3
 8005814:	f7ff ff04 	bl	8005620 <__NVIC_EnableIRQ>
}
 8005818:	bf00      	nop
 800581a:	3708      	adds	r7, #8
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	08012224 	.word	0x08012224

08005824 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	f7ff ff73 	bl	8005718 <SysTick_Config>
 8005832:	4603      	mov	r3, r0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3708      	adds	r7, #8
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b086      	sub	sp, #24
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005844:	2300      	movs	r3, #0
 8005846:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005848:	f7ff fe88 	bl	800555c <HAL_GetTick>
 800584c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d101      	bne.n	8005858 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e204      	b.n	8005c62 <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a97      	ldr	r2, [pc, #604]	; (8005abc <HAL_DMA_Init+0x280>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d04e      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a96      	ldr	r2, [pc, #600]	; (8005ac0 <HAL_DMA_Init+0x284>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d049      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a94      	ldr	r2, [pc, #592]	; (8005ac4 <HAL_DMA_Init+0x288>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d044      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a93      	ldr	r2, [pc, #588]	; (8005ac8 <HAL_DMA_Init+0x28c>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d03f      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a91      	ldr	r2, [pc, #580]	; (8005acc <HAL_DMA_Init+0x290>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d03a      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a90      	ldr	r2, [pc, #576]	; (8005ad0 <HAL_DMA_Init+0x294>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d035      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a8e      	ldr	r2, [pc, #568]	; (8005ad4 <HAL_DMA_Init+0x298>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d030      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a8d      	ldr	r2, [pc, #564]	; (8005ad8 <HAL_DMA_Init+0x29c>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d02b      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a8b      	ldr	r2, [pc, #556]	; (8005adc <HAL_DMA_Init+0x2a0>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d026      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a8a      	ldr	r2, [pc, #552]	; (8005ae0 <HAL_DMA_Init+0x2a4>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d021      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a88      	ldr	r2, [pc, #544]	; (8005ae4 <HAL_DMA_Init+0x2a8>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d01c      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a87      	ldr	r2, [pc, #540]	; (8005ae8 <HAL_DMA_Init+0x2ac>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d017      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a85      	ldr	r2, [pc, #532]	; (8005aec <HAL_DMA_Init+0x2b0>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d012      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a84      	ldr	r2, [pc, #528]	; (8005af0 <HAL_DMA_Init+0x2b4>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d00d      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a82      	ldr	r2, [pc, #520]	; (8005af4 <HAL_DMA_Init+0x2b8>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d008      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a81      	ldr	r2, [pc, #516]	; (8005af8 <HAL_DMA_Init+0x2bc>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d003      	beq.n	8005900 <HAL_DMA_Init+0xc4>
 80058f8:	21b8      	movs	r1, #184	; 0xb8
 80058fa:	4880      	ldr	r0, [pc, #512]	; (8005afc <HAL_DMA_Init+0x2c0>)
 80058fc:	f7ff f851 	bl	80049a2 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d026      	beq.n	8005956 <HAL_DMA_Init+0x11a>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005910:	d021      	beq.n	8005956 <HAL_DMA_Init+0x11a>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800591a:	d01c      	beq.n	8005956 <HAL_DMA_Init+0x11a>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8005924:	d017      	beq.n	8005956 <HAL_DMA_Init+0x11a>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800592e:	d012      	beq.n	8005956 <HAL_DMA_Init+0x11a>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8005938:	d00d      	beq.n	8005956 <HAL_DMA_Init+0x11a>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005942:	d008      	beq.n	8005956 <HAL_DMA_Init+0x11a>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 800594c:	d003      	beq.n	8005956 <HAL_DMA_Init+0x11a>
 800594e:	21b9      	movs	r1, #185	; 0xb9
 8005950:	486a      	ldr	r0, [pc, #424]	; (8005afc <HAL_DMA_Init+0x2c0>)
 8005952:	f7ff f826 	bl	80049a2 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d00b      	beq.n	8005976 <HAL_DMA_Init+0x13a>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	2b40      	cmp	r3, #64	; 0x40
 8005964:	d007      	beq.n	8005976 <HAL_DMA_Init+0x13a>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	2b80      	cmp	r3, #128	; 0x80
 800596c:	d003      	beq.n	8005976 <HAL_DMA_Init+0x13a>
 800596e:	21ba      	movs	r1, #186	; 0xba
 8005970:	4862      	ldr	r0, [pc, #392]	; (8005afc <HAL_DMA_Init+0x2c0>)
 8005972:	f7ff f816 	bl	80049a2 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800597e:	d007      	beq.n	8005990 <HAL_DMA_Init+0x154>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d003      	beq.n	8005990 <HAL_DMA_Init+0x154>
 8005988:	21bb      	movs	r1, #187	; 0xbb
 800598a:	485c      	ldr	r0, [pc, #368]	; (8005afc <HAL_DMA_Init+0x2c0>)
 800598c:	f7ff f809 	bl	80049a2 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005998:	d007      	beq.n	80059aa <HAL_DMA_Init+0x16e>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d003      	beq.n	80059aa <HAL_DMA_Init+0x16e>
 80059a2:	21bc      	movs	r1, #188	; 0xbc
 80059a4:	4855      	ldr	r0, [pc, #340]	; (8005afc <HAL_DMA_Init+0x2c0>)
 80059a6:	f7fe fffc 	bl	80049a2 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00d      	beq.n	80059ce <HAL_DMA_Init+0x192>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059ba:	d008      	beq.n	80059ce <HAL_DMA_Init+0x192>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	695b      	ldr	r3, [r3, #20]
 80059c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059c4:	d003      	beq.n	80059ce <HAL_DMA_Init+0x192>
 80059c6:	21bd      	movs	r1, #189	; 0xbd
 80059c8:	484c      	ldr	r0, [pc, #304]	; (8005afc <HAL_DMA_Init+0x2c0>)
 80059ca:	f7fe ffea 	bl	80049a2 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00d      	beq.n	80059f2 <HAL_DMA_Init+0x1b6>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	699b      	ldr	r3, [r3, #24]
 80059da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059de:	d008      	beq.n	80059f2 <HAL_DMA_Init+0x1b6>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	699b      	ldr	r3, [r3, #24]
 80059e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80059e8:	d003      	beq.n	80059f2 <HAL_DMA_Init+0x1b6>
 80059ea:	21be      	movs	r1, #190	; 0xbe
 80059ec:	4843      	ldr	r0, [pc, #268]	; (8005afc <HAL_DMA_Init+0x2c0>)
 80059ee:	f7fe ffd8 	bl	80049a2 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	69db      	ldr	r3, [r3, #28]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00c      	beq.n	8005a14 <HAL_DMA_Init+0x1d8>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	69db      	ldr	r3, [r3, #28]
 80059fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a02:	d007      	beq.n	8005a14 <HAL_DMA_Init+0x1d8>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	69db      	ldr	r3, [r3, #28]
 8005a08:	2b20      	cmp	r3, #32
 8005a0a:	d003      	beq.n	8005a14 <HAL_DMA_Init+0x1d8>
 8005a0c:	21bf      	movs	r1, #191	; 0xbf
 8005a0e:	483b      	ldr	r0, [pc, #236]	; (8005afc <HAL_DMA_Init+0x2c0>)
 8005a10:	f7fe ffc7 	bl	80049a2 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a1b      	ldr	r3, [r3, #32]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d012      	beq.n	8005a42 <HAL_DMA_Init+0x206>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a1b      	ldr	r3, [r3, #32]
 8005a20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a24:	d00d      	beq.n	8005a42 <HAL_DMA_Init+0x206>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a2e:	d008      	beq.n	8005a42 <HAL_DMA_Init+0x206>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a1b      	ldr	r3, [r3, #32]
 8005a34:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005a38:	d003      	beq.n	8005a42 <HAL_DMA_Init+0x206>
 8005a3a:	21c0      	movs	r1, #192	; 0xc0
 8005a3c:	482f      	ldr	r0, [pc, #188]	; (8005afc <HAL_DMA_Init+0x2c0>)
 8005a3e:	f7fe ffb0 	bl	80049a2 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d007      	beq.n	8005a5a <HAL_DMA_Init+0x21e>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4e:	2b04      	cmp	r3, #4
 8005a50:	d003      	beq.n	8005a5a <HAL_DMA_Init+0x21e>
 8005a52:	21c1      	movs	r1, #193	; 0xc1
 8005a54:	4829      	ldr	r0, [pc, #164]	; (8005afc <HAL_DMA_Init+0x2c0>)
 8005a56:	f7fe ffa4 	bl	80049a2 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d065      	beq.n	8005b2e <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00f      	beq.n	8005a8a <HAL_DMA_Init+0x24e>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d00b      	beq.n	8005a8a <HAL_DMA_Init+0x24e>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	d007      	beq.n	8005a8a <HAL_DMA_Init+0x24e>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a7e:	2b03      	cmp	r3, #3
 8005a80:	d003      	beq.n	8005a8a <HAL_DMA_Init+0x24e>
 8005a82:	21c6      	movs	r1, #198	; 0xc6
 8005a84:	481d      	ldr	r0, [pc, #116]	; (8005afc <HAL_DMA_Init+0x2c0>)
 8005a86:	f7fe ff8c 	bl	80049a2 <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d036      	beq.n	8005b00 <HAL_DMA_Init+0x2c4>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a96:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005a9a:	d031      	beq.n	8005b00 <HAL_DMA_Init+0x2c4>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005aa4:	d02c      	beq.n	8005b00 <HAL_DMA_Init+0x2c4>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aaa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005aae:	d027      	beq.n	8005b00 <HAL_DMA_Init+0x2c4>
 8005ab0:	21c7      	movs	r1, #199	; 0xc7
 8005ab2:	4812      	ldr	r0, [pc, #72]	; (8005afc <HAL_DMA_Init+0x2c0>)
 8005ab4:	f7fe ff75 	bl	80049a2 <assert_failed>
 8005ab8:	e022      	b.n	8005b00 <HAL_DMA_Init+0x2c4>
 8005aba:	bf00      	nop
 8005abc:	40026010 	.word	0x40026010
 8005ac0:	40026028 	.word	0x40026028
 8005ac4:	40026040 	.word	0x40026040
 8005ac8:	40026058 	.word	0x40026058
 8005acc:	40026070 	.word	0x40026070
 8005ad0:	40026088 	.word	0x40026088
 8005ad4:	400260a0 	.word	0x400260a0
 8005ad8:	400260b8 	.word	0x400260b8
 8005adc:	40026410 	.word	0x40026410
 8005ae0:	40026428 	.word	0x40026428
 8005ae4:	40026440 	.word	0x40026440
 8005ae8:	40026458 	.word	0x40026458
 8005aec:	40026470 	.word	0x40026470
 8005af0:	40026488 	.word	0x40026488
 8005af4:	400264a0 	.word	0x400264a0
 8005af8:	400264b8 	.word	0x400264b8
 8005afc:	08012260 	.word	0x08012260
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d012      	beq.n	8005b2e <HAL_DMA_Init+0x2f2>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b0c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005b10:	d00d      	beq.n	8005b2e <HAL_DMA_Init+0x2f2>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b1a:	d008      	beq.n	8005b2e <HAL_DMA_Init+0x2f2>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b20:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005b24:	d003      	beq.n	8005b2e <HAL_DMA_Init+0x2f2>
 8005b26:	21c8      	movs	r1, #200	; 0xc8
 8005b28:	4850      	ldr	r0, [pc, #320]	; (8005c6c <HAL_DMA_Init+0x430>)
 8005b2a:	f7fe ff3a 	bl	80049a2 <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2202      	movs	r2, #2
 8005b32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f022 0201 	bic.w	r2, r2, #1
 8005b4c:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b4e:	e00f      	b.n	8005b70 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b50:	f7ff fd04 	bl	800555c <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	2b05      	cmp	r3, #5
 8005b5c:	d908      	bls.n	8005b70 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2220      	movs	r2, #32
 8005b62:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2203      	movs	r2, #3
 8005b68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e078      	b.n	8005c62 <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0301 	and.w	r3, r3, #1
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1e8      	bne.n	8005b50 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005b86:	697a      	ldr	r2, [r7, #20]
 8005b88:	4b39      	ldr	r3, [pc, #228]	; (8005c70 <HAL_DMA_Init+0x434>)
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685a      	ldr	r2, [r3, #4]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005bb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005bbc:	697a      	ldr	r2, [r7, #20]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc6:	2b04      	cmp	r3, #4
 8005bc8:	d107      	bne.n	8005bda <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	697a      	ldr	r2, [r7, #20]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	697a      	ldr	r2, [r7, #20]
 8005be0:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	695b      	ldr	r3, [r3, #20]
 8005be8:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	f023 0307 	bic.w	r3, r3, #7
 8005bf0:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c00:	2b04      	cmp	r3, #4
 8005c02:	d117      	bne.n	8005c34 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00e      	beq.n	8005c34 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 fa7e 	bl	8006118 <DMA_CheckFifoParam>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d008      	beq.n	8005c34 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2240      	movs	r2, #64	; 0x40
 8005c26:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005c30:	2301      	movs	r3, #1
 8005c32:	e016      	b.n	8005c62 <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 fa35 	bl	80060ac <DMA_CalcBaseAndBitshift>
 8005c42:	4603      	mov	r3, r0
 8005c44:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c4a:	223f      	movs	r2, #63	; 0x3f
 8005c4c:	409a      	lsls	r2, r3
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3718      	adds	r7, #24
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	08012260 	.word	0x08012260
 8005c70:	f010803f 	.word	0xf010803f

08005c74 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c80:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005c82:	f7ff fc6b 	bl	800555c <HAL_GetTick>
 8005c86:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	2b02      	cmp	r3, #2
 8005c92:	d008      	beq.n	8005ca6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2280      	movs	r2, #128	; 0x80
 8005c98:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e052      	b.n	8005d4c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f022 0216 	bic.w	r2, r2, #22
 8005cb4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	695a      	ldr	r2, [r3, #20]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cc4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d103      	bne.n	8005cd6 <HAL_DMA_Abort+0x62>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d007      	beq.n	8005ce6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f022 0208 	bic.w	r2, r2, #8
 8005ce4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f022 0201 	bic.w	r2, r2, #1
 8005cf4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cf6:	e013      	b.n	8005d20 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005cf8:	f7ff fc30 	bl	800555c <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	2b05      	cmp	r3, #5
 8005d04:	d90c      	bls.n	8005d20 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2220      	movs	r2, #32
 8005d0a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2203      	movs	r2, #3
 8005d10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e015      	b.n	8005d4c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0301 	and.w	r3, r3, #1
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1e4      	bne.n	8005cf8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d32:	223f      	movs	r2, #63	; 0x3f
 8005d34:	409a      	lsls	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3710      	adds	r7, #16
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	d004      	beq.n	8005d72 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2280      	movs	r2, #128	; 0x80
 8005d6c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e00c      	b.n	8005d8c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2205      	movs	r2, #5
 8005d76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f022 0201 	bic.w	r2, r2, #1
 8005d88:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005da0:	2300      	movs	r3, #0
 8005da2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005da4:	4b92      	ldr	r3, [pc, #584]	; (8005ff0 <HAL_DMA_IRQHandler+0x258>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a92      	ldr	r2, [pc, #584]	; (8005ff4 <HAL_DMA_IRQHandler+0x25c>)
 8005daa:	fba2 2303 	umull	r2, r3, r2, r3
 8005dae:	0a9b      	lsrs	r3, r3, #10
 8005db0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005db6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dc2:	2208      	movs	r2, #8
 8005dc4:	409a      	lsls	r2, r3
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	4013      	ands	r3, r2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d01a      	beq.n	8005e04 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 0304 	and.w	r3, r3, #4
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d013      	beq.n	8005e04 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f022 0204 	bic.w	r2, r2, #4
 8005dea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005df0:	2208      	movs	r2, #8
 8005df2:	409a      	lsls	r2, r3
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dfc:	f043 0201 	orr.w	r2, r3, #1
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e08:	2201      	movs	r2, #1
 8005e0a:	409a      	lsls	r2, r3
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	4013      	ands	r3, r2
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d012      	beq.n	8005e3a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00b      	beq.n	8005e3a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e26:	2201      	movs	r2, #1
 8005e28:	409a      	lsls	r2, r3
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e32:	f043 0202 	orr.w	r2, r3, #2
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e3e:	2204      	movs	r2, #4
 8005e40:	409a      	lsls	r2, r3
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	4013      	ands	r3, r2
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d012      	beq.n	8005e70 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 0302 	and.w	r3, r3, #2
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00b      	beq.n	8005e70 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e5c:	2204      	movs	r2, #4
 8005e5e:	409a      	lsls	r2, r3
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e68:	f043 0204 	orr.w	r2, r3, #4
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e74:	2210      	movs	r2, #16
 8005e76:	409a      	lsls	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d043      	beq.n	8005f08 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0308 	and.w	r3, r3, #8
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d03c      	beq.n	8005f08 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e92:	2210      	movs	r2, #16
 8005e94:	409a      	lsls	r2, r3
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d018      	beq.n	8005eda <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d108      	bne.n	8005ec8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d024      	beq.n	8005f08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	4798      	blx	r3
 8005ec6:	e01f      	b.n	8005f08 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d01b      	beq.n	8005f08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	4798      	blx	r3
 8005ed8:	e016      	b.n	8005f08 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d107      	bne.n	8005ef8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f022 0208 	bic.w	r2, r2, #8
 8005ef6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d003      	beq.n	8005f08 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f0c:	2220      	movs	r2, #32
 8005f0e:	409a      	lsls	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	4013      	ands	r3, r2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f000 808e 	beq.w	8006036 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0310 	and.w	r3, r3, #16
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	f000 8086 	beq.w	8006036 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f2e:	2220      	movs	r2, #32
 8005f30:	409a      	lsls	r2, r3
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	2b05      	cmp	r3, #5
 8005f40:	d136      	bne.n	8005fb0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f022 0216 	bic.w	r2, r2, #22
 8005f50:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	695a      	ldr	r2, [r3, #20]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f60:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d103      	bne.n	8005f72 <HAL_DMA_IRQHandler+0x1da>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d007      	beq.n	8005f82 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f022 0208 	bic.w	r2, r2, #8
 8005f80:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f86:	223f      	movs	r2, #63	; 0x3f
 8005f88:	409a      	lsls	r2, r3
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2201      	movs	r2, #1
 8005f92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d07d      	beq.n	80060a2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	4798      	blx	r3
        }
        return;
 8005fae:	e078      	b.n	80060a2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d01c      	beq.n	8005ff8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d108      	bne.n	8005fde <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d030      	beq.n	8006036 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	4798      	blx	r3
 8005fdc:	e02b      	b.n	8006036 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d027      	beq.n	8006036 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	4798      	blx	r3
 8005fee:	e022      	b.n	8006036 <HAL_DMA_IRQHandler+0x29e>
 8005ff0:	200001bc 	.word	0x200001bc
 8005ff4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006002:	2b00      	cmp	r3, #0
 8006004:	d10f      	bne.n	8006026 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 0210 	bic.w	r2, r2, #16
 8006014:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2201      	movs	r2, #1
 800601a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800602a:	2b00      	cmp	r3, #0
 800602c:	d003      	beq.n	8006036 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800603a:	2b00      	cmp	r3, #0
 800603c:	d032      	beq.n	80060a4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	2b00      	cmp	r3, #0
 8006048:	d022      	beq.n	8006090 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2205      	movs	r2, #5
 800604e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f022 0201 	bic.w	r2, r2, #1
 8006060:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	3301      	adds	r3, #1
 8006066:	60bb      	str	r3, [r7, #8]
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	429a      	cmp	r2, r3
 800606c:	d307      	bcc.n	800607e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 0301 	and.w	r3, r3, #1
 8006078:	2b00      	cmp	r3, #0
 800607a:	d1f2      	bne.n	8006062 <HAL_DMA_IRQHandler+0x2ca>
 800607c:	e000      	b.n	8006080 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800607e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006094:	2b00      	cmp	r3, #0
 8006096:	d005      	beq.n	80060a4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	4798      	blx	r3
 80060a0:	e000      	b.n	80060a4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80060a2:	bf00      	nop
    }
  }
}
 80060a4:	3718      	adds	r7, #24
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop

080060ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	3b10      	subs	r3, #16
 80060bc:	4a14      	ldr	r2, [pc, #80]	; (8006110 <DMA_CalcBaseAndBitshift+0x64>)
 80060be:	fba2 2303 	umull	r2, r3, r2, r3
 80060c2:	091b      	lsrs	r3, r3, #4
 80060c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80060c6:	4a13      	ldr	r2, [pc, #76]	; (8006114 <DMA_CalcBaseAndBitshift+0x68>)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	4413      	add	r3, r2
 80060cc:	781b      	ldrb	r3, [r3, #0]
 80060ce:	461a      	mov	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2b03      	cmp	r3, #3
 80060d8:	d909      	bls.n	80060ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80060e2:	f023 0303 	bic.w	r3, r3, #3
 80060e6:	1d1a      	adds	r2, r3, #4
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	659a      	str	r2, [r3, #88]	; 0x58
 80060ec:	e007      	b.n	80060fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80060f6:	f023 0303 	bic.w	r3, r3, #3
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006102:	4618      	mov	r0, r3
 8006104:	3714      	adds	r7, #20
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	aaaaaaab 	.word	0xaaaaaaab
 8006114:	080124dc 	.word	0x080124dc

08006118 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006118:	b480      	push	{r7}
 800611a:	b085      	sub	sp, #20
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006120:	2300      	movs	r3, #0
 8006122:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006128:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d11f      	bne.n	8006172 <DMA_CheckFifoParam+0x5a>
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	2b03      	cmp	r3, #3
 8006136:	d856      	bhi.n	80061e6 <DMA_CheckFifoParam+0xce>
 8006138:	a201      	add	r2, pc, #4	; (adr r2, 8006140 <DMA_CheckFifoParam+0x28>)
 800613a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800613e:	bf00      	nop
 8006140:	08006151 	.word	0x08006151
 8006144:	08006163 	.word	0x08006163
 8006148:	08006151 	.word	0x08006151
 800614c:	080061e7 	.word	0x080061e7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006154:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006158:	2b00      	cmp	r3, #0
 800615a:	d046      	beq.n	80061ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006160:	e043      	b.n	80061ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006166:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800616a:	d140      	bne.n	80061ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006170:	e03d      	b.n	80061ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	699b      	ldr	r3, [r3, #24]
 8006176:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800617a:	d121      	bne.n	80061c0 <DMA_CheckFifoParam+0xa8>
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	2b03      	cmp	r3, #3
 8006180:	d837      	bhi.n	80061f2 <DMA_CheckFifoParam+0xda>
 8006182:	a201      	add	r2, pc, #4	; (adr r2, 8006188 <DMA_CheckFifoParam+0x70>)
 8006184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006188:	08006199 	.word	0x08006199
 800618c:	0800619f 	.word	0x0800619f
 8006190:	08006199 	.word	0x08006199
 8006194:	080061b1 	.word	0x080061b1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	73fb      	strb	r3, [r7, #15]
      break;
 800619c:	e030      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d025      	beq.n	80061f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061ae:	e022      	b.n	80061f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80061b8:	d11f      	bne.n	80061fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80061be:	e01c      	b.n	80061fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d903      	bls.n	80061ce <DMA_CheckFifoParam+0xb6>
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	2b03      	cmp	r3, #3
 80061ca:	d003      	beq.n	80061d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80061cc:	e018      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	73fb      	strb	r3, [r7, #15]
      break;
 80061d2:	e015      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d00e      	beq.n	80061fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	73fb      	strb	r3, [r7, #15]
      break;
 80061e4:	e00b      	b.n	80061fe <DMA_CheckFifoParam+0xe6>
      break;
 80061e6:	bf00      	nop
 80061e8:	e00a      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
      break;
 80061ea:	bf00      	nop
 80061ec:	e008      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
      break;
 80061ee:	bf00      	nop
 80061f0:	e006      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
      break;
 80061f2:	bf00      	nop
 80061f4:	e004      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
      break;
 80061f6:	bf00      	nop
 80061f8:	e002      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
      break;   
 80061fa:	bf00      	nop
 80061fc:	e000      	b.n	8006200 <DMA_CheckFifoParam+0xe8>
      break;
 80061fe:	bf00      	nop
    }
  } 
  
  return status; 
 8006200:	7bfb      	ldrb	r3, [r7, #15]
}
 8006202:	4618      	mov	r0, r3
 8006204:	3714      	adds	r7, #20
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop

08006210 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b088      	sub	sp, #32
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800621a:	2300      	movs	r3, #0
 800621c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800621e:	2300      	movs	r3, #0
 8006220:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006222:	2300      	movs	r3, #0
 8006224:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a37      	ldr	r2, [pc, #220]	; (8006308 <HAL_GPIO_Init+0xf8>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d01f      	beq.n	800626e <HAL_GPIO_Init+0x5e>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a36      	ldr	r2, [pc, #216]	; (800630c <HAL_GPIO_Init+0xfc>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d01b      	beq.n	800626e <HAL_GPIO_Init+0x5e>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a35      	ldr	r2, [pc, #212]	; (8006310 <HAL_GPIO_Init+0x100>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d017      	beq.n	800626e <HAL_GPIO_Init+0x5e>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a34      	ldr	r2, [pc, #208]	; (8006314 <HAL_GPIO_Init+0x104>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d013      	beq.n	800626e <HAL_GPIO_Init+0x5e>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a33      	ldr	r2, [pc, #204]	; (8006318 <HAL_GPIO_Init+0x108>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d00f      	beq.n	800626e <HAL_GPIO_Init+0x5e>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a32      	ldr	r2, [pc, #200]	; (800631c <HAL_GPIO_Init+0x10c>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d00b      	beq.n	800626e <HAL_GPIO_Init+0x5e>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a31      	ldr	r2, [pc, #196]	; (8006320 <HAL_GPIO_Init+0x110>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d007      	beq.n	800626e <HAL_GPIO_Init+0x5e>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a30      	ldr	r2, [pc, #192]	; (8006324 <HAL_GPIO_Init+0x114>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d003      	beq.n	800626e <HAL_GPIO_Init+0x5e>
 8006266:	21ac      	movs	r1, #172	; 0xac
 8006268:	482f      	ldr	r0, [pc, #188]	; (8006328 <HAL_GPIO_Init+0x118>)
 800626a:	f7fe fb9a 	bl	80049a2 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	b29b      	uxth	r3, r3
 8006274:	2b00      	cmp	r3, #0
 8006276:	d005      	beq.n	8006284 <HAL_GPIO_Init+0x74>
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	0c1b      	lsrs	r3, r3, #16
 800627e:	041b      	lsls	r3, r3, #16
 8006280:	2b00      	cmp	r3, #0
 8006282:	d003      	beq.n	800628c <HAL_GPIO_Init+0x7c>
 8006284:	21ad      	movs	r1, #173	; 0xad
 8006286:	4828      	ldr	r0, [pc, #160]	; (8006328 <HAL_GPIO_Init+0x118>)
 8006288:	f7fe fb8b 	bl	80049a2 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d035      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	2b01      	cmp	r3, #1
 800629a:	d031      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	2b11      	cmp	r3, #17
 80062a2:	d02d      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	2b02      	cmp	r3, #2
 80062aa:	d029      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	2b12      	cmp	r3, #18
 80062b2:	d025      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 80062bc:	d020      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80062c6:	d01b      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 80062d0:	d016      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 80062da:	d011      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 80062e4:	d00c      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 80062ee:	d007      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	2b03      	cmp	r3, #3
 80062f6:	d003      	beq.n	8006300 <HAL_GPIO_Init+0xf0>
 80062f8:	21ae      	movs	r1, #174	; 0xae
 80062fa:	480b      	ldr	r0, [pc, #44]	; (8006328 <HAL_GPIO_Init+0x118>)
 80062fc:	f7fe fb51 	bl	80049a2 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006300:	2300      	movs	r3, #0
 8006302:	61fb      	str	r3, [r7, #28]
 8006304:	e289      	b.n	800681a <HAL_GPIO_Init+0x60a>
 8006306:	bf00      	nop
 8006308:	40020000 	.word	0x40020000
 800630c:	40020400 	.word	0x40020400
 8006310:	40020800 	.word	0x40020800
 8006314:	40020c00 	.word	0x40020c00
 8006318:	40021000 	.word	0x40021000
 800631c:	40021400 	.word	0x40021400
 8006320:	40021800 	.word	0x40021800
 8006324:	40021c00 	.word	0x40021c00
 8006328:	08012298 	.word	0x08012298
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800632c:	2201      	movs	r2, #1
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	fa02 f303 	lsl.w	r3, r2, r3
 8006334:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	4013      	ands	r3, r2
 800633e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	429a      	cmp	r2, r3
 8006346:	f040 8265 	bne.w	8006814 <HAL_GPIO_Init+0x604>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	f003 0303 	and.w	r3, r3, #3
 8006352:	2b01      	cmp	r3, #1
 8006354:	d005      	beq.n	8006362 <HAL_GPIO_Init+0x152>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800635e:	2b02      	cmp	r3, #2
 8006360:	d144      	bne.n	80063ec <HAL_GPIO_Init+0x1dc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00f      	beq.n	800638a <HAL_GPIO_Init+0x17a>
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	2b01      	cmp	r3, #1
 8006370:	d00b      	beq.n	800638a <HAL_GPIO_Init+0x17a>
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	2b02      	cmp	r3, #2
 8006378:	d007      	beq.n	800638a <HAL_GPIO_Init+0x17a>
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	2b03      	cmp	r3, #3
 8006380:	d003      	beq.n	800638a <HAL_GPIO_Init+0x17a>
 8006382:	21c0      	movs	r1, #192	; 0xc0
 8006384:	4831      	ldr	r0, [pc, #196]	; (800644c <HAL_GPIO_Init+0x23c>)
 8006386:	f7fe fb0c 	bl	80049a2 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	005b      	lsls	r3, r3, #1
 8006394:	2203      	movs	r2, #3
 8006396:	fa02 f303 	lsl.w	r3, r2, r3
 800639a:	43db      	mvns	r3, r3
 800639c:	69ba      	ldr	r2, [r7, #24]
 800639e:	4013      	ands	r3, r2
 80063a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	68da      	ldr	r2, [r3, #12]
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	005b      	lsls	r3, r3, #1
 80063aa:	fa02 f303 	lsl.w	r3, r2, r3
 80063ae:	69ba      	ldr	r2, [r7, #24]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	69ba      	ldr	r2, [r7, #24]
 80063b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80063c0:	2201      	movs	r2, #1
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	fa02 f303 	lsl.w	r3, r2, r3
 80063c8:	43db      	mvns	r3, r3
 80063ca:	69ba      	ldr	r2, [r7, #24]
 80063cc:	4013      	ands	r3, r2
 80063ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	091b      	lsrs	r3, r3, #4
 80063d6:	f003 0201 	and.w	r2, r3, #1
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	fa02 f303 	lsl.w	r3, r2, r3
 80063e0:	69ba      	ldr	r2, [r7, #24]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	69ba      	ldr	r2, [r7, #24]
 80063ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	f003 0303 	and.w	r3, r3, #3
 80063f4:	2b03      	cmp	r3, #3
 80063f6:	d02b      	beq.n	8006450 <HAL_GPIO_Init+0x240>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d00b      	beq.n	8006418 <HAL_GPIO_Init+0x208>
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d007      	beq.n	8006418 <HAL_GPIO_Init+0x208>
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	2b02      	cmp	r3, #2
 800640e:	d003      	beq.n	8006418 <HAL_GPIO_Init+0x208>
 8006410:	21d1      	movs	r1, #209	; 0xd1
 8006412:	480e      	ldr	r0, [pc, #56]	; (800644c <HAL_GPIO_Init+0x23c>)
 8006414:	f7fe fac5 	bl	80049a2 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	005b      	lsls	r3, r3, #1
 8006422:	2203      	movs	r2, #3
 8006424:	fa02 f303 	lsl.w	r3, r2, r3
 8006428:	43db      	mvns	r3, r3
 800642a:	69ba      	ldr	r2, [r7, #24]
 800642c:	4013      	ands	r3, r2
 800642e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	689a      	ldr	r2, [r3, #8]
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	005b      	lsls	r3, r3, #1
 8006438:	fa02 f303 	lsl.w	r3, r2, r3
 800643c:	69ba      	ldr	r2, [r7, #24]
 800643e:	4313      	orrs	r3, r2
 8006440:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	69ba      	ldr	r2, [r7, #24]
 8006446:	60da      	str	r2, [r3, #12]
 8006448:	e002      	b.n	8006450 <HAL_GPIO_Init+0x240>
 800644a:	bf00      	nop
 800644c:	08012298 	.word	0x08012298
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	f003 0303 	and.w	r3, r3, #3
 8006458:	2b02      	cmp	r3, #2
 800645a:	f040 810c 	bne.w	8006676 <HAL_GPIO_Init+0x466>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	2b00      	cmp	r3, #0
 8006464:	f000 80e3 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	2b09      	cmp	r3, #9
 800646e:	f000 80de 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	691b      	ldr	r3, [r3, #16]
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 80d9 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	2b00      	cmp	r3, #0
 8006482:	f000 80d4 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	691b      	ldr	r3, [r3, #16]
 800648a:	2b00      	cmp	r3, #0
 800648c:	f000 80cf 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	691b      	ldr	r3, [r3, #16]
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 80ca 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	691b      	ldr	r3, [r3, #16]
 800649e:	2b01      	cmp	r3, #1
 80064a0:	f000 80c5 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	691b      	ldr	r3, [r3, #16]
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	f000 80c0 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	f000 80bb 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	2b02      	cmp	r3, #2
 80064be:	f000 80b6 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	f000 80b1 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	2b03      	cmp	r3, #3
 80064d2:	f000 80ac 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	2b04      	cmp	r3, #4
 80064dc:	f000 80a7 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	691b      	ldr	r3, [r3, #16]
 80064e4:	2b04      	cmp	r3, #4
 80064e6:	f000 80a2 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	2b04      	cmp	r3, #4
 80064f0:	f000 809d 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	2b05      	cmp	r3, #5
 80064fa:	f000 8098 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	2b05      	cmp	r3, #5
 8006504:	f000 8093 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	2b09      	cmp	r3, #9
 800650e:	f000 808e 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	2b06      	cmp	r3, #6
 8006518:	f000 8089 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	691b      	ldr	r3, [r3, #16]
 8006520:	2b09      	cmp	r3, #9
 8006522:	f000 8084 	beq.w	800662e <HAL_GPIO_Init+0x41e>
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	691b      	ldr	r3, [r3, #16]
 800652a:	2b07      	cmp	r3, #7
 800652c:	d07f      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	2b07      	cmp	r3, #7
 8006534:	d07b      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	2b07      	cmp	r3, #7
 800653c:	d077      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	2b08      	cmp	r3, #8
 8006544:	d073      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	2b08      	cmp	r3, #8
 800654c:	d06f      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	2b08      	cmp	r3, #8
 8006554:	d06b      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	691b      	ldr	r3, [r3, #16]
 800655a:	2b09      	cmp	r3, #9
 800655c:	d067      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	2b09      	cmp	r3, #9
 8006564:	d063      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	2b0a      	cmp	r3, #10
 800656c:	d05f      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	2b0a      	cmp	r3, #10
 8006574:	d05b      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	2b0b      	cmp	r3, #11
 800657c:	d057      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	2b0c      	cmp	r3, #12
 8006584:	d053      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	691b      	ldr	r3, [r3, #16]
 800658a:	2b0c      	cmp	r3, #12
 800658c:	d04f      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	2b0d      	cmp	r3, #13
 8006594:	d04b      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	691b      	ldr	r3, [r3, #16]
 800659a:	2b0f      	cmp	r3, #15
 800659c:	d047      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	691b      	ldr	r3, [r3, #16]
 80065a2:	2b05      	cmp	r3, #5
 80065a4:	d043      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	691b      	ldr	r3, [r3, #16]
 80065aa:	2b0c      	cmp	r3, #12
 80065ac:	d03f      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	2b06      	cmp	r3, #6
 80065b4:	d03b      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	2b03      	cmp	r3, #3
 80065bc:	d037      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	2b04      	cmp	r3, #4
 80065c4:	d033      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	2b05      	cmp	r3, #5
 80065cc:	d02f      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	2b06      	cmp	r3, #6
 80065d4:	d02b      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	691b      	ldr	r3, [r3, #16]
 80065da:	2b06      	cmp	r3, #6
 80065dc:	d027      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	2b07      	cmp	r3, #7
 80065e4:	d023      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	691b      	ldr	r3, [r3, #16]
 80065ea:	2b07      	cmp	r3, #7
 80065ec:	d01f      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	2b07      	cmp	r3, #7
 80065f4:	d01b      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	2b07      	cmp	r3, #7
 80065fc:	d017      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	691b      	ldr	r3, [r3, #16]
 8006602:	2b08      	cmp	r3, #8
 8006604:	d013      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	2b08      	cmp	r3, #8
 800660c:	d00f      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	691b      	ldr	r3, [r3, #16]
 8006612:	2b09      	cmp	r3, #9
 8006614:	d00b      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	2b0a      	cmp	r3, #10
 800661c:	d007      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	2b0a      	cmp	r3, #10
 8006624:	d003      	beq.n	800662e <HAL_GPIO_Init+0x41e>
 8006626:	21de      	movs	r1, #222	; 0xde
 8006628:	4880      	ldr	r0, [pc, #512]	; (800682c <HAL_GPIO_Init+0x61c>)
 800662a:	f7fe f9ba 	bl	80049a2 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	08da      	lsrs	r2, r3, #3
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	3208      	adds	r2, #8
 8006636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800663a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	f003 0307 	and.w	r3, r3, #7
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	220f      	movs	r2, #15
 8006646:	fa02 f303 	lsl.w	r3, r2, r3
 800664a:	43db      	mvns	r3, r3
 800664c:	69ba      	ldr	r2, [r7, #24]
 800664e:	4013      	ands	r3, r2
 8006650:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	691a      	ldr	r2, [r3, #16]
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	f003 0307 	and.w	r3, r3, #7
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	fa02 f303 	lsl.w	r3, r2, r3
 8006662:	69ba      	ldr	r2, [r7, #24]
 8006664:	4313      	orrs	r3, r2
 8006666:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	08da      	lsrs	r2, r3, #3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	3208      	adds	r2, #8
 8006670:	69b9      	ldr	r1, [r7, #24]
 8006672:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	005b      	lsls	r3, r3, #1
 8006680:	2203      	movs	r2, #3
 8006682:	fa02 f303 	lsl.w	r3, r2, r3
 8006686:	43db      	mvns	r3, r3
 8006688:	69ba      	ldr	r2, [r7, #24]
 800668a:	4013      	ands	r3, r2
 800668c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f003 0203 	and.w	r2, r3, #3
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	005b      	lsls	r3, r3, #1
 800669a:	fa02 f303 	lsl.w	r3, r2, r3
 800669e:	69ba      	ldr	r2, [r7, #24]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	69ba      	ldr	r2, [r7, #24]
 80066a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	f000 80ae 	beq.w	8006814 <HAL_GPIO_Init+0x604>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80066b8:	2300      	movs	r3, #0
 80066ba:	60fb      	str	r3, [r7, #12]
 80066bc:	4b5c      	ldr	r3, [pc, #368]	; (8006830 <HAL_GPIO_Init+0x620>)
 80066be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066c0:	4a5b      	ldr	r2, [pc, #364]	; (8006830 <HAL_GPIO_Init+0x620>)
 80066c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80066c6:	6453      	str	r3, [r2, #68]	; 0x44
 80066c8:	4b59      	ldr	r3, [pc, #356]	; (8006830 <HAL_GPIO_Init+0x620>)
 80066ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066d0:	60fb      	str	r3, [r7, #12]
 80066d2:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80066d4:	4a57      	ldr	r2, [pc, #348]	; (8006834 <HAL_GPIO_Init+0x624>)
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	089b      	lsrs	r3, r3, #2
 80066da:	3302      	adds	r3, #2
 80066dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	f003 0303 	and.w	r3, r3, #3
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	220f      	movs	r2, #15
 80066ec:	fa02 f303 	lsl.w	r3, r2, r3
 80066f0:	43db      	mvns	r3, r3
 80066f2:	69ba      	ldr	r2, [r7, #24]
 80066f4:	4013      	ands	r3, r2
 80066f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a4f      	ldr	r2, [pc, #316]	; (8006838 <HAL_GPIO_Init+0x628>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d025      	beq.n	800674c <HAL_GPIO_Init+0x53c>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a4e      	ldr	r2, [pc, #312]	; (800683c <HAL_GPIO_Init+0x62c>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d01f      	beq.n	8006748 <HAL_GPIO_Init+0x538>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a4d      	ldr	r2, [pc, #308]	; (8006840 <HAL_GPIO_Init+0x630>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d019      	beq.n	8006744 <HAL_GPIO_Init+0x534>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a4c      	ldr	r2, [pc, #304]	; (8006844 <HAL_GPIO_Init+0x634>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d013      	beq.n	8006740 <HAL_GPIO_Init+0x530>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a4b      	ldr	r2, [pc, #300]	; (8006848 <HAL_GPIO_Init+0x638>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d00d      	beq.n	800673c <HAL_GPIO_Init+0x52c>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a4a      	ldr	r2, [pc, #296]	; (800684c <HAL_GPIO_Init+0x63c>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d007      	beq.n	8006738 <HAL_GPIO_Init+0x528>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a49      	ldr	r2, [pc, #292]	; (8006850 <HAL_GPIO_Init+0x640>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d101      	bne.n	8006734 <HAL_GPIO_Init+0x524>
 8006730:	2306      	movs	r3, #6
 8006732:	e00c      	b.n	800674e <HAL_GPIO_Init+0x53e>
 8006734:	2307      	movs	r3, #7
 8006736:	e00a      	b.n	800674e <HAL_GPIO_Init+0x53e>
 8006738:	2305      	movs	r3, #5
 800673a:	e008      	b.n	800674e <HAL_GPIO_Init+0x53e>
 800673c:	2304      	movs	r3, #4
 800673e:	e006      	b.n	800674e <HAL_GPIO_Init+0x53e>
 8006740:	2303      	movs	r3, #3
 8006742:	e004      	b.n	800674e <HAL_GPIO_Init+0x53e>
 8006744:	2302      	movs	r3, #2
 8006746:	e002      	b.n	800674e <HAL_GPIO_Init+0x53e>
 8006748:	2301      	movs	r3, #1
 800674a:	e000      	b.n	800674e <HAL_GPIO_Init+0x53e>
 800674c:	2300      	movs	r3, #0
 800674e:	69fa      	ldr	r2, [r7, #28]
 8006750:	f002 0203 	and.w	r2, r2, #3
 8006754:	0092      	lsls	r2, r2, #2
 8006756:	4093      	lsls	r3, r2
 8006758:	69ba      	ldr	r2, [r7, #24]
 800675a:	4313      	orrs	r3, r2
 800675c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800675e:	4935      	ldr	r1, [pc, #212]	; (8006834 <HAL_GPIO_Init+0x624>)
 8006760:	69fb      	ldr	r3, [r7, #28]
 8006762:	089b      	lsrs	r3, r3, #2
 8006764:	3302      	adds	r3, #2
 8006766:	69ba      	ldr	r2, [r7, #24]
 8006768:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800676c:	4b39      	ldr	r3, [pc, #228]	; (8006854 <HAL_GPIO_Init+0x644>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	43db      	mvns	r3, r3
 8006776:	69ba      	ldr	r2, [r7, #24]
 8006778:	4013      	ands	r3, r2
 800677a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d003      	beq.n	8006790 <HAL_GPIO_Init+0x580>
        {
          temp |= iocurrent;
 8006788:	69ba      	ldr	r2, [r7, #24]
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	4313      	orrs	r3, r2
 800678e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006790:	4a30      	ldr	r2, [pc, #192]	; (8006854 <HAL_GPIO_Init+0x644>)
 8006792:	69bb      	ldr	r3, [r7, #24]
 8006794:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006796:	4b2f      	ldr	r3, [pc, #188]	; (8006854 <HAL_GPIO_Init+0x644>)
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	43db      	mvns	r3, r3
 80067a0:	69ba      	ldr	r2, [r7, #24]
 80067a2:	4013      	ands	r3, r2
 80067a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d003      	beq.n	80067ba <HAL_GPIO_Init+0x5aa>
        {
          temp |= iocurrent;
 80067b2:	69ba      	ldr	r2, [r7, #24]
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80067ba:	4a26      	ldr	r2, [pc, #152]	; (8006854 <HAL_GPIO_Init+0x644>)
 80067bc:	69bb      	ldr	r3, [r7, #24]
 80067be:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80067c0:	4b24      	ldr	r3, [pc, #144]	; (8006854 <HAL_GPIO_Init+0x644>)
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	43db      	mvns	r3, r3
 80067ca:	69ba      	ldr	r2, [r7, #24]
 80067cc:	4013      	ands	r3, r2
 80067ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d003      	beq.n	80067e4 <HAL_GPIO_Init+0x5d4>
        {
          temp |= iocurrent;
 80067dc:	69ba      	ldr	r2, [r7, #24]
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80067e4:	4a1b      	ldr	r2, [pc, #108]	; (8006854 <HAL_GPIO_Init+0x644>)
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80067ea:	4b1a      	ldr	r3, [pc, #104]	; (8006854 <HAL_GPIO_Init+0x644>)
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	43db      	mvns	r3, r3
 80067f4:	69ba      	ldr	r2, [r7, #24]
 80067f6:	4013      	ands	r3, r2
 80067f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006802:	2b00      	cmp	r3, #0
 8006804:	d003      	beq.n	800680e <HAL_GPIO_Init+0x5fe>
        {
          temp |= iocurrent;
 8006806:	69ba      	ldr	r2, [r7, #24]
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	4313      	orrs	r3, r2
 800680c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800680e:	4a11      	ldr	r2, [pc, #68]	; (8006854 <HAL_GPIO_Init+0x644>)
 8006810:	69bb      	ldr	r3, [r7, #24]
 8006812:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006814:	69fb      	ldr	r3, [r7, #28]
 8006816:	3301      	adds	r3, #1
 8006818:	61fb      	str	r3, [r7, #28]
 800681a:	69fb      	ldr	r3, [r7, #28]
 800681c:	2b0f      	cmp	r3, #15
 800681e:	f67f ad85 	bls.w	800632c <HAL_GPIO_Init+0x11c>
      }
    }
  }
}
 8006822:	bf00      	nop
 8006824:	bf00      	nop
 8006826:	3720      	adds	r7, #32
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	08012298 	.word	0x08012298
 8006830:	40023800 	.word	0x40023800
 8006834:	40013800 	.word	0x40013800
 8006838:	40020000 	.word	0x40020000
 800683c:	40020400 	.word	0x40020400
 8006840:	40020800 	.word	0x40020800
 8006844:	40020c00 	.word	0x40020c00
 8006848:	40021000 	.word	0x40021000
 800684c:	40021400 	.word	0x40021400
 8006850:	40021800 	.word	0x40021800
 8006854:	40013c00 	.word	0x40013c00

08006858 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	460b      	mov	r3, r1
 8006862:	807b      	strh	r3, [r7, #2]
 8006864:	4613      	mov	r3, r2
 8006866:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8006868:	887b      	ldrh	r3, [r7, #2]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d004      	beq.n	8006878 <HAL_GPIO_WritePin+0x20>
 800686e:	887b      	ldrh	r3, [r7, #2]
 8006870:	0c1b      	lsrs	r3, r3, #16
 8006872:	041b      	lsls	r3, r3, #16
 8006874:	2b00      	cmp	r3, #0
 8006876:	d004      	beq.n	8006882 <HAL_GPIO_WritePin+0x2a>
 8006878:	f240 119d 	movw	r1, #413	; 0x19d
 800687c:	480e      	ldr	r0, [pc, #56]	; (80068b8 <HAL_GPIO_WritePin+0x60>)
 800687e:	f7fe f890 	bl	80049a2 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8006882:	787b      	ldrb	r3, [r7, #1]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d007      	beq.n	8006898 <HAL_GPIO_WritePin+0x40>
 8006888:	787b      	ldrb	r3, [r7, #1]
 800688a:	2b01      	cmp	r3, #1
 800688c:	d004      	beq.n	8006898 <HAL_GPIO_WritePin+0x40>
 800688e:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8006892:	4809      	ldr	r0, [pc, #36]	; (80068b8 <HAL_GPIO_WritePin+0x60>)
 8006894:	f7fe f885 	bl	80049a2 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8006898:	787b      	ldrb	r3, [r7, #1]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d003      	beq.n	80068a6 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800689e:	887a      	ldrh	r2, [r7, #2]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80068a4:	e003      	b.n	80068ae <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80068a6:	887b      	ldrh	r3, [r7, #2]
 80068a8:	041a      	lsls	r2, r3, #16
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	619a      	str	r2, [r3, #24]
}
 80068ae:	bf00      	nop
 80068b0:	3708      	adds	r7, #8
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
 80068b6:	bf00      	nop
 80068b8:	08012298 	.word	0x08012298

080068bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	4603      	mov	r3, r0
 80068c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80068c6:	4b08      	ldr	r3, [pc, #32]	; (80068e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80068c8:	695a      	ldr	r2, [r3, #20]
 80068ca:	88fb      	ldrh	r3, [r7, #6]
 80068cc:	4013      	ands	r3, r2
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d006      	beq.n	80068e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80068d2:	4a05      	ldr	r2, [pc, #20]	; (80068e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80068d4:	88fb      	ldrh	r3, [r7, #6]
 80068d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80068d8:	88fb      	ldrh	r3, [r7, #6]
 80068da:	4618      	mov	r0, r3
 80068dc:	f7fe f840 	bl	8004960 <HAL_GPIO_EXTI_Callback>
  }
}
 80068e0:	bf00      	nop
 80068e2:	3708      	adds	r7, #8
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	40013c00 	.word	0x40013c00

080068ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e1be      	b.n	8006c7c <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a9f      	ldr	r2, [pc, #636]	; (8006b80 <HAL_I2C_Init+0x294>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d00e      	beq.n	8006926 <HAL_I2C_Init+0x3a>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a9d      	ldr	r2, [pc, #628]	; (8006b84 <HAL_I2C_Init+0x298>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d009      	beq.n	8006926 <HAL_I2C_Init+0x3a>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a9c      	ldr	r2, [pc, #624]	; (8006b88 <HAL_I2C_Init+0x29c>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d004      	beq.n	8006926 <HAL_I2C_Init+0x3a>
 800691c:	f240 11bf 	movw	r1, #447	; 0x1bf
 8006920:	489a      	ldr	r0, [pc, #616]	; (8006b8c <HAL_I2C_Init+0x2a0>)
 8006922:	f7fe f83e 	bl	80049a2 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d004      	beq.n	8006938 <HAL_I2C_Init+0x4c>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	4a97      	ldr	r2, [pc, #604]	; (8006b90 <HAL_I2C_Init+0x2a4>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d904      	bls.n	8006942 <HAL_I2C_Init+0x56>
 8006938:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800693c:	4893      	ldr	r0, [pc, #588]	; (8006b8c <HAL_I2C_Init+0x2a0>)
 800693e:	f7fe f830 	bl	80049a2 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d009      	beq.n	800695e <HAL_I2C_Init+0x72>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006952:	d004      	beq.n	800695e <HAL_I2C_Init+0x72>
 8006954:	f240 11c1 	movw	r1, #449	; 0x1c1
 8006958:	488c      	ldr	r0, [pc, #560]	; (8006b8c <HAL_I2C_Init+0x2a0>)
 800695a:	f7fe f822 	bl	80049a2 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	68db      	ldr	r3, [r3, #12]
 8006962:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006966:	f023 0303 	bic.w	r3, r3, #3
 800696a:	2b00      	cmp	r3, #0
 800696c:	d004      	beq.n	8006978 <HAL_I2C_Init+0x8c>
 800696e:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8006972:	4886      	ldr	r0, [pc, #536]	; (8006b8c <HAL_I2C_Init+0x2a0>)
 8006974:	f7fe f815 	bl	80049a2 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	691b      	ldr	r3, [r3, #16]
 800697c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006980:	d009      	beq.n	8006996 <HAL_I2C_Init+0xaa>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800698a:	d004      	beq.n	8006996 <HAL_I2C_Init+0xaa>
 800698c:	f240 11c3 	movw	r1, #451	; 0x1c3
 8006990:	487e      	ldr	r0, [pc, #504]	; (8006b8c <HAL_I2C_Init+0x2a0>)
 8006992:	f7fe f806 	bl	80049a2 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d008      	beq.n	80069b0 <HAL_I2C_Init+0xc4>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d004      	beq.n	80069b0 <HAL_I2C_Init+0xc4>
 80069a6:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 80069aa:	4878      	ldr	r0, [pc, #480]	; (8006b8c <HAL_I2C_Init+0x2a0>)
 80069ac:	f7fd fff9 	bl	80049a2 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d004      	beq.n	80069c6 <HAL_I2C_Init+0xda>
 80069bc:	f240 11c5 	movw	r1, #453	; 0x1c5
 80069c0:	4872      	ldr	r0, [pc, #456]	; (8006b8c <HAL_I2C_Init+0x2a0>)
 80069c2:	f7fd ffee 	bl	80049a2 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	69db      	ldr	r3, [r3, #28]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d008      	beq.n	80069e0 <HAL_I2C_Init+0xf4>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	69db      	ldr	r3, [r3, #28]
 80069d2:	2b40      	cmp	r3, #64	; 0x40
 80069d4:	d004      	beq.n	80069e0 <HAL_I2C_Init+0xf4>
 80069d6:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 80069da:	486c      	ldr	r0, [pc, #432]	; (8006b8c <HAL_I2C_Init+0x2a0>)
 80069dc:	f7fd ffe1 	bl	80049a2 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6a1b      	ldr	r3, [r3, #32]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d008      	beq.n	80069fa <HAL_I2C_Init+0x10e>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a1b      	ldr	r3, [r3, #32]
 80069ec:	2b80      	cmp	r3, #128	; 0x80
 80069ee:	d004      	beq.n	80069fa <HAL_I2C_Init+0x10e>
 80069f0:	f240 11c7 	movw	r1, #455	; 0x1c7
 80069f4:	4865      	ldr	r0, [pc, #404]	; (8006b8c <HAL_I2C_Init+0x2a0>)
 80069f6:	f7fd ffd4 	bl	80049a2 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d106      	bne.n	8006a14 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f7fd fffa 	bl	8004a08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2224      	movs	r2, #36	; 0x24
 8006a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f022 0201 	bic.w	r2, r2, #1
 8006a2a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a3a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006a4c:	f001 f96e 	bl	8007d2c <HAL_RCC_GetPCLK1Freq>
 8006a50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	4a4f      	ldr	r2, [pc, #316]	; (8006b94 <HAL_I2C_Init+0x2a8>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d807      	bhi.n	8006a6c <HAL_I2C_Init+0x180>
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	4a4e      	ldr	r2, [pc, #312]	; (8006b98 <HAL_I2C_Init+0x2ac>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	bf94      	ite	ls
 8006a64:	2301      	movls	r3, #1
 8006a66:	2300      	movhi	r3, #0
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	e006      	b.n	8006a7a <HAL_I2C_Init+0x18e>
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	4a4b      	ldr	r2, [pc, #300]	; (8006b9c <HAL_I2C_Init+0x2b0>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	bf94      	ite	ls
 8006a74:	2301      	movls	r3, #1
 8006a76:	2300      	movhi	r3, #0
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d001      	beq.n	8006a82 <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e0fc      	b.n	8006c7c <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	4a46      	ldr	r2, [pc, #280]	; (8006ba0 <HAL_I2C_Init+0x2b4>)
 8006a86:	fba2 2303 	umull	r2, r3, r2, r3
 8006a8a:	0c9b      	lsrs	r3, r3, #18
 8006a8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68ba      	ldr	r2, [r7, #8]
 8006a9e:	430a      	orrs	r2, r1
 8006aa0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6a1b      	ldr	r3, [r3, #32]
 8006aa8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	4a38      	ldr	r2, [pc, #224]	; (8006b94 <HAL_I2C_Init+0x2a8>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d802      	bhi.n	8006abc <HAL_I2C_Init+0x1d0>
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	3301      	adds	r3, #1
 8006aba:	e009      	b.n	8006ad0 <HAL_I2C_Init+0x1e4>
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006ac2:	fb02 f303 	mul.w	r3, r2, r3
 8006ac6:	4a37      	ldr	r2, [pc, #220]	; (8006ba4 <HAL_I2C_Init+0x2b8>)
 8006ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8006acc:	099b      	lsrs	r3, r3, #6
 8006ace:	3301      	adds	r3, #1
 8006ad0:	687a      	ldr	r2, [r7, #4]
 8006ad2:	6812      	ldr	r2, [r2, #0]
 8006ad4:	430b      	orrs	r3, r1
 8006ad6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	69db      	ldr	r3, [r3, #28]
 8006ade:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006ae2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	492a      	ldr	r1, [pc, #168]	; (8006b94 <HAL_I2C_Init+0x2a8>)
 8006aec:	428b      	cmp	r3, r1
 8006aee:	d819      	bhi.n	8006b24 <HAL_I2C_Init+0x238>
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	1e59      	subs	r1, r3, #1
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	005b      	lsls	r3, r3, #1
 8006afa:	fbb1 f3f3 	udiv	r3, r1, r3
 8006afe:	1c59      	adds	r1, r3, #1
 8006b00:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006b04:	400b      	ands	r3, r1
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d00a      	beq.n	8006b20 <HAL_I2C_Init+0x234>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	1e59      	subs	r1, r3, #1
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	005b      	lsls	r3, r3, #1
 8006b14:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b18:	3301      	adds	r3, #1
 8006b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b1e:	e066      	b.n	8006bee <HAL_I2C_Init+0x302>
 8006b20:	2304      	movs	r3, #4
 8006b22:	e064      	b.n	8006bee <HAL_I2C_Init+0x302>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d111      	bne.n	8006b50 <HAL_I2C_Init+0x264>
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	1e58      	subs	r0, r3, #1
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6859      	ldr	r1, [r3, #4]
 8006b34:	460b      	mov	r3, r1
 8006b36:	005b      	lsls	r3, r3, #1
 8006b38:	440b      	add	r3, r1
 8006b3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b3e:	3301      	adds	r3, #1
 8006b40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	bf0c      	ite	eq
 8006b48:	2301      	moveq	r3, #1
 8006b4a:	2300      	movne	r3, #0
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	e012      	b.n	8006b76 <HAL_I2C_Init+0x28a>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	1e58      	subs	r0, r3, #1
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6859      	ldr	r1, [r3, #4]
 8006b58:	460b      	mov	r3, r1
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	440b      	add	r3, r1
 8006b5e:	0099      	lsls	r1, r3, #2
 8006b60:	440b      	add	r3, r1
 8006b62:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b66:	3301      	adds	r3, #1
 8006b68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	bf0c      	ite	eq
 8006b70:	2301      	moveq	r3, #1
 8006b72:	2300      	movne	r3, #0
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d016      	beq.n	8006ba8 <HAL_I2C_Init+0x2bc>
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e037      	b.n	8006bee <HAL_I2C_Init+0x302>
 8006b7e:	bf00      	nop
 8006b80:	40005400 	.word	0x40005400
 8006b84:	40005800 	.word	0x40005800
 8006b88:	40005c00 	.word	0x40005c00
 8006b8c:	080122d4 	.word	0x080122d4
 8006b90:	00061a80 	.word	0x00061a80
 8006b94:	000186a0 	.word	0x000186a0
 8006b98:	001e847f 	.word	0x001e847f
 8006b9c:	003d08ff 	.word	0x003d08ff
 8006ba0:	431bde83 	.word	0x431bde83
 8006ba4:	10624dd3 	.word	0x10624dd3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d10e      	bne.n	8006bce <HAL_I2C_Init+0x2e2>
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	1e58      	subs	r0, r3, #1
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6859      	ldr	r1, [r3, #4]
 8006bb8:	460b      	mov	r3, r1
 8006bba:	005b      	lsls	r3, r3, #1
 8006bbc:	440b      	add	r3, r1
 8006bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bcc:	e00f      	b.n	8006bee <HAL_I2C_Init+0x302>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	1e58      	subs	r0, r3, #1
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6859      	ldr	r1, [r3, #4]
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	440b      	add	r3, r1
 8006bdc:	0099      	lsls	r1, r3, #2
 8006bde:	440b      	add	r3, r1
 8006be0:	fbb0 f3f3 	udiv	r3, r0, r3
 8006be4:	3301      	adds	r3, #1
 8006be6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006bee:	6879      	ldr	r1, [r7, #4]
 8006bf0:	6809      	ldr	r1, [r1, #0]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	69da      	ldr	r2, [r3, #28]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a1b      	ldr	r3, [r3, #32]
 8006c08:	431a      	orrs	r2, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006c1c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	6911      	ldr	r1, [r2, #16]
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	68d2      	ldr	r2, [r2, #12]
 8006c28:	4311      	orrs	r1, r2
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	6812      	ldr	r2, [r2, #0]
 8006c2e:	430b      	orrs	r3, r1
 8006c30:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	695a      	ldr	r2, [r3, #20]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	431a      	orrs	r2, r3
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	430a      	orrs	r2, r1
 8006c4c:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f042 0201 	orr.w	r2, r2, #1
 8006c5c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2220      	movs	r2, #32
 8006c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b088      	sub	sp, #32
 8006c88:	af02      	add	r7, sp, #8
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	607a      	str	r2, [r7, #4]
 8006c8e:	461a      	mov	r2, r3
 8006c90:	460b      	mov	r3, r1
 8006c92:	817b      	strh	r3, [r7, #10]
 8006c94:	4613      	mov	r3, r2
 8006c96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006c98:	f7fe fc60 	bl	800555c <HAL_GetTick>
 8006c9c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	2b20      	cmp	r3, #32
 8006ca8:	f040 80e0 	bne.w	8006e6c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	9300      	str	r3, [sp, #0]
 8006cb0:	2319      	movs	r3, #25
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	4970      	ldr	r1, [pc, #448]	; (8006e78 <HAL_I2C_Master_Transmit+0x1f4>)
 8006cb6:	68f8      	ldr	r0, [r7, #12]
 8006cb8:	f000 fc58 	bl	800756c <I2C_WaitOnFlagUntilTimeout>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d001      	beq.n	8006cc6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006cc2:	2302      	movs	r3, #2
 8006cc4:	e0d3      	b.n	8006e6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d101      	bne.n	8006cd4 <HAL_I2C_Master_Transmit+0x50>
 8006cd0:	2302      	movs	r3, #2
 8006cd2:	e0cc      	b.n	8006e6e <HAL_I2C_Master_Transmit+0x1ea>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d007      	beq.n	8006cfa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f042 0201 	orr.w	r2, r2, #1
 8006cf8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2221      	movs	r2, #33	; 0x21
 8006d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2210      	movs	r2, #16
 8006d16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	893a      	ldrh	r2, [r7, #8]
 8006d2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d30:	b29a      	uxth	r2, r3
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	4a50      	ldr	r2, [pc, #320]	; (8006e7c <HAL_I2C_Master_Transmit+0x1f8>)
 8006d3a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006d3c:	8979      	ldrh	r1, [r7, #10]
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	6a3a      	ldr	r2, [r7, #32]
 8006d42:	68f8      	ldr	r0, [r7, #12]
 8006d44:	f000 fac2 	bl	80072cc <I2C_MasterRequestWrite>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d001      	beq.n	8006d52 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e08d      	b.n	8006e6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d52:	2300      	movs	r3, #0
 8006d54:	613b      	str	r3, [r7, #16]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	695b      	ldr	r3, [r3, #20]
 8006d5c:	613b      	str	r3, [r7, #16]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	699b      	ldr	r3, [r3, #24]
 8006d64:	613b      	str	r3, [r7, #16]
 8006d66:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006d68:	e066      	b.n	8006e38 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d6a:	697a      	ldr	r2, [r7, #20]
 8006d6c:	6a39      	ldr	r1, [r7, #32]
 8006d6e:	68f8      	ldr	r0, [r7, #12]
 8006d70:	f000 fcd2 	bl	8007718 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d00d      	beq.n	8006d96 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d7e:	2b04      	cmp	r3, #4
 8006d80:	d107      	bne.n	8006d92 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e06b      	b.n	8006e6e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9a:	781a      	ldrb	r2, [r3, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da6:	1c5a      	adds	r2, r3, #1
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	3b01      	subs	r3, #1
 8006db4:	b29a      	uxth	r2, r3
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dbe:	3b01      	subs	r3, #1
 8006dc0:	b29a      	uxth	r2, r3
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	695b      	ldr	r3, [r3, #20]
 8006dcc:	f003 0304 	and.w	r3, r3, #4
 8006dd0:	2b04      	cmp	r3, #4
 8006dd2:	d11b      	bne.n	8006e0c <HAL_I2C_Master_Transmit+0x188>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d017      	beq.n	8006e0c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de0:	781a      	ldrb	r2, [r3, #0]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dec:	1c5a      	adds	r2, r3, #1
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e04:	3b01      	subs	r3, #1
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e0c:	697a      	ldr	r2, [r7, #20]
 8006e0e:	6a39      	ldr	r1, [r7, #32]
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f000 fcc2 	bl	800779a <I2C_WaitOnBTFFlagUntilTimeout>
 8006e16:	4603      	mov	r3, r0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00d      	beq.n	8006e38 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e20:	2b04      	cmp	r3, #4
 8006e22:	d107      	bne.n	8006e34 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e32:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	e01a      	b.n	8006e6e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d194      	bne.n	8006d6a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2220      	movs	r2, #32
 8006e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	e000      	b.n	8006e6e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006e6c:	2302      	movs	r3, #2
  }
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3718      	adds	r7, #24
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	00100002 	.word	0x00100002
 8006e7c:	ffff0000 	.word	0xffff0000

08006e80 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b08c      	sub	sp, #48	; 0x30
 8006e84:	af02      	add	r7, sp, #8
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	607a      	str	r2, [r7, #4]
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	460b      	mov	r3, r1
 8006e8e:	817b      	strh	r3, [r7, #10]
 8006e90:	4613      	mov	r3, r2
 8006e92:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006e94:	f7fe fb62 	bl	800555c <HAL_GetTick>
 8006e98:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	2b20      	cmp	r3, #32
 8006ea4:	f040 820b 	bne.w	80072be <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eaa:	9300      	str	r3, [sp, #0]
 8006eac:	2319      	movs	r3, #25
 8006eae:	2201      	movs	r2, #1
 8006eb0:	497c      	ldr	r1, [pc, #496]	; (80070a4 <HAL_I2C_Master_Receive+0x224>)
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f000 fb5a 	bl	800756c <I2C_WaitOnFlagUntilTimeout>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d001      	beq.n	8006ec2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006ebe:	2302      	movs	r3, #2
 8006ec0:	e1fe      	b.n	80072c0 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d101      	bne.n	8006ed0 <HAL_I2C_Master_Receive+0x50>
 8006ecc:	2302      	movs	r3, #2
 8006ece:	e1f7      	b.n	80072c0 <HAL_I2C_Master_Receive+0x440>
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f003 0301 	and.w	r3, r3, #1
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d007      	beq.n	8006ef6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f042 0201 	orr.w	r2, r2, #1
 8006ef4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006f04:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2222      	movs	r2, #34	; 0x22
 8006f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2210      	movs	r2, #16
 8006f12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	893a      	ldrh	r2, [r7, #8]
 8006f26:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f2c:	b29a      	uxth	r2, r3
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	4a5c      	ldr	r2, [pc, #368]	; (80070a8 <HAL_I2C_Master_Receive+0x228>)
 8006f36:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006f38:	8979      	ldrh	r1, [r7, #10]
 8006f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f000 fa46 	bl	80073d0 <I2C_MasterRequestRead>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d001      	beq.n	8006f4e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e1b8      	b.n	80072c0 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d113      	bne.n	8006f7e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f56:	2300      	movs	r3, #0
 8006f58:	623b      	str	r3, [r7, #32]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	695b      	ldr	r3, [r3, #20]
 8006f60:	623b      	str	r3, [r7, #32]
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	699b      	ldr	r3, [r3, #24]
 8006f68:	623b      	str	r3, [r7, #32]
 8006f6a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f7a:	601a      	str	r2, [r3, #0]
 8006f7c:	e18c      	b.n	8007298 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d11b      	bne.n	8006fbe <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f94:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f96:	2300      	movs	r3, #0
 8006f98:	61fb      	str	r3, [r7, #28]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	695b      	ldr	r3, [r3, #20]
 8006fa0:	61fb      	str	r3, [r7, #28]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	699b      	ldr	r3, [r3, #24]
 8006fa8:	61fb      	str	r3, [r7, #28]
 8006faa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fba:	601a      	str	r2, [r3, #0]
 8006fbc:	e16c      	b.n	8007298 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fc2:	2b02      	cmp	r3, #2
 8006fc4:	d11b      	bne.n	8006ffe <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fd4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006fe4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	61bb      	str	r3, [r7, #24]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	695b      	ldr	r3, [r3, #20]
 8006ff0:	61bb      	str	r3, [r7, #24]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	699b      	ldr	r3, [r3, #24]
 8006ff8:	61bb      	str	r3, [r7, #24]
 8006ffa:	69bb      	ldr	r3, [r7, #24]
 8006ffc:	e14c      	b.n	8007298 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800700c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800700e:	2300      	movs	r3, #0
 8007010:	617b      	str	r3, [r7, #20]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	695b      	ldr	r3, [r3, #20]
 8007018:	617b      	str	r3, [r7, #20]
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	699b      	ldr	r3, [r3, #24]
 8007020:	617b      	str	r3, [r7, #20]
 8007022:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007024:	e138      	b.n	8007298 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800702a:	2b03      	cmp	r3, #3
 800702c:	f200 80f1 	bhi.w	8007212 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007034:	2b01      	cmp	r3, #1
 8007036:	d123      	bne.n	8007080 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007038:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800703a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800703c:	68f8      	ldr	r0, [r7, #12]
 800703e:	f000 fbed 	bl	800781c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007042:	4603      	mov	r3, r0
 8007044:	2b00      	cmp	r3, #0
 8007046:	d001      	beq.n	800704c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	e139      	b.n	80072c0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	691a      	ldr	r2, [r3, #16]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007056:	b2d2      	uxtb	r2, r2
 8007058:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800705e:	1c5a      	adds	r2, r3, #1
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007068:	3b01      	subs	r3, #1
 800706a:	b29a      	uxth	r2, r3
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007074:	b29b      	uxth	r3, r3
 8007076:	3b01      	subs	r3, #1
 8007078:	b29a      	uxth	r2, r3
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800707e:	e10b      	b.n	8007298 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007084:	2b02      	cmp	r3, #2
 8007086:	d14e      	bne.n	8007126 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708a:	9300      	str	r3, [sp, #0]
 800708c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800708e:	2200      	movs	r2, #0
 8007090:	4906      	ldr	r1, [pc, #24]	; (80070ac <HAL_I2C_Master_Receive+0x22c>)
 8007092:	68f8      	ldr	r0, [r7, #12]
 8007094:	f000 fa6a 	bl	800756c <I2C_WaitOnFlagUntilTimeout>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d008      	beq.n	80070b0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e10e      	b.n	80072c0 <HAL_I2C_Master_Receive+0x440>
 80070a2:	bf00      	nop
 80070a4:	00100002 	.word	0x00100002
 80070a8:	ffff0000 	.word	0xffff0000
 80070ac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	691a      	ldr	r2, [r3, #16]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ca:	b2d2      	uxtb	r2, r2
 80070cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d2:	1c5a      	adds	r2, r3, #1
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070dc:	3b01      	subs	r3, #1
 80070de:	b29a      	uxth	r2, r3
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	3b01      	subs	r3, #1
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	691a      	ldr	r2, [r3, #16]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070fc:	b2d2      	uxtb	r2, r2
 80070fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007104:	1c5a      	adds	r2, r3, #1
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800710e:	3b01      	subs	r3, #1
 8007110:	b29a      	uxth	r2, r3
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800711a:	b29b      	uxth	r3, r3
 800711c:	3b01      	subs	r3, #1
 800711e:	b29a      	uxth	r2, r3
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007124:	e0b8      	b.n	8007298 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007128:	9300      	str	r3, [sp, #0]
 800712a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800712c:	2200      	movs	r2, #0
 800712e:	4966      	ldr	r1, [pc, #408]	; (80072c8 <HAL_I2C_Master_Receive+0x448>)
 8007130:	68f8      	ldr	r0, [r7, #12]
 8007132:	f000 fa1b 	bl	800756c <I2C_WaitOnFlagUntilTimeout>
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d001      	beq.n	8007140 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800713c:	2301      	movs	r3, #1
 800713e:	e0bf      	b.n	80072c0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800714e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	691a      	ldr	r2, [r3, #16]
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800715a:	b2d2      	uxtb	r2, r2
 800715c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007162:	1c5a      	adds	r2, r3, #1
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800716c:	3b01      	subs	r3, #1
 800716e:	b29a      	uxth	r2, r3
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007178:	b29b      	uxth	r3, r3
 800717a:	3b01      	subs	r3, #1
 800717c:	b29a      	uxth	r2, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007184:	9300      	str	r3, [sp, #0]
 8007186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007188:	2200      	movs	r2, #0
 800718a:	494f      	ldr	r1, [pc, #316]	; (80072c8 <HAL_I2C_Master_Receive+0x448>)
 800718c:	68f8      	ldr	r0, [r7, #12]
 800718e:	f000 f9ed 	bl	800756c <I2C_WaitOnFlagUntilTimeout>
 8007192:	4603      	mov	r3, r0
 8007194:	2b00      	cmp	r3, #0
 8007196:	d001      	beq.n	800719c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e091      	b.n	80072c0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	691a      	ldr	r2, [r3, #16]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b6:	b2d2      	uxtb	r2, r2
 80071b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071be:	1c5a      	adds	r2, r3, #1
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071c8:	3b01      	subs	r3, #1
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	3b01      	subs	r3, #1
 80071d8:	b29a      	uxth	r2, r3
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	691a      	ldr	r2, [r3, #16]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e8:	b2d2      	uxtb	r2, r2
 80071ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f0:	1c5a      	adds	r2, r3, #1
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071fa:	3b01      	subs	r3, #1
 80071fc:	b29a      	uxth	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007206:	b29b      	uxth	r3, r3
 8007208:	3b01      	subs	r3, #1
 800720a:	b29a      	uxth	r2, r3
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007210:	e042      	b.n	8007298 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007212:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007214:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007216:	68f8      	ldr	r0, [r7, #12]
 8007218:	f000 fb00 	bl	800781c <I2C_WaitOnRXNEFlagUntilTimeout>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d001      	beq.n	8007226 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	e04c      	b.n	80072c0 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	691a      	ldr	r2, [r3, #16]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007230:	b2d2      	uxtb	r2, r2
 8007232:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007238:	1c5a      	adds	r2, r3, #1
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007242:	3b01      	subs	r3, #1
 8007244:	b29a      	uxth	r2, r3
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800724e:	b29b      	uxth	r3, r3
 8007250:	3b01      	subs	r3, #1
 8007252:	b29a      	uxth	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	695b      	ldr	r3, [r3, #20]
 800725e:	f003 0304 	and.w	r3, r3, #4
 8007262:	2b04      	cmp	r3, #4
 8007264:	d118      	bne.n	8007298 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	691a      	ldr	r2, [r3, #16]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007270:	b2d2      	uxtb	r2, r2
 8007272:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007278:	1c5a      	adds	r2, r3, #1
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007282:	3b01      	subs	r3, #1
 8007284:	b29a      	uxth	r2, r3
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800728e:	b29b      	uxth	r3, r3
 8007290:	3b01      	subs	r3, #1
 8007292:	b29a      	uxth	r2, r3
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800729c:	2b00      	cmp	r3, #0
 800729e:	f47f aec2 	bne.w	8007026 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2220      	movs	r2, #32
 80072a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2200      	movs	r2, #0
 80072b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80072ba:	2300      	movs	r3, #0
 80072bc:	e000      	b.n	80072c0 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80072be:	2302      	movs	r3, #2
  }
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3728      	adds	r7, #40	; 0x28
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}
 80072c8:	00010004 	.word	0x00010004

080072cc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b088      	sub	sp, #32
 80072d0:	af02      	add	r7, sp, #8
 80072d2:	60f8      	str	r0, [r7, #12]
 80072d4:	607a      	str	r2, [r7, #4]
 80072d6:	603b      	str	r3, [r7, #0]
 80072d8:	460b      	mov	r3, r1
 80072da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072e0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	2b08      	cmp	r3, #8
 80072e6:	d006      	beq.n	80072f6 <I2C_MasterRequestWrite+0x2a>
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d003      	beq.n	80072f6 <I2C_MasterRequestWrite+0x2a>
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80072f4:	d108      	bne.n	8007308 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007304:	601a      	str	r2, [r3, #0]
 8007306:	e00b      	b.n	8007320 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800730c:	2b12      	cmp	r3, #18
 800730e:	d107      	bne.n	8007320 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800731e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	9300      	str	r3, [sp, #0]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800732c:	68f8      	ldr	r0, [r7, #12]
 800732e:	f000 f91d 	bl	800756c <I2C_WaitOnFlagUntilTimeout>
 8007332:	4603      	mov	r3, r0
 8007334:	2b00      	cmp	r3, #0
 8007336:	d00d      	beq.n	8007354 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007342:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007346:	d103      	bne.n	8007350 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800734e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	e035      	b.n	80073c0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800735c:	d108      	bne.n	8007370 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800735e:	897b      	ldrh	r3, [r7, #10]
 8007360:	b2db      	uxtb	r3, r3
 8007362:	461a      	mov	r2, r3
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800736c:	611a      	str	r2, [r3, #16]
 800736e:	e01b      	b.n	80073a8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007370:	897b      	ldrh	r3, [r7, #10]
 8007372:	11db      	asrs	r3, r3, #7
 8007374:	b2db      	uxtb	r3, r3
 8007376:	f003 0306 	and.w	r3, r3, #6
 800737a:	b2db      	uxtb	r3, r3
 800737c:	f063 030f 	orn	r3, r3, #15
 8007380:	b2da      	uxtb	r2, r3
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	490e      	ldr	r1, [pc, #56]	; (80073c8 <I2C_MasterRequestWrite+0xfc>)
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f000 f943 	bl	800761a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d001      	beq.n	800739e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e010      	b.n	80073c0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800739e:	897b      	ldrh	r3, [r7, #10]
 80073a0:	b2da      	uxtb	r2, r3
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	4907      	ldr	r1, [pc, #28]	; (80073cc <I2C_MasterRequestWrite+0x100>)
 80073ae:	68f8      	ldr	r0, [r7, #12]
 80073b0:	f000 f933 	bl	800761a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d001      	beq.n	80073be <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	e000      	b.n	80073c0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80073be:	2300      	movs	r3, #0
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3718      	adds	r7, #24
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	00010008 	.word	0x00010008
 80073cc:	00010002 	.word	0x00010002

080073d0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b088      	sub	sp, #32
 80073d4:	af02      	add	r7, sp, #8
 80073d6:	60f8      	str	r0, [r7, #12]
 80073d8:	607a      	str	r2, [r7, #4]
 80073da:	603b      	str	r3, [r7, #0]
 80073dc:	460b      	mov	r3, r1
 80073de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80073f4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2b08      	cmp	r3, #8
 80073fa:	d006      	beq.n	800740a <I2C_MasterRequestRead+0x3a>
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d003      	beq.n	800740a <I2C_MasterRequestRead+0x3a>
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007408:	d108      	bne.n	800741c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007418:	601a      	str	r2, [r3, #0]
 800741a:	e00b      	b.n	8007434 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007420:	2b11      	cmp	r3, #17
 8007422:	d107      	bne.n	8007434 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007432:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	9300      	str	r3, [sp, #0]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007440:	68f8      	ldr	r0, [r7, #12]
 8007442:	f000 f893 	bl	800756c <I2C_WaitOnFlagUntilTimeout>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00d      	beq.n	8007468 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800745a:	d103      	bne.n	8007464 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007462:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007464:	2303      	movs	r3, #3
 8007466:	e079      	b.n	800755c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	691b      	ldr	r3, [r3, #16]
 800746c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007470:	d108      	bne.n	8007484 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007472:	897b      	ldrh	r3, [r7, #10]
 8007474:	b2db      	uxtb	r3, r3
 8007476:	f043 0301 	orr.w	r3, r3, #1
 800747a:	b2da      	uxtb	r2, r3
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	611a      	str	r2, [r3, #16]
 8007482:	e05f      	b.n	8007544 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007484:	897b      	ldrh	r3, [r7, #10]
 8007486:	11db      	asrs	r3, r3, #7
 8007488:	b2db      	uxtb	r3, r3
 800748a:	f003 0306 	and.w	r3, r3, #6
 800748e:	b2db      	uxtb	r3, r3
 8007490:	f063 030f 	orn	r3, r3, #15
 8007494:	b2da      	uxtb	r2, r3
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	4930      	ldr	r1, [pc, #192]	; (8007564 <I2C_MasterRequestRead+0x194>)
 80074a2:	68f8      	ldr	r0, [r7, #12]
 80074a4:	f000 f8b9 	bl	800761a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d001      	beq.n	80074b2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e054      	b.n	800755c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80074b2:	897b      	ldrh	r3, [r7, #10]
 80074b4:	b2da      	uxtb	r2, r3
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	4929      	ldr	r1, [pc, #164]	; (8007568 <I2C_MasterRequestRead+0x198>)
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f000 f8a9 	bl	800761a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d001      	beq.n	80074d2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e044      	b.n	800755c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074d2:	2300      	movs	r3, #0
 80074d4:	613b      	str	r3, [r7, #16]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	695b      	ldr	r3, [r3, #20]
 80074dc:	613b      	str	r3, [r7, #16]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	699b      	ldr	r3, [r3, #24]
 80074e4:	613b      	str	r3, [r7, #16]
 80074e6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074f6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f000 f831 	bl	800756c <I2C_WaitOnFlagUntilTimeout>
 800750a:	4603      	mov	r3, r0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d00d      	beq.n	800752c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800751a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800751e:	d103      	bne.n	8007528 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007526:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8007528:	2303      	movs	r3, #3
 800752a:	e017      	b.n	800755c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800752c:	897b      	ldrh	r3, [r7, #10]
 800752e:	11db      	asrs	r3, r3, #7
 8007530:	b2db      	uxtb	r3, r3
 8007532:	f003 0306 	and.w	r3, r3, #6
 8007536:	b2db      	uxtb	r3, r3
 8007538:	f063 030e 	orn	r3, r3, #14
 800753c:	b2da      	uxtb	r2, r3
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	4907      	ldr	r1, [pc, #28]	; (8007568 <I2C_MasterRequestRead+0x198>)
 800754a:	68f8      	ldr	r0, [r7, #12]
 800754c:	f000 f865 	bl	800761a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d001      	beq.n	800755a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	e000      	b.n	800755c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800755a:	2300      	movs	r3, #0
}
 800755c:	4618      	mov	r0, r3
 800755e:	3718      	adds	r7, #24
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}
 8007564:	00010008 	.word	0x00010008
 8007568:	00010002 	.word	0x00010002

0800756c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	603b      	str	r3, [r7, #0]
 8007578:	4613      	mov	r3, r2
 800757a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800757c:	e025      	b.n	80075ca <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007584:	d021      	beq.n	80075ca <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007586:	f7fd ffe9 	bl	800555c <HAL_GetTick>
 800758a:	4602      	mov	r2, r0
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	683a      	ldr	r2, [r7, #0]
 8007592:	429a      	cmp	r2, r3
 8007594:	d302      	bcc.n	800759c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d116      	bne.n	80075ca <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2200      	movs	r2, #0
 80075a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2220      	movs	r2, #32
 80075a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b6:	f043 0220 	orr.w	r2, r3, #32
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2200      	movs	r2, #0
 80075c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e023      	b.n	8007612 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	0c1b      	lsrs	r3, r3, #16
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d10d      	bne.n	80075f0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	695b      	ldr	r3, [r3, #20]
 80075da:	43da      	mvns	r2, r3
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	4013      	ands	r3, r2
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	bf0c      	ite	eq
 80075e6:	2301      	moveq	r3, #1
 80075e8:	2300      	movne	r3, #0
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	461a      	mov	r2, r3
 80075ee:	e00c      	b.n	800760a <I2C_WaitOnFlagUntilTimeout+0x9e>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	699b      	ldr	r3, [r3, #24]
 80075f6:	43da      	mvns	r2, r3
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	4013      	ands	r3, r2
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	2b00      	cmp	r3, #0
 8007600:	bf0c      	ite	eq
 8007602:	2301      	moveq	r3, #1
 8007604:	2300      	movne	r3, #0
 8007606:	b2db      	uxtb	r3, r3
 8007608:	461a      	mov	r2, r3
 800760a:	79fb      	ldrb	r3, [r7, #7]
 800760c:	429a      	cmp	r2, r3
 800760e:	d0b6      	beq.n	800757e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007610:	2300      	movs	r3, #0
}
 8007612:	4618      	mov	r0, r3
 8007614:	3710      	adds	r7, #16
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}

0800761a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800761a:	b580      	push	{r7, lr}
 800761c:	b084      	sub	sp, #16
 800761e:	af00      	add	r7, sp, #0
 8007620:	60f8      	str	r0, [r7, #12]
 8007622:	60b9      	str	r1, [r7, #8]
 8007624:	607a      	str	r2, [r7, #4]
 8007626:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007628:	e051      	b.n	80076ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	695b      	ldr	r3, [r3, #20]
 8007630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007634:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007638:	d123      	bne.n	8007682 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007648:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007652:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2200      	movs	r2, #0
 8007658:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2220      	movs	r2, #32
 800765e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766e:	f043 0204 	orr.w	r2, r3, #4
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2200      	movs	r2, #0
 800767a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	e046      	b.n	8007710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007688:	d021      	beq.n	80076ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800768a:	f7fd ff67 	bl	800555c <HAL_GetTick>
 800768e:	4602      	mov	r2, r0
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	1ad3      	subs	r3, r2, r3
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	429a      	cmp	r2, r3
 8007698:	d302      	bcc.n	80076a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d116      	bne.n	80076ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2200      	movs	r2, #0
 80076a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2220      	movs	r2, #32
 80076aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ba:	f043 0220 	orr.w	r2, r3, #32
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	e020      	b.n	8007710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	0c1b      	lsrs	r3, r3, #16
 80076d2:	b2db      	uxtb	r3, r3
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d10c      	bne.n	80076f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	695b      	ldr	r3, [r3, #20]
 80076de:	43da      	mvns	r2, r3
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	4013      	ands	r3, r2
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	bf14      	ite	ne
 80076ea:	2301      	movne	r3, #1
 80076ec:	2300      	moveq	r3, #0
 80076ee:	b2db      	uxtb	r3, r3
 80076f0:	e00b      	b.n	800770a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	699b      	ldr	r3, [r3, #24]
 80076f8:	43da      	mvns	r2, r3
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	4013      	ands	r3, r2
 80076fe:	b29b      	uxth	r3, r3
 8007700:	2b00      	cmp	r3, #0
 8007702:	bf14      	ite	ne
 8007704:	2301      	movne	r3, #1
 8007706:	2300      	moveq	r3, #0
 8007708:	b2db      	uxtb	r3, r3
 800770a:	2b00      	cmp	r3, #0
 800770c:	d18d      	bne.n	800762a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800770e:	2300      	movs	r3, #0
}
 8007710:	4618      	mov	r0, r3
 8007712:	3710      	adds	r7, #16
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}

08007718 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	60f8      	str	r0, [r7, #12]
 8007720:	60b9      	str	r1, [r7, #8]
 8007722:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007724:	e02d      	b.n	8007782 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007726:	68f8      	ldr	r0, [r7, #12]
 8007728:	f000 f8ce 	bl	80078c8 <I2C_IsAcknowledgeFailed>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d001      	beq.n	8007736 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e02d      	b.n	8007792 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800773c:	d021      	beq.n	8007782 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800773e:	f7fd ff0d 	bl	800555c <HAL_GetTick>
 8007742:	4602      	mov	r2, r0
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	1ad3      	subs	r3, r2, r3
 8007748:	68ba      	ldr	r2, [r7, #8]
 800774a:	429a      	cmp	r2, r3
 800774c:	d302      	bcc.n	8007754 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d116      	bne.n	8007782 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2220      	movs	r2, #32
 800775e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2200      	movs	r2, #0
 8007766:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800776e:	f043 0220 	orr.w	r2, r3, #32
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2200      	movs	r2, #0
 800777a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	e007      	b.n	8007792 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	695b      	ldr	r3, [r3, #20]
 8007788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800778c:	2b80      	cmp	r3, #128	; 0x80
 800778e:	d1ca      	bne.n	8007726 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	3710      	adds	r7, #16
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}

0800779a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800779a:	b580      	push	{r7, lr}
 800779c:	b084      	sub	sp, #16
 800779e:	af00      	add	r7, sp, #0
 80077a0:	60f8      	str	r0, [r7, #12]
 80077a2:	60b9      	str	r1, [r7, #8]
 80077a4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80077a6:	e02d      	b.n	8007804 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80077a8:	68f8      	ldr	r0, [r7, #12]
 80077aa:	f000 f88d 	bl	80078c8 <I2C_IsAcknowledgeFailed>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d001      	beq.n	80077b8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e02d      	b.n	8007814 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077be:	d021      	beq.n	8007804 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077c0:	f7fd fecc 	bl	800555c <HAL_GetTick>
 80077c4:	4602      	mov	r2, r0
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	1ad3      	subs	r3, r2, r3
 80077ca:	68ba      	ldr	r2, [r7, #8]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d302      	bcc.n	80077d6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d116      	bne.n	8007804 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2200      	movs	r2, #0
 80077da:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2220      	movs	r2, #32
 80077e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077f0:	f043 0220 	orr.w	r2, r3, #32
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2200      	movs	r2, #0
 80077fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007800:	2301      	movs	r3, #1
 8007802:	e007      	b.n	8007814 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	695b      	ldr	r3, [r3, #20]
 800780a:	f003 0304 	and.w	r3, r3, #4
 800780e:	2b04      	cmp	r3, #4
 8007810:	d1ca      	bne.n	80077a8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007812:	2300      	movs	r3, #0
}
 8007814:	4618      	mov	r0, r3
 8007816:	3710      	adds	r7, #16
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	60f8      	str	r0, [r7, #12]
 8007824:	60b9      	str	r1, [r7, #8]
 8007826:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007828:	e042      	b.n	80078b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	695b      	ldr	r3, [r3, #20]
 8007830:	f003 0310 	and.w	r3, r3, #16
 8007834:	2b10      	cmp	r3, #16
 8007836:	d119      	bne.n	800786c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f06f 0210 	mvn.w	r2, #16
 8007840:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2200      	movs	r2, #0
 8007846:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2220      	movs	r2, #32
 800784c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2200      	movs	r2, #0
 8007854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	e029      	b.n	80078c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800786c:	f7fd fe76 	bl	800555c <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	68ba      	ldr	r2, [r7, #8]
 8007878:	429a      	cmp	r2, r3
 800787a:	d302      	bcc.n	8007882 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d116      	bne.n	80078b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2200      	movs	r2, #0
 8007886:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2220      	movs	r2, #32
 800788c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2200      	movs	r2, #0
 8007894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800789c:	f043 0220 	orr.w	r2, r3, #32
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2200      	movs	r2, #0
 80078a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80078ac:	2301      	movs	r3, #1
 80078ae:	e007      	b.n	80078c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	695b      	ldr	r3, [r3, #20]
 80078b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ba:	2b40      	cmp	r3, #64	; 0x40
 80078bc:	d1b5      	bne.n	800782a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3710      	adds	r7, #16
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	695b      	ldr	r3, [r3, #20]
 80078d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078de:	d11b      	bne.n	8007918 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80078e8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2220      	movs	r2, #32
 80078f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007904:	f043 0204 	orr.w	r2, r3, #4
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	e000      	b.n	800791a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007918:	2300      	movs	r3, #0
}
 800791a:	4618      	mov	r0, r3
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr
	...

08007928 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b082      	sub	sp, #8
 800792c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800792e:	2300      	movs	r3, #0
 8007930:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007932:	2300      	movs	r3, #0
 8007934:	603b      	str	r3, [r7, #0]
 8007936:	4b20      	ldr	r3, [pc, #128]	; (80079b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8007938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800793a:	4a1f      	ldr	r2, [pc, #124]	; (80079b8 <HAL_PWREx_EnableOverDrive+0x90>)
 800793c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007940:	6413      	str	r3, [r2, #64]	; 0x40
 8007942:	4b1d      	ldr	r3, [pc, #116]	; (80079b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8007944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800794a:	603b      	str	r3, [r7, #0]
 800794c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800794e:	4b1b      	ldr	r3, [pc, #108]	; (80079bc <HAL_PWREx_EnableOverDrive+0x94>)
 8007950:	2201      	movs	r2, #1
 8007952:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007954:	f7fd fe02 	bl	800555c <HAL_GetTick>
 8007958:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800795a:	e009      	b.n	8007970 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800795c:	f7fd fdfe 	bl	800555c <HAL_GetTick>
 8007960:	4602      	mov	r2, r0
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	1ad3      	subs	r3, r2, r3
 8007966:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800796a:	d901      	bls.n	8007970 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800796c:	2303      	movs	r3, #3
 800796e:	e01f      	b.n	80079b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007970:	4b13      	ldr	r3, [pc, #76]	; (80079c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007978:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800797c:	d1ee      	bne.n	800795c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800797e:	4b11      	ldr	r3, [pc, #68]	; (80079c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007980:	2201      	movs	r2, #1
 8007982:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007984:	f7fd fdea 	bl	800555c <HAL_GetTick>
 8007988:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800798a:	e009      	b.n	80079a0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800798c:	f7fd fde6 	bl	800555c <HAL_GetTick>
 8007990:	4602      	mov	r2, r0
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800799a:	d901      	bls.n	80079a0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800799c:	2303      	movs	r3, #3
 800799e:	e007      	b.n	80079b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80079a0:	4b07      	ldr	r3, [pc, #28]	; (80079c0 <HAL_PWREx_EnableOverDrive+0x98>)
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80079ac:	d1ee      	bne.n	800798c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80079ae:	2300      	movs	r3, #0
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3708      	adds	r7, #8
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}
 80079b8:	40023800 	.word	0x40023800
 80079bc:	420e0040 	.word	0x420e0040
 80079c0:	40007000 	.word	0x40007000
 80079c4:	420e0044 	.word	0x420e0044

080079c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b084      	sub	sp, #16
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d101      	bne.n	80079dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079d8:	2301      	movs	r3, #1
 80079da:	e18c      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d003      	beq.n	80079ec <HAL_RCC_ClockConfig+0x24>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	2b0f      	cmp	r3, #15
 80079ea:	d904      	bls.n	80079f6 <HAL_RCC_ClockConfig+0x2e>
 80079ec:	f44f 7117 	mov.w	r1, #604	; 0x25c
 80079f0:	4887      	ldr	r0, [pc, #540]	; (8007c10 <HAL_RCC_ClockConfig+0x248>)
 80079f2:	f7fc ffd6 	bl	80049a2 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d031      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d02e      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	2b02      	cmp	r3, #2
 8007a06:	d02b      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	2b03      	cmp	r3, #3
 8007a0c:	d028      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	2b04      	cmp	r3, #4
 8007a12:	d025      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	2b05      	cmp	r3, #5
 8007a18:	d022      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	2b06      	cmp	r3, #6
 8007a1e:	d01f      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	2b07      	cmp	r3, #7
 8007a24:	d01c      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	2b08      	cmp	r3, #8
 8007a2a:	d019      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	2b09      	cmp	r3, #9
 8007a30:	d016      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	2b0a      	cmp	r3, #10
 8007a36:	d013      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	2b0b      	cmp	r3, #11
 8007a3c:	d010      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	2b0c      	cmp	r3, #12
 8007a42:	d00d      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	2b0d      	cmp	r3, #13
 8007a48:	d00a      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	2b0e      	cmp	r3, #14
 8007a4e:	d007      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	2b0f      	cmp	r3, #15
 8007a54:	d004      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x98>
 8007a56:	f240 215d 	movw	r1, #605	; 0x25d
 8007a5a:	486d      	ldr	r0, [pc, #436]	; (8007c10 <HAL_RCC_ClockConfig+0x248>)
 8007a5c:	f7fc ffa1 	bl	80049a2 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007a60:	4b6c      	ldr	r3, [pc, #432]	; (8007c14 <HAL_RCC_ClockConfig+0x24c>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 030f 	and.w	r3, r3, #15
 8007a68:	683a      	ldr	r2, [r7, #0]
 8007a6a:	429a      	cmp	r2, r3
 8007a6c:	d90c      	bls.n	8007a88 <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a6e:	4b69      	ldr	r3, [pc, #420]	; (8007c14 <HAL_RCC_ClockConfig+0x24c>)
 8007a70:	683a      	ldr	r2, [r7, #0]
 8007a72:	b2d2      	uxtb	r2, r2
 8007a74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a76:	4b67      	ldr	r3, [pc, #412]	; (8007c14 <HAL_RCC_ClockConfig+0x24c>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 030f 	and.w	r3, r3, #15
 8007a7e:	683a      	ldr	r2, [r7, #0]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d001      	beq.n	8007a88 <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 8007a84:	2301      	movs	r3, #1
 8007a86:	e136      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f003 0302 	and.w	r3, r3, #2
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d049      	beq.n	8007b28 <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f003 0304 	and.w	r3, r3, #4
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d005      	beq.n	8007aac <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007aa0:	4b5d      	ldr	r3, [pc, #372]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	4a5c      	ldr	r2, [pc, #368]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007aa6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007aaa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 0308 	and.w	r3, r3, #8
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d005      	beq.n	8007ac4 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007ab8:	4b57      	ldr	r3, [pc, #348]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	4a56      	ldr	r2, [pc, #344]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007abe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007ac2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d024      	beq.n	8007b16 <HAL_RCC_ClockConfig+0x14e>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	2b80      	cmp	r3, #128	; 0x80
 8007ad2:	d020      	beq.n	8007b16 <HAL_RCC_ClockConfig+0x14e>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	2b90      	cmp	r3, #144	; 0x90
 8007ada:	d01c      	beq.n	8007b16 <HAL_RCC_ClockConfig+0x14e>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	2ba0      	cmp	r3, #160	; 0xa0
 8007ae2:	d018      	beq.n	8007b16 <HAL_RCC_ClockConfig+0x14e>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	2bb0      	cmp	r3, #176	; 0xb0
 8007aea:	d014      	beq.n	8007b16 <HAL_RCC_ClockConfig+0x14e>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	2bc0      	cmp	r3, #192	; 0xc0
 8007af2:	d010      	beq.n	8007b16 <HAL_RCC_ClockConfig+0x14e>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	2bd0      	cmp	r3, #208	; 0xd0
 8007afa:	d00c      	beq.n	8007b16 <HAL_RCC_ClockConfig+0x14e>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	2be0      	cmp	r3, #224	; 0xe0
 8007b02:	d008      	beq.n	8007b16 <HAL_RCC_ClockConfig+0x14e>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	2bf0      	cmp	r3, #240	; 0xf0
 8007b0a:	d004      	beq.n	8007b16 <HAL_RCC_ClockConfig+0x14e>
 8007b0c:	f44f 7120 	mov.w	r1, #640	; 0x280
 8007b10:	483f      	ldr	r0, [pc, #252]	; (8007c10 <HAL_RCC_ClockConfig+0x248>)
 8007b12:	f7fc ff46 	bl	80049a2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b16:	4b40      	ldr	r3, [pc, #256]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	493d      	ldr	r1, [pc, #244]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007b24:	4313      	orrs	r3, r2
 8007b26:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 0301 	and.w	r3, r3, #1
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d059      	beq.n	8007be8 <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d010      	beq.n	8007b5e <HAL_RCC_ClockConfig+0x196>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d00c      	beq.n	8007b5e <HAL_RCC_ClockConfig+0x196>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	d008      	beq.n	8007b5e <HAL_RCC_ClockConfig+0x196>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	2b03      	cmp	r3, #3
 8007b52:	d004      	beq.n	8007b5e <HAL_RCC_ClockConfig+0x196>
 8007b54:	f240 2187 	movw	r1, #647	; 0x287
 8007b58:	482d      	ldr	r0, [pc, #180]	; (8007c10 <HAL_RCC_ClockConfig+0x248>)
 8007b5a:	f7fc ff22 	bl	80049a2 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	685b      	ldr	r3, [r3, #4]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d107      	bne.n	8007b76 <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b66:	4b2c      	ldr	r3, [pc, #176]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d119      	bne.n	8007ba6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8007b72:	2301      	movs	r3, #1
 8007b74:	e0bf      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	2b02      	cmp	r3, #2
 8007b7c:	d003      	beq.n	8007b86 <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b82:	2b03      	cmp	r3, #3
 8007b84:	d107      	bne.n	8007b96 <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b86:	4b24      	ldr	r3, [pc, #144]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d109      	bne.n	8007ba6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e0af      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b96:	4b20      	ldr	r3, [pc, #128]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f003 0302 	and.w	r3, r3, #2
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d101      	bne.n	8007ba6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	e0a7      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ba6:	4b1c      	ldr	r3, [pc, #112]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	f023 0203 	bic.w	r2, r3, #3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	4919      	ldr	r1, [pc, #100]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007bb8:	f7fd fcd0 	bl	800555c <HAL_GetTick>
 8007bbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bbe:	e00a      	b.n	8007bd6 <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bc0:	f7fd fccc 	bl	800555c <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d901      	bls.n	8007bd6 <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e08f      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bd6:	4b10      	ldr	r3, [pc, #64]	; (8007c18 <HAL_RCC_ClockConfig+0x250>)
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	f003 020c 	and.w	r2, r3, #12
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	009b      	lsls	r3, r3, #2
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d1eb      	bne.n	8007bc0 <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007be8:	4b0a      	ldr	r3, [pc, #40]	; (8007c14 <HAL_RCC_ClockConfig+0x24c>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f003 030f 	and.w	r3, r3, #15
 8007bf0:	683a      	ldr	r2, [r7, #0]
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	d212      	bcs.n	8007c1c <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bf6:	4b07      	ldr	r3, [pc, #28]	; (8007c14 <HAL_RCC_ClockConfig+0x24c>)
 8007bf8:	683a      	ldr	r2, [r7, #0]
 8007bfa:	b2d2      	uxtb	r2, r2
 8007bfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bfe:	4b05      	ldr	r3, [pc, #20]	; (8007c14 <HAL_RCC_ClockConfig+0x24c>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 030f 	and.w	r3, r3, #15
 8007c06:	683a      	ldr	r2, [r7, #0]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d007      	beq.n	8007c1c <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e072      	b.n	8007cf6 <HAL_RCC_ClockConfig+0x32e>
 8007c10:	0801230c 	.word	0x0801230c
 8007c14:	40023c00 	.word	0x40023c00
 8007c18:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0304 	and.w	r3, r3, #4
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d025      	beq.n	8007c74 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d018      	beq.n	8007c62 <HAL_RCC_ClockConfig+0x29a>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	68db      	ldr	r3, [r3, #12]
 8007c34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c38:	d013      	beq.n	8007c62 <HAL_RCC_ClockConfig+0x29a>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	68db      	ldr	r3, [r3, #12]
 8007c3e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007c42:	d00e      	beq.n	8007c62 <HAL_RCC_ClockConfig+0x29a>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8007c4c:	d009      	beq.n	8007c62 <HAL_RCC_ClockConfig+0x29a>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8007c56:	d004      	beq.n	8007c62 <HAL_RCC_ClockConfig+0x29a>
 8007c58:	f240 21c5 	movw	r1, #709	; 0x2c5
 8007c5c:	4828      	ldr	r0, [pc, #160]	; (8007d00 <HAL_RCC_ClockConfig+0x338>)
 8007c5e:	f7fc fea0 	bl	80049a2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c62:	4b28      	ldr	r3, [pc, #160]	; (8007d04 <HAL_RCC_ClockConfig+0x33c>)
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	68db      	ldr	r3, [r3, #12]
 8007c6e:	4925      	ldr	r1, [pc, #148]	; (8007d04 <HAL_RCC_ClockConfig+0x33c>)
 8007c70:	4313      	orrs	r3, r2
 8007c72:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 0308 	and.w	r3, r3, #8
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d026      	beq.n	8007cce <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d018      	beq.n	8007cba <HAL_RCC_ClockConfig+0x2f2>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	691b      	ldr	r3, [r3, #16]
 8007c8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c90:	d013      	beq.n	8007cba <HAL_RCC_ClockConfig+0x2f2>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	691b      	ldr	r3, [r3, #16]
 8007c96:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007c9a:	d00e      	beq.n	8007cba <HAL_RCC_ClockConfig+0x2f2>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	691b      	ldr	r3, [r3, #16]
 8007ca0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8007ca4:	d009      	beq.n	8007cba <HAL_RCC_ClockConfig+0x2f2>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	691b      	ldr	r3, [r3, #16]
 8007caa:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8007cae:	d004      	beq.n	8007cba <HAL_RCC_ClockConfig+0x2f2>
 8007cb0:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8007cb4:	4812      	ldr	r0, [pc, #72]	; (8007d00 <HAL_RCC_ClockConfig+0x338>)
 8007cb6:	f7fc fe74 	bl	80049a2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007cba:	4b12      	ldr	r3, [pc, #72]	; (8007d04 <HAL_RCC_ClockConfig+0x33c>)
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	691b      	ldr	r3, [r3, #16]
 8007cc6:	00db      	lsls	r3, r3, #3
 8007cc8:	490e      	ldr	r1, [pc, #56]	; (8007d04 <HAL_RCC_ClockConfig+0x33c>)
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007cce:	f000 f855 	bl	8007d7c <HAL_RCC_GetSysClockFreq>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	4b0b      	ldr	r3, [pc, #44]	; (8007d04 <HAL_RCC_ClockConfig+0x33c>)
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	091b      	lsrs	r3, r3, #4
 8007cda:	f003 030f 	and.w	r3, r3, #15
 8007cde:	490a      	ldr	r1, [pc, #40]	; (8007d08 <HAL_RCC_ClockConfig+0x340>)
 8007ce0:	5ccb      	ldrb	r3, [r1, r3]
 8007ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ce6:	4a09      	ldr	r2, [pc, #36]	; (8007d0c <HAL_RCC_ClockConfig+0x344>)
 8007ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007cea:	4b09      	ldr	r3, [pc, #36]	; (8007d10 <HAL_RCC_ClockConfig+0x348>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4618      	mov	r0, r3
 8007cf0:	f7fd fbf0 	bl	80054d4 <HAL_InitTick>

  return HAL_OK;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3710      	adds	r7, #16
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
 8007cfe:	bf00      	nop
 8007d00:	0801230c 	.word	0x0801230c
 8007d04:	40023800 	.word	0x40023800
 8007d08:	080124c4 	.word	0x080124c4
 8007d0c:	200001bc 	.word	0x200001bc
 8007d10:	200001c0 	.word	0x200001c0

08007d14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d14:	b480      	push	{r7}
 8007d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d18:	4b03      	ldr	r3, [pc, #12]	; (8007d28 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop
 8007d28:	200001bc 	.word	0x200001bc

08007d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007d30:	f7ff fff0 	bl	8007d14 <HAL_RCC_GetHCLKFreq>
 8007d34:	4602      	mov	r2, r0
 8007d36:	4b05      	ldr	r3, [pc, #20]	; (8007d4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	0a9b      	lsrs	r3, r3, #10
 8007d3c:	f003 0307 	and.w	r3, r3, #7
 8007d40:	4903      	ldr	r1, [pc, #12]	; (8007d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d42:	5ccb      	ldrb	r3, [r1, r3]
 8007d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	bd80      	pop	{r7, pc}
 8007d4c:	40023800 	.word	0x40023800
 8007d50:	080124d4 	.word	0x080124d4

08007d54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007d58:	f7ff ffdc 	bl	8007d14 <HAL_RCC_GetHCLKFreq>
 8007d5c:	4602      	mov	r2, r0
 8007d5e:	4b05      	ldr	r3, [pc, #20]	; (8007d74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	0b5b      	lsrs	r3, r3, #13
 8007d64:	f003 0307 	and.w	r3, r3, #7
 8007d68:	4903      	ldr	r1, [pc, #12]	; (8007d78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d6a:	5ccb      	ldrb	r3, [r1, r3]
 8007d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	bd80      	pop	{r7, pc}
 8007d74:	40023800 	.word	0x40023800
 8007d78:	080124d4 	.word	0x080124d4

08007d7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d80:	b088      	sub	sp, #32
 8007d82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007d84:	2300      	movs	r3, #0
 8007d86:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8007d90:	2300      	movs	r3, #0
 8007d92:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8007d94:	2300      	movs	r3, #0
 8007d96:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d98:	4bce      	ldr	r3, [pc, #824]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	f003 030c 	and.w	r3, r3, #12
 8007da0:	2b0c      	cmp	r3, #12
 8007da2:	f200 818d 	bhi.w	80080c0 <HAL_RCC_GetSysClockFreq+0x344>
 8007da6:	a201      	add	r2, pc, #4	; (adr r2, 8007dac <HAL_RCC_GetSysClockFreq+0x30>)
 8007da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dac:	08007de1 	.word	0x08007de1
 8007db0:	080080c1 	.word	0x080080c1
 8007db4:	080080c1 	.word	0x080080c1
 8007db8:	080080c1 	.word	0x080080c1
 8007dbc:	08007de7 	.word	0x08007de7
 8007dc0:	080080c1 	.word	0x080080c1
 8007dc4:	080080c1 	.word	0x080080c1
 8007dc8:	080080c1 	.word	0x080080c1
 8007dcc:	08007ded 	.word	0x08007ded
 8007dd0:	080080c1 	.word	0x080080c1
 8007dd4:	080080c1 	.word	0x080080c1
 8007dd8:	080080c1 	.word	0x080080c1
 8007ddc:	08007f61 	.word	0x08007f61
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007de0:	4bbd      	ldr	r3, [pc, #756]	; (80080d8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007de2:	61bb      	str	r3, [r7, #24]
       break;
 8007de4:	e16f      	b.n	80080c6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007de6:	4bbd      	ldr	r3, [pc, #756]	; (80080dc <HAL_RCC_GetSysClockFreq+0x360>)
 8007de8:	61bb      	str	r3, [r7, #24]
      break;
 8007dea:	e16c      	b.n	80080c6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007dec:	4bb9      	ldr	r3, [pc, #740]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007df4:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007df6:	4bb7      	ldr	r3, [pc, #732]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d053      	beq.n	8007eaa <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e02:	4bb4      	ldr	r3, [pc, #720]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	099b      	lsrs	r3, r3, #6
 8007e08:	461a      	mov	r2, r3
 8007e0a:	f04f 0300 	mov.w	r3, #0
 8007e0e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007e12:	f04f 0100 	mov.w	r1, #0
 8007e16:	ea02 0400 	and.w	r4, r2, r0
 8007e1a:	603c      	str	r4, [r7, #0]
 8007e1c:	400b      	ands	r3, r1
 8007e1e:	607b      	str	r3, [r7, #4]
 8007e20:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007e24:	4620      	mov	r0, r4
 8007e26:	4629      	mov	r1, r5
 8007e28:	f04f 0200 	mov.w	r2, #0
 8007e2c:	f04f 0300 	mov.w	r3, #0
 8007e30:	014b      	lsls	r3, r1, #5
 8007e32:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007e36:	0142      	lsls	r2, r0, #5
 8007e38:	4610      	mov	r0, r2
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	4623      	mov	r3, r4
 8007e3e:	1ac0      	subs	r0, r0, r3
 8007e40:	462b      	mov	r3, r5
 8007e42:	eb61 0103 	sbc.w	r1, r1, r3
 8007e46:	f04f 0200 	mov.w	r2, #0
 8007e4a:	f04f 0300 	mov.w	r3, #0
 8007e4e:	018b      	lsls	r3, r1, #6
 8007e50:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007e54:	0182      	lsls	r2, r0, #6
 8007e56:	1a12      	subs	r2, r2, r0
 8007e58:	eb63 0301 	sbc.w	r3, r3, r1
 8007e5c:	f04f 0000 	mov.w	r0, #0
 8007e60:	f04f 0100 	mov.w	r1, #0
 8007e64:	00d9      	lsls	r1, r3, #3
 8007e66:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e6a:	00d0      	lsls	r0, r2, #3
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	460b      	mov	r3, r1
 8007e70:	4621      	mov	r1, r4
 8007e72:	1852      	adds	r2, r2, r1
 8007e74:	4629      	mov	r1, r5
 8007e76:	eb43 0101 	adc.w	r1, r3, r1
 8007e7a:	460b      	mov	r3, r1
 8007e7c:	f04f 0000 	mov.w	r0, #0
 8007e80:	f04f 0100 	mov.w	r1, #0
 8007e84:	0259      	lsls	r1, r3, #9
 8007e86:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8007e8a:	0250      	lsls	r0, r2, #9
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	460b      	mov	r3, r1
 8007e90:	4610      	mov	r0, r2
 8007e92:	4619      	mov	r1, r3
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	461a      	mov	r2, r3
 8007e98:	f04f 0300 	mov.w	r3, #0
 8007e9c:	f7f8 fe7a 	bl	8000b94 <__aeabi_uldivmod>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	460b      	mov	r3, r1
 8007ea4:	4613      	mov	r3, r2
 8007ea6:	61fb      	str	r3, [r7, #28]
 8007ea8:	e04c      	b.n	8007f44 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007eaa:	4b8a      	ldr	r3, [pc, #552]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	099b      	lsrs	r3, r3, #6
 8007eb0:	461a      	mov	r2, r3
 8007eb2:	f04f 0300 	mov.w	r3, #0
 8007eb6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007eba:	f04f 0100 	mov.w	r1, #0
 8007ebe:	ea02 0a00 	and.w	sl, r2, r0
 8007ec2:	ea03 0b01 	and.w	fp, r3, r1
 8007ec6:	4650      	mov	r0, sl
 8007ec8:	4659      	mov	r1, fp
 8007eca:	f04f 0200 	mov.w	r2, #0
 8007ece:	f04f 0300 	mov.w	r3, #0
 8007ed2:	014b      	lsls	r3, r1, #5
 8007ed4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007ed8:	0142      	lsls	r2, r0, #5
 8007eda:	4610      	mov	r0, r2
 8007edc:	4619      	mov	r1, r3
 8007ede:	ebb0 000a 	subs.w	r0, r0, sl
 8007ee2:	eb61 010b 	sbc.w	r1, r1, fp
 8007ee6:	f04f 0200 	mov.w	r2, #0
 8007eea:	f04f 0300 	mov.w	r3, #0
 8007eee:	018b      	lsls	r3, r1, #6
 8007ef0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007ef4:	0182      	lsls	r2, r0, #6
 8007ef6:	1a12      	subs	r2, r2, r0
 8007ef8:	eb63 0301 	sbc.w	r3, r3, r1
 8007efc:	f04f 0000 	mov.w	r0, #0
 8007f00:	f04f 0100 	mov.w	r1, #0
 8007f04:	00d9      	lsls	r1, r3, #3
 8007f06:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f0a:	00d0      	lsls	r0, r2, #3
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	460b      	mov	r3, r1
 8007f10:	eb12 020a 	adds.w	r2, r2, sl
 8007f14:	eb43 030b 	adc.w	r3, r3, fp
 8007f18:	f04f 0000 	mov.w	r0, #0
 8007f1c:	f04f 0100 	mov.w	r1, #0
 8007f20:	0299      	lsls	r1, r3, #10
 8007f22:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007f26:	0290      	lsls	r0, r2, #10
 8007f28:	4602      	mov	r2, r0
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	4610      	mov	r0, r2
 8007f2e:	4619      	mov	r1, r3
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	461a      	mov	r2, r3
 8007f34:	f04f 0300 	mov.w	r3, #0
 8007f38:	f7f8 fe2c 	bl	8000b94 <__aeabi_uldivmod>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	460b      	mov	r3, r1
 8007f40:	4613      	mov	r3, r2
 8007f42:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007f44:	4b63      	ldr	r3, [pc, #396]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	0c1b      	lsrs	r3, r3, #16
 8007f4a:	f003 0303 	and.w	r3, r3, #3
 8007f4e:	3301      	adds	r3, #1
 8007f50:	005b      	lsls	r3, r3, #1
 8007f52:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8007f54:	69fa      	ldr	r2, [r7, #28]
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f5c:	61bb      	str	r3, [r7, #24]
      break;
 8007f5e:	e0b2      	b.n	80080c6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f60:	4b5c      	ldr	r3, [pc, #368]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f68:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f6a:	4b5a      	ldr	r3, [pc, #360]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d04d      	beq.n	8008012 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f76:	4b57      	ldr	r3, [pc, #348]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	099b      	lsrs	r3, r3, #6
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	f04f 0300 	mov.w	r3, #0
 8007f82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007f86:	f04f 0100 	mov.w	r1, #0
 8007f8a:	ea02 0800 	and.w	r8, r2, r0
 8007f8e:	ea03 0901 	and.w	r9, r3, r1
 8007f92:	4640      	mov	r0, r8
 8007f94:	4649      	mov	r1, r9
 8007f96:	f04f 0200 	mov.w	r2, #0
 8007f9a:	f04f 0300 	mov.w	r3, #0
 8007f9e:	014b      	lsls	r3, r1, #5
 8007fa0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007fa4:	0142      	lsls	r2, r0, #5
 8007fa6:	4610      	mov	r0, r2
 8007fa8:	4619      	mov	r1, r3
 8007faa:	ebb0 0008 	subs.w	r0, r0, r8
 8007fae:	eb61 0109 	sbc.w	r1, r1, r9
 8007fb2:	f04f 0200 	mov.w	r2, #0
 8007fb6:	f04f 0300 	mov.w	r3, #0
 8007fba:	018b      	lsls	r3, r1, #6
 8007fbc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007fc0:	0182      	lsls	r2, r0, #6
 8007fc2:	1a12      	subs	r2, r2, r0
 8007fc4:	eb63 0301 	sbc.w	r3, r3, r1
 8007fc8:	f04f 0000 	mov.w	r0, #0
 8007fcc:	f04f 0100 	mov.w	r1, #0
 8007fd0:	00d9      	lsls	r1, r3, #3
 8007fd2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007fd6:	00d0      	lsls	r0, r2, #3
 8007fd8:	4602      	mov	r2, r0
 8007fda:	460b      	mov	r3, r1
 8007fdc:	eb12 0208 	adds.w	r2, r2, r8
 8007fe0:	eb43 0309 	adc.w	r3, r3, r9
 8007fe4:	f04f 0000 	mov.w	r0, #0
 8007fe8:	f04f 0100 	mov.w	r1, #0
 8007fec:	0259      	lsls	r1, r3, #9
 8007fee:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8007ff2:	0250      	lsls	r0, r2, #9
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	4610      	mov	r0, r2
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	461a      	mov	r2, r3
 8008000:	f04f 0300 	mov.w	r3, #0
 8008004:	f7f8 fdc6 	bl	8000b94 <__aeabi_uldivmod>
 8008008:	4602      	mov	r2, r0
 800800a:	460b      	mov	r3, r1
 800800c:	4613      	mov	r3, r2
 800800e:	61fb      	str	r3, [r7, #28]
 8008010:	e04a      	b.n	80080a8 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008012:	4b30      	ldr	r3, [pc, #192]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	099b      	lsrs	r3, r3, #6
 8008018:	461a      	mov	r2, r3
 800801a:	f04f 0300 	mov.w	r3, #0
 800801e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008022:	f04f 0100 	mov.w	r1, #0
 8008026:	ea02 0400 	and.w	r4, r2, r0
 800802a:	ea03 0501 	and.w	r5, r3, r1
 800802e:	4620      	mov	r0, r4
 8008030:	4629      	mov	r1, r5
 8008032:	f04f 0200 	mov.w	r2, #0
 8008036:	f04f 0300 	mov.w	r3, #0
 800803a:	014b      	lsls	r3, r1, #5
 800803c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008040:	0142      	lsls	r2, r0, #5
 8008042:	4610      	mov	r0, r2
 8008044:	4619      	mov	r1, r3
 8008046:	1b00      	subs	r0, r0, r4
 8008048:	eb61 0105 	sbc.w	r1, r1, r5
 800804c:	f04f 0200 	mov.w	r2, #0
 8008050:	f04f 0300 	mov.w	r3, #0
 8008054:	018b      	lsls	r3, r1, #6
 8008056:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800805a:	0182      	lsls	r2, r0, #6
 800805c:	1a12      	subs	r2, r2, r0
 800805e:	eb63 0301 	sbc.w	r3, r3, r1
 8008062:	f04f 0000 	mov.w	r0, #0
 8008066:	f04f 0100 	mov.w	r1, #0
 800806a:	00d9      	lsls	r1, r3, #3
 800806c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008070:	00d0      	lsls	r0, r2, #3
 8008072:	4602      	mov	r2, r0
 8008074:	460b      	mov	r3, r1
 8008076:	1912      	adds	r2, r2, r4
 8008078:	eb45 0303 	adc.w	r3, r5, r3
 800807c:	f04f 0000 	mov.w	r0, #0
 8008080:	f04f 0100 	mov.w	r1, #0
 8008084:	0299      	lsls	r1, r3, #10
 8008086:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800808a:	0290      	lsls	r0, r2, #10
 800808c:	4602      	mov	r2, r0
 800808e:	460b      	mov	r3, r1
 8008090:	4610      	mov	r0, r2
 8008092:	4619      	mov	r1, r3
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	461a      	mov	r2, r3
 8008098:	f04f 0300 	mov.w	r3, #0
 800809c:	f7f8 fd7a 	bl	8000b94 <__aeabi_uldivmod>
 80080a0:	4602      	mov	r2, r0
 80080a2:	460b      	mov	r3, r1
 80080a4:	4613      	mov	r3, r2
 80080a6:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80080a8:	4b0a      	ldr	r3, [pc, #40]	; (80080d4 <HAL_RCC_GetSysClockFreq+0x358>)
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	0f1b      	lsrs	r3, r3, #28
 80080ae:	f003 0307 	and.w	r3, r3, #7
 80080b2:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80080b4:	69fa      	ldr	r2, [r7, #28]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80080bc:	61bb      	str	r3, [r7, #24]
      break;
 80080be:	e002      	b.n	80080c6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80080c0:	4b05      	ldr	r3, [pc, #20]	; (80080d8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80080c2:	61bb      	str	r3, [r7, #24]
      break;
 80080c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80080c6:	69bb      	ldr	r3, [r7, #24]
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3720      	adds	r7, #32
 80080cc:	46bd      	mov	sp, r7
 80080ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080d2:	bf00      	nop
 80080d4:	40023800 	.word	0x40023800
 80080d8:	00f42400 	.word	0x00f42400
 80080dc:	007a1200 	.word	0x007a1200

080080e0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b086      	sub	sp, #24
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d101      	bne.n	80080f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	e34b      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2b0f      	cmp	r3, #15
 80080f8:	d904      	bls.n	8008104 <HAL_RCC_OscConfig+0x24>
 80080fa:	f640 5112 	movw	r1, #3346	; 0xd12
 80080fe:	48a5      	ldr	r0, [pc, #660]	; (8008394 <HAL_RCC_OscConfig+0x2b4>)
 8008100:	f7fc fc4f 	bl	80049a2 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 0301 	and.w	r3, r3, #1
 800810c:	2b00      	cmp	r3, #0
 800810e:	f000 8096 	beq.w	800823e <HAL_RCC_OscConfig+0x15e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00e      	beq.n	8008138 <HAL_RCC_OscConfig+0x58>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008122:	d009      	beq.n	8008138 <HAL_RCC_OscConfig+0x58>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800812c:	d004      	beq.n	8008138 <HAL_RCC_OscConfig+0x58>
 800812e:	f640 5117 	movw	r1, #3351	; 0xd17
 8008132:	4898      	ldr	r0, [pc, #608]	; (8008394 <HAL_RCC_OscConfig+0x2b4>)
 8008134:	f7fc fc35 	bl	80049a2 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008138:	4b97      	ldr	r3, [pc, #604]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	f003 030c 	and.w	r3, r3, #12
 8008140:	2b04      	cmp	r3, #4
 8008142:	d019      	beq.n	8008178 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008144:	4b94      	ldr	r3, [pc, #592]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800814c:	2b08      	cmp	r3, #8
 800814e:	d106      	bne.n	800815e <HAL_RCC_OscConfig+0x7e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008150:	4b91      	ldr	r3, [pc, #580]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008158:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800815c:	d00c      	beq.n	8008178 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800815e:	4b8e      	ldr	r3, [pc, #568]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008166:	2b0c      	cmp	r3, #12
 8008168:	d112      	bne.n	8008190 <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800816a:	4b8b      	ldr	r3, [pc, #556]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008172:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008176:	d10b      	bne.n	8008190 <HAL_RCC_OscConfig+0xb0>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008178:	4b87      	ldr	r3, [pc, #540]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008180:	2b00      	cmp	r3, #0
 8008182:	d05b      	beq.n	800823c <HAL_RCC_OscConfig+0x15c>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d157      	bne.n	800823c <HAL_RCC_OscConfig+0x15c>
      {
        return HAL_ERROR;
 800818c:	2301      	movs	r3, #1
 800818e:	e2fc      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008198:	d106      	bne.n	80081a8 <HAL_RCC_OscConfig+0xc8>
 800819a:	4b7f      	ldr	r3, [pc, #508]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	4a7e      	ldr	r2, [pc, #504]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80081a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081a4:	6013      	str	r3, [r2, #0]
 80081a6:	e01d      	b.n	80081e4 <HAL_RCC_OscConfig+0x104>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80081b0:	d10c      	bne.n	80081cc <HAL_RCC_OscConfig+0xec>
 80081b2:	4b79      	ldr	r3, [pc, #484]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a78      	ldr	r2, [pc, #480]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80081b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80081bc:	6013      	str	r3, [r2, #0]
 80081be:	4b76      	ldr	r3, [pc, #472]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a75      	ldr	r2, [pc, #468]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80081c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081c8:	6013      	str	r3, [r2, #0]
 80081ca:	e00b      	b.n	80081e4 <HAL_RCC_OscConfig+0x104>
 80081cc:	4b72      	ldr	r3, [pc, #456]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a71      	ldr	r2, [pc, #452]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80081d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081d6:	6013      	str	r3, [r2, #0]
 80081d8:	4b6f      	ldr	r3, [pc, #444]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a6e      	ldr	r2, [pc, #440]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80081de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80081e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d013      	beq.n	8008214 <HAL_RCC_OscConfig+0x134>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081ec:	f7fd f9b6 	bl	800555c <HAL_GetTick>
 80081f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081f2:	e008      	b.n	8008206 <HAL_RCC_OscConfig+0x126>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80081f4:	f7fd f9b2 	bl	800555c <HAL_GetTick>
 80081f8:	4602      	mov	r2, r0
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	1ad3      	subs	r3, r2, r3
 80081fe:	2b64      	cmp	r3, #100	; 0x64
 8008200:	d901      	bls.n	8008206 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 8008202:	2303      	movs	r3, #3
 8008204:	e2c1      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008206:	4b64      	ldr	r3, [pc, #400]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d0f0      	beq.n	80081f4 <HAL_RCC_OscConfig+0x114>
 8008212:	e014      	b.n	800823e <HAL_RCC_OscConfig+0x15e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008214:	f7fd f9a2 	bl	800555c <HAL_GetTick>
 8008218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800821a:	e008      	b.n	800822e <HAL_RCC_OscConfig+0x14e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800821c:	f7fd f99e 	bl	800555c <HAL_GetTick>
 8008220:	4602      	mov	r2, r0
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	1ad3      	subs	r3, r2, r3
 8008226:	2b64      	cmp	r3, #100	; 0x64
 8008228:	d901      	bls.n	800822e <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 800822a:	2303      	movs	r3, #3
 800822c:	e2ad      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800822e:	4b5a      	ldr	r3, [pc, #360]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008236:	2b00      	cmp	r3, #0
 8008238:	d1f0      	bne.n	800821c <HAL_RCC_OscConfig+0x13c>
 800823a:	e000      	b.n	800823e <HAL_RCC_OscConfig+0x15e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800823c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f003 0302 	and.w	r3, r3, #2
 8008246:	2b00      	cmp	r3, #0
 8008248:	f000 8086 	beq.w	8008358 <HAL_RCC_OscConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d008      	beq.n	8008266 <HAL_RCC_OscConfig+0x186>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	2b01      	cmp	r3, #1
 800825a:	d004      	beq.n	8008266 <HAL_RCC_OscConfig+0x186>
 800825c:	f640 514f 	movw	r1, #3407	; 0xd4f
 8008260:	484c      	ldr	r0, [pc, #304]	; (8008394 <HAL_RCC_OscConfig+0x2b4>)
 8008262:	f7fc fb9e 	bl	80049a2 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	2b1f      	cmp	r3, #31
 800826c:	d904      	bls.n	8008278 <HAL_RCC_OscConfig+0x198>
 800826e:	f44f 6155 	mov.w	r1, #3408	; 0xd50
 8008272:	4848      	ldr	r0, [pc, #288]	; (8008394 <HAL_RCC_OscConfig+0x2b4>)
 8008274:	f7fc fb95 	bl	80049a2 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008278:	4b47      	ldr	r3, [pc, #284]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	f003 030c 	and.w	r3, r3, #12
 8008280:	2b00      	cmp	r3, #0
 8008282:	d017      	beq.n	80082b4 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008284:	4b44      	ldr	r3, [pc, #272]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800828c:	2b08      	cmp	r3, #8
 800828e:	d105      	bne.n	800829c <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008290:	4b41      	ldr	r3, [pc, #260]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008298:	2b00      	cmp	r3, #0
 800829a:	d00b      	beq.n	80082b4 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800829c:	4b3e      	ldr	r3, [pc, #248]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80082a4:	2b0c      	cmp	r3, #12
 80082a6:	d11c      	bne.n	80082e2 <HAL_RCC_OscConfig+0x202>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082a8:	4b3b      	ldr	r3, [pc, #236]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d116      	bne.n	80082e2 <HAL_RCC_OscConfig+0x202>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082b4:	4b38      	ldr	r3, [pc, #224]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f003 0302 	and.w	r3, r3, #2
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d005      	beq.n	80082cc <HAL_RCC_OscConfig+0x1ec>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	d001      	beq.n	80082cc <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	e25e      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082cc:	4b32      	ldr	r3, [pc, #200]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	00db      	lsls	r3, r3, #3
 80082da:	492f      	ldr	r1, [pc, #188]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 80082dc:	4313      	orrs	r3, r2
 80082de:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082e0:	e03a      	b.n	8008358 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	68db      	ldr	r3, [r3, #12]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d020      	beq.n	800832c <HAL_RCC_OscConfig+0x24c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80082ea:	4b2c      	ldr	r3, [pc, #176]	; (800839c <HAL_RCC_OscConfig+0x2bc>)
 80082ec:	2201      	movs	r2, #1
 80082ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082f0:	f7fd f934 	bl	800555c <HAL_GetTick>
 80082f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082f6:	e008      	b.n	800830a <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80082f8:	f7fd f930 	bl	800555c <HAL_GetTick>
 80082fc:	4602      	mov	r2, r0
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	1ad3      	subs	r3, r2, r3
 8008302:	2b02      	cmp	r3, #2
 8008304:	d901      	bls.n	800830a <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e23f      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800830a:	4b23      	ldr	r3, [pc, #140]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f003 0302 	and.w	r3, r3, #2
 8008312:	2b00      	cmp	r3, #0
 8008314:	d0f0      	beq.n	80082f8 <HAL_RCC_OscConfig+0x218>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008316:	4b20      	ldr	r3, [pc, #128]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	691b      	ldr	r3, [r3, #16]
 8008322:	00db      	lsls	r3, r3, #3
 8008324:	491c      	ldr	r1, [pc, #112]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 8008326:	4313      	orrs	r3, r2
 8008328:	600b      	str	r3, [r1, #0]
 800832a:	e015      	b.n	8008358 <HAL_RCC_OscConfig+0x278>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800832c:	4b1b      	ldr	r3, [pc, #108]	; (800839c <HAL_RCC_OscConfig+0x2bc>)
 800832e:	2200      	movs	r2, #0
 8008330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008332:	f7fd f913 	bl	800555c <HAL_GetTick>
 8008336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008338:	e008      	b.n	800834c <HAL_RCC_OscConfig+0x26c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800833a:	f7fd f90f 	bl	800555c <HAL_GetTick>
 800833e:	4602      	mov	r2, r0
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	1ad3      	subs	r3, r2, r3
 8008344:	2b02      	cmp	r3, #2
 8008346:	d901      	bls.n	800834c <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8008348:	2303      	movs	r3, #3
 800834a:	e21e      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800834c:	4b12      	ldr	r3, [pc, #72]	; (8008398 <HAL_RCC_OscConfig+0x2b8>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f003 0302 	and.w	r3, r3, #2
 8008354:	2b00      	cmp	r3, #0
 8008356:	d1f0      	bne.n	800833a <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f003 0308 	and.w	r3, r3, #8
 8008360:	2b00      	cmp	r3, #0
 8008362:	d045      	beq.n	80083f0 <HAL_RCC_OscConfig+0x310>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	695b      	ldr	r3, [r3, #20]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d008      	beq.n	800837e <HAL_RCC_OscConfig+0x29e>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	695b      	ldr	r3, [r3, #20]
 8008370:	2b01      	cmp	r3, #1
 8008372:	d004      	beq.n	800837e <HAL_RCC_OscConfig+0x29e>
 8008374:	f640 5196 	movw	r1, #3478	; 0xd96
 8008378:	4806      	ldr	r0, [pc, #24]	; (8008394 <HAL_RCC_OscConfig+0x2b4>)
 800837a:	f7fc fb12 	bl	80049a2 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	695b      	ldr	r3, [r3, #20]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d01e      	beq.n	80083c4 <HAL_RCC_OscConfig+0x2e4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008386:	4b06      	ldr	r3, [pc, #24]	; (80083a0 <HAL_RCC_OscConfig+0x2c0>)
 8008388:	2201      	movs	r2, #1
 800838a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800838c:	f7fd f8e6 	bl	800555c <HAL_GetTick>
 8008390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008392:	e010      	b.n	80083b6 <HAL_RCC_OscConfig+0x2d6>
 8008394:	08012344 	.word	0x08012344
 8008398:	40023800 	.word	0x40023800
 800839c:	42470000 	.word	0x42470000
 80083a0:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083a4:	f7fd f8da 	bl	800555c <HAL_GetTick>
 80083a8:	4602      	mov	r2, r0
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	1ad3      	subs	r3, r2, r3
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	d901      	bls.n	80083b6 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 80083b2:	2303      	movs	r3, #3
 80083b4:	e1e9      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083b6:	4ba4      	ldr	r3, [pc, #656]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 80083b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083ba:	f003 0302 	and.w	r3, r3, #2
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d0f0      	beq.n	80083a4 <HAL_RCC_OscConfig+0x2c4>
 80083c2:	e015      	b.n	80083f0 <HAL_RCC_OscConfig+0x310>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083c4:	4ba1      	ldr	r3, [pc, #644]	; (800864c <HAL_RCC_OscConfig+0x56c>)
 80083c6:	2200      	movs	r2, #0
 80083c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083ca:	f7fd f8c7 	bl	800555c <HAL_GetTick>
 80083ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083d0:	e008      	b.n	80083e4 <HAL_RCC_OscConfig+0x304>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083d2:	f7fd f8c3 	bl	800555c <HAL_GetTick>
 80083d6:	4602      	mov	r2, r0
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	1ad3      	subs	r3, r2, r3
 80083dc:	2b02      	cmp	r3, #2
 80083de:	d901      	bls.n	80083e4 <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e1d2      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083e4:	4b98      	ldr	r3, [pc, #608]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 80083e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083e8:	f003 0302 	and.w	r3, r3, #2
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1f0      	bne.n	80083d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f003 0304 	and.w	r3, r3, #4
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f000 80a8 	beq.w	800854e <HAL_RCC_OscConfig+0x46e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80083fe:	2300      	movs	r3, #0
 8008400:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	689b      	ldr	r3, [r3, #8]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d00c      	beq.n	8008424 <HAL_RCC_OscConfig+0x344>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	2b01      	cmp	r3, #1
 8008410:	d008      	beq.n	8008424 <HAL_RCC_OscConfig+0x344>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	2b05      	cmp	r3, #5
 8008418:	d004      	beq.n	8008424 <HAL_RCC_OscConfig+0x344>
 800841a:	f640 51c2 	movw	r1, #3522	; 0xdc2
 800841e:	488c      	ldr	r0, [pc, #560]	; (8008650 <HAL_RCC_OscConfig+0x570>)
 8008420:	f7fc fabf 	bl	80049a2 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008424:	4b88      	ldr	r3, [pc, #544]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 8008426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800842c:	2b00      	cmp	r3, #0
 800842e:	d10f      	bne.n	8008450 <HAL_RCC_OscConfig+0x370>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008430:	2300      	movs	r3, #0
 8008432:	60bb      	str	r3, [r7, #8]
 8008434:	4b84      	ldr	r3, [pc, #528]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 8008436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008438:	4a83      	ldr	r2, [pc, #524]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 800843a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800843e:	6413      	str	r3, [r2, #64]	; 0x40
 8008440:	4b81      	ldr	r3, [pc, #516]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 8008442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008444:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008448:	60bb      	str	r3, [r7, #8]
 800844a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800844c:	2301      	movs	r3, #1
 800844e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008450:	4b80      	ldr	r3, [pc, #512]	; (8008654 <HAL_RCC_OscConfig+0x574>)
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008458:	2b00      	cmp	r3, #0
 800845a:	d118      	bne.n	800848e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800845c:	4b7d      	ldr	r3, [pc, #500]	; (8008654 <HAL_RCC_OscConfig+0x574>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a7c      	ldr	r2, [pc, #496]	; (8008654 <HAL_RCC_OscConfig+0x574>)
 8008462:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008466:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008468:	f7fd f878 	bl	800555c <HAL_GetTick>
 800846c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800846e:	e008      	b.n	8008482 <HAL_RCC_OscConfig+0x3a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008470:	f7fd f874 	bl	800555c <HAL_GetTick>
 8008474:	4602      	mov	r2, r0
 8008476:	693b      	ldr	r3, [r7, #16]
 8008478:	1ad3      	subs	r3, r2, r3
 800847a:	2b02      	cmp	r3, #2
 800847c:	d901      	bls.n	8008482 <HAL_RCC_OscConfig+0x3a2>
        {
          return HAL_TIMEOUT;
 800847e:	2303      	movs	r3, #3
 8008480:	e183      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008482:	4b74      	ldr	r3, [pc, #464]	; (8008654 <HAL_RCC_OscConfig+0x574>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800848a:	2b00      	cmp	r3, #0
 800848c:	d0f0      	beq.n	8008470 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	2b01      	cmp	r3, #1
 8008494:	d106      	bne.n	80084a4 <HAL_RCC_OscConfig+0x3c4>
 8008496:	4b6c      	ldr	r3, [pc, #432]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 8008498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800849a:	4a6b      	ldr	r2, [pc, #428]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 800849c:	f043 0301 	orr.w	r3, r3, #1
 80084a0:	6713      	str	r3, [r2, #112]	; 0x70
 80084a2:	e01c      	b.n	80084de <HAL_RCC_OscConfig+0x3fe>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	2b05      	cmp	r3, #5
 80084aa:	d10c      	bne.n	80084c6 <HAL_RCC_OscConfig+0x3e6>
 80084ac:	4b66      	ldr	r3, [pc, #408]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 80084ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084b0:	4a65      	ldr	r2, [pc, #404]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 80084b2:	f043 0304 	orr.w	r3, r3, #4
 80084b6:	6713      	str	r3, [r2, #112]	; 0x70
 80084b8:	4b63      	ldr	r3, [pc, #396]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 80084ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084bc:	4a62      	ldr	r2, [pc, #392]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 80084be:	f043 0301 	orr.w	r3, r3, #1
 80084c2:	6713      	str	r3, [r2, #112]	; 0x70
 80084c4:	e00b      	b.n	80084de <HAL_RCC_OscConfig+0x3fe>
 80084c6:	4b60      	ldr	r3, [pc, #384]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 80084c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084ca:	4a5f      	ldr	r2, [pc, #380]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 80084cc:	f023 0301 	bic.w	r3, r3, #1
 80084d0:	6713      	str	r3, [r2, #112]	; 0x70
 80084d2:	4b5d      	ldr	r3, [pc, #372]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 80084d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084d6:	4a5c      	ldr	r2, [pc, #368]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 80084d8:	f023 0304 	bic.w	r3, r3, #4
 80084dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d015      	beq.n	8008512 <HAL_RCC_OscConfig+0x432>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084e6:	f7fd f839 	bl	800555c <HAL_GetTick>
 80084ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084ec:	e00a      	b.n	8008504 <HAL_RCC_OscConfig+0x424>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084ee:	f7fd f835 	bl	800555c <HAL_GetTick>
 80084f2:	4602      	mov	r2, r0
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	1ad3      	subs	r3, r2, r3
 80084f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d901      	bls.n	8008504 <HAL_RCC_OscConfig+0x424>
        {
          return HAL_TIMEOUT;
 8008500:	2303      	movs	r3, #3
 8008502:	e142      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008504:	4b50      	ldr	r3, [pc, #320]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 8008506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008508:	f003 0302 	and.w	r3, r3, #2
 800850c:	2b00      	cmp	r3, #0
 800850e:	d0ee      	beq.n	80084ee <HAL_RCC_OscConfig+0x40e>
 8008510:	e014      	b.n	800853c <HAL_RCC_OscConfig+0x45c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008512:	f7fd f823 	bl	800555c <HAL_GetTick>
 8008516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008518:	e00a      	b.n	8008530 <HAL_RCC_OscConfig+0x450>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800851a:	f7fd f81f 	bl	800555c <HAL_GetTick>
 800851e:	4602      	mov	r2, r0
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	1ad3      	subs	r3, r2, r3
 8008524:	f241 3288 	movw	r2, #5000	; 0x1388
 8008528:	4293      	cmp	r3, r2
 800852a:	d901      	bls.n	8008530 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 800852c:	2303      	movs	r3, #3
 800852e:	e12c      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008530:	4b45      	ldr	r3, [pc, #276]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 8008532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008534:	f003 0302 	and.w	r3, r3, #2
 8008538:	2b00      	cmp	r3, #0
 800853a:	d1ee      	bne.n	800851a <HAL_RCC_OscConfig+0x43a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800853c:	7dfb      	ldrb	r3, [r7, #23]
 800853e:	2b01      	cmp	r3, #1
 8008540:	d105      	bne.n	800854e <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008542:	4b41      	ldr	r3, [pc, #260]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 8008544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008546:	4a40      	ldr	r2, [pc, #256]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 8008548:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800854c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	699b      	ldr	r3, [r3, #24]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d00c      	beq.n	8008570 <HAL_RCC_OscConfig+0x490>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	699b      	ldr	r3, [r3, #24]
 800855a:	2b01      	cmp	r3, #1
 800855c:	d008      	beq.n	8008570 <HAL_RCC_OscConfig+0x490>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	699b      	ldr	r3, [r3, #24]
 8008562:	2b02      	cmp	r3, #2
 8008564:	d004      	beq.n	8008570 <HAL_RCC_OscConfig+0x490>
 8008566:	f640 6105 	movw	r1, #3589	; 0xe05
 800856a:	4839      	ldr	r0, [pc, #228]	; (8008650 <HAL_RCC_OscConfig+0x570>)
 800856c:	f7fc fa19 	bl	80049a2 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	699b      	ldr	r3, [r3, #24]
 8008574:	2b00      	cmp	r3, #0
 8008576:	f000 8107 	beq.w	8008788 <HAL_RCC_OscConfig+0x6a8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800857a:	4b33      	ldr	r3, [pc, #204]	; (8008648 <HAL_RCC_OscConfig+0x568>)
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	f003 030c 	and.w	r3, r3, #12
 8008582:	2b08      	cmp	r3, #8
 8008584:	f000 80c0 	beq.w	8008708 <HAL_RCC_OscConfig+0x628>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	699b      	ldr	r3, [r3, #24]
 800858c:	2b02      	cmp	r3, #2
 800858e:	f040 80a4 	bne.w	80086da <HAL_RCC_OscConfig+0x5fa>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	69db      	ldr	r3, [r3, #28]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d009      	beq.n	80085ae <HAL_RCC_OscConfig+0x4ce>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	69db      	ldr	r3, [r3, #28]
 800859e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80085a2:	d004      	beq.n	80085ae <HAL_RCC_OscConfig+0x4ce>
 80085a4:	f640 610e 	movw	r1, #3598	; 0xe0e
 80085a8:	4829      	ldr	r0, [pc, #164]	; (8008650 <HAL_RCC_OscConfig+0x570>)
 80085aa:	f7fc f9fa 	bl	80049a2 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6a1b      	ldr	r3, [r3, #32]
 80085b2:	2b3f      	cmp	r3, #63	; 0x3f
 80085b4:	d904      	bls.n	80085c0 <HAL_RCC_OscConfig+0x4e0>
 80085b6:	f640 610f 	movw	r1, #3599	; 0xe0f
 80085ba:	4825      	ldr	r0, [pc, #148]	; (8008650 <HAL_RCC_OscConfig+0x570>)
 80085bc:	f7fc f9f1 	bl	80049a2 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c4:	2b31      	cmp	r3, #49	; 0x31
 80085c6:	d904      	bls.n	80085d2 <HAL_RCC_OscConfig+0x4f2>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085cc:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80085d0:	d904      	bls.n	80085dc <HAL_RCC_OscConfig+0x4fc>
 80085d2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80085d6:	481e      	ldr	r0, [pc, #120]	; (8008650 <HAL_RCC_OscConfig+0x570>)
 80085d8:	f7fc f9e3 	bl	80049a2 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085e0:	2b02      	cmp	r3, #2
 80085e2:	d010      	beq.n	8008606 <HAL_RCC_OscConfig+0x526>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085e8:	2b04      	cmp	r3, #4
 80085ea:	d00c      	beq.n	8008606 <HAL_RCC_OscConfig+0x526>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085f0:	2b06      	cmp	r3, #6
 80085f2:	d008      	beq.n	8008606 <HAL_RCC_OscConfig+0x526>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085f8:	2b08      	cmp	r3, #8
 80085fa:	d004      	beq.n	8008606 <HAL_RCC_OscConfig+0x526>
 80085fc:	f640 6111 	movw	r1, #3601	; 0xe11
 8008600:	4813      	ldr	r0, [pc, #76]	; (8008650 <HAL_RCC_OscConfig+0x570>)
 8008602:	f7fc f9ce 	bl	80049a2 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800860a:	2b01      	cmp	r3, #1
 800860c:	d903      	bls.n	8008616 <HAL_RCC_OscConfig+0x536>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008612:	2b0f      	cmp	r3, #15
 8008614:	d904      	bls.n	8008620 <HAL_RCC_OscConfig+0x540>
 8008616:	f640 6112 	movw	r1, #3602	; 0xe12
 800861a:	480d      	ldr	r0, [pc, #52]	; (8008650 <HAL_RCC_OscConfig+0x570>)
 800861c:	f7fc f9c1 	bl	80049a2 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008624:	2b01      	cmp	r3, #1
 8008626:	d903      	bls.n	8008630 <HAL_RCC_OscConfig+0x550>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800862c:	2b07      	cmp	r3, #7
 800862e:	d904      	bls.n	800863a <HAL_RCC_OscConfig+0x55a>
 8008630:	f640 6113 	movw	r1, #3603	; 0xe13
 8008634:	4806      	ldr	r0, [pc, #24]	; (8008650 <HAL_RCC_OscConfig+0x570>)
 8008636:	f7fc f9b4 	bl	80049a2 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800863a:	4b07      	ldr	r3, [pc, #28]	; (8008658 <HAL_RCC_OscConfig+0x578>)
 800863c:	2200      	movs	r2, #0
 800863e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008640:	f7fc ff8c 	bl	800555c <HAL_GetTick>
 8008644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008646:	e012      	b.n	800866e <HAL_RCC_OscConfig+0x58e>
 8008648:	40023800 	.word	0x40023800
 800864c:	42470e80 	.word	0x42470e80
 8008650:	08012344 	.word	0x08012344
 8008654:	40007000 	.word	0x40007000
 8008658:	42470060 	.word	0x42470060
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800865c:	f7fc ff7e 	bl	800555c <HAL_GetTick>
 8008660:	4602      	mov	r2, r0
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	1ad3      	subs	r3, r2, r3
 8008666:	2b02      	cmp	r3, #2
 8008668:	d901      	bls.n	800866e <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 800866a:	2303      	movs	r3, #3
 800866c:	e08d      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800866e:	4b49      	ldr	r3, [pc, #292]	; (8008794 <HAL_RCC_OscConfig+0x6b4>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1f0      	bne.n	800865c <HAL_RCC_OscConfig+0x57c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	69da      	ldr	r2, [r3, #28]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6a1b      	ldr	r3, [r3, #32]
 8008682:	431a      	orrs	r2, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008688:	019b      	lsls	r3, r3, #6
 800868a:	431a      	orrs	r2, r3
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008690:	085b      	lsrs	r3, r3, #1
 8008692:	3b01      	subs	r3, #1
 8008694:	041b      	lsls	r3, r3, #16
 8008696:	431a      	orrs	r2, r3
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800869c:	061b      	lsls	r3, r3, #24
 800869e:	431a      	orrs	r2, r3
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086a4:	071b      	lsls	r3, r3, #28
 80086a6:	493b      	ldr	r1, [pc, #236]	; (8008794 <HAL_RCC_OscConfig+0x6b4>)
 80086a8:	4313      	orrs	r3, r2
 80086aa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80086ac:	4b3a      	ldr	r3, [pc, #232]	; (8008798 <HAL_RCC_OscConfig+0x6b8>)
 80086ae:	2201      	movs	r2, #1
 80086b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086b2:	f7fc ff53 	bl	800555c <HAL_GetTick>
 80086b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086b8:	e008      	b.n	80086cc <HAL_RCC_OscConfig+0x5ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80086ba:	f7fc ff4f 	bl	800555c <HAL_GetTick>
 80086be:	4602      	mov	r2, r0
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	1ad3      	subs	r3, r2, r3
 80086c4:	2b02      	cmp	r3, #2
 80086c6:	d901      	bls.n	80086cc <HAL_RCC_OscConfig+0x5ec>
          {
            return HAL_TIMEOUT;
 80086c8:	2303      	movs	r3, #3
 80086ca:	e05e      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086cc:	4b31      	ldr	r3, [pc, #196]	; (8008794 <HAL_RCC_OscConfig+0x6b4>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d0f0      	beq.n	80086ba <HAL_RCC_OscConfig+0x5da>
 80086d8:	e056      	b.n	8008788 <HAL_RCC_OscConfig+0x6a8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086da:	4b2f      	ldr	r3, [pc, #188]	; (8008798 <HAL_RCC_OscConfig+0x6b8>)
 80086dc:	2200      	movs	r2, #0
 80086de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086e0:	f7fc ff3c 	bl	800555c <HAL_GetTick>
 80086e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086e6:	e008      	b.n	80086fa <HAL_RCC_OscConfig+0x61a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80086e8:	f7fc ff38 	bl	800555c <HAL_GetTick>
 80086ec:	4602      	mov	r2, r0
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	1ad3      	subs	r3, r2, r3
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	d901      	bls.n	80086fa <HAL_RCC_OscConfig+0x61a>
          {
            return HAL_TIMEOUT;
 80086f6:	2303      	movs	r3, #3
 80086f8:	e047      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086fa:	4b26      	ldr	r3, [pc, #152]	; (8008794 <HAL_RCC_OscConfig+0x6b4>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008702:	2b00      	cmp	r3, #0
 8008704:	d1f0      	bne.n	80086e8 <HAL_RCC_OscConfig+0x608>
 8008706:	e03f      	b.n	8008788 <HAL_RCC_OscConfig+0x6a8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	699b      	ldr	r3, [r3, #24]
 800870c:	2b01      	cmp	r3, #1
 800870e:	d101      	bne.n	8008714 <HAL_RCC_OscConfig+0x634>
      {
        return HAL_ERROR;
 8008710:	2301      	movs	r3, #1
 8008712:	e03a      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008714:	4b1f      	ldr	r3, [pc, #124]	; (8008794 <HAL_RCC_OscConfig+0x6b4>)
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	699b      	ldr	r3, [r3, #24]
 800871e:	2b01      	cmp	r3, #1
 8008720:	d030      	beq.n	8008784 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800872c:	429a      	cmp	r2, r3
 800872e:	d129      	bne.n	8008784 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800873a:	429a      	cmp	r2, r3
 800873c:	d122      	bne.n	8008784 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800873e:	68fa      	ldr	r2, [r7, #12]
 8008740:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008744:	4013      	ands	r3, r2
 8008746:	687a      	ldr	r2, [r7, #4]
 8008748:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800874a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800874c:	4293      	cmp	r3, r2
 800874e:	d119      	bne.n	8008784 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800875a:	085b      	lsrs	r3, r3, #1
 800875c:	3b01      	subs	r3, #1
 800875e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008760:	429a      	cmp	r2, r3
 8008762:	d10f      	bne.n	8008784 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800876e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008770:	429a      	cmp	r2, r3
 8008772:	d107      	bne.n	8008784 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800877e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008780:	429a      	cmp	r2, r3
 8008782:	d001      	beq.n	8008788 <HAL_RCC_OscConfig+0x6a8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8008784:	2301      	movs	r3, #1
 8008786:	e000      	b.n	800878a <HAL_RCC_OscConfig+0x6aa>
        }
      }
    }
  }
  return HAL_OK;
 8008788:	2300      	movs	r3, #0
}
 800878a:	4618      	mov	r0, r3
 800878c:	3718      	adds	r7, #24
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
 8008792:	bf00      	nop
 8008794:	40023800 	.word	0x40023800
 8008798:	42470060 	.word	0x42470060

0800879c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b082      	sub	sp, #8
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d101      	bne.n	80087ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80087aa:	2301      	movs	r3, #1
 80087ac:	e184      	b.n	8008ab8 <HAL_SPI_Init+0x31c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a72      	ldr	r2, [pc, #456]	; (800897c <HAL_SPI_Init+0x1e0>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d013      	beq.n	80087e0 <HAL_SPI_Init+0x44>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a70      	ldr	r2, [pc, #448]	; (8008980 <HAL_SPI_Init+0x1e4>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d00e      	beq.n	80087e0 <HAL_SPI_Init+0x44>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4a6f      	ldr	r2, [pc, #444]	; (8008984 <HAL_SPI_Init+0x1e8>)
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d009      	beq.n	80087e0 <HAL_SPI_Init+0x44>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a6d      	ldr	r2, [pc, #436]	; (8008988 <HAL_SPI_Init+0x1ec>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d004      	beq.n	80087e0 <HAL_SPI_Init+0x44>
 80087d6:	f44f 71a1 	mov.w	r1, #322	; 0x142
 80087da:	486c      	ldr	r0, [pc, #432]	; (800898c <HAL_SPI_Init+0x1f0>)
 80087dc:	f7fc f8e1 	bl	80049a2 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d009      	beq.n	80087fc <HAL_SPI_Init+0x60>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80087f0:	d004      	beq.n	80087fc <HAL_SPI_Init+0x60>
 80087f2:	f240 1143 	movw	r1, #323	; 0x143
 80087f6:	4865      	ldr	r0, [pc, #404]	; (800898c <HAL_SPI_Init+0x1f0>)
 80087f8:	f7fc f8d3 	bl	80049a2 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	689b      	ldr	r3, [r3, #8]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d00e      	beq.n	8008822 <HAL_SPI_Init+0x86>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800880c:	d009      	beq.n	8008822 <HAL_SPI_Init+0x86>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008816:	d004      	beq.n	8008822 <HAL_SPI_Init+0x86>
 8008818:	f44f 71a2 	mov.w	r1, #324	; 0x144
 800881c:	485b      	ldr	r0, [pc, #364]	; (800898c <HAL_SPI_Init+0x1f0>)
 800881e:	f7fc f8c0 	bl	80049a2 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	68db      	ldr	r3, [r3, #12]
 8008826:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800882a:	d008      	beq.n	800883e <HAL_SPI_Init+0xa2>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d004      	beq.n	800883e <HAL_SPI_Init+0xa2>
 8008834:	f240 1145 	movw	r1, #325	; 0x145
 8008838:	4854      	ldr	r0, [pc, #336]	; (800898c <HAL_SPI_Init+0x1f0>)
 800883a:	f7fc f8b2 	bl	80049a2 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	699b      	ldr	r3, [r3, #24]
 8008842:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008846:	d00d      	beq.n	8008864 <HAL_SPI_Init+0xc8>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	699b      	ldr	r3, [r3, #24]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d009      	beq.n	8008864 <HAL_SPI_Init+0xc8>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	699b      	ldr	r3, [r3, #24]
 8008854:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008858:	d004      	beq.n	8008864 <HAL_SPI_Init+0xc8>
 800885a:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800885e:	484b      	ldr	r0, [pc, #300]	; (800898c <HAL_SPI_Init+0x1f0>)
 8008860:	f7fc f89f 	bl	80049a2 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	69db      	ldr	r3, [r3, #28]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d020      	beq.n	80088ae <HAL_SPI_Init+0x112>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	69db      	ldr	r3, [r3, #28]
 8008870:	2b08      	cmp	r3, #8
 8008872:	d01c      	beq.n	80088ae <HAL_SPI_Init+0x112>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	69db      	ldr	r3, [r3, #28]
 8008878:	2b10      	cmp	r3, #16
 800887a:	d018      	beq.n	80088ae <HAL_SPI_Init+0x112>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	69db      	ldr	r3, [r3, #28]
 8008880:	2b18      	cmp	r3, #24
 8008882:	d014      	beq.n	80088ae <HAL_SPI_Init+0x112>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	69db      	ldr	r3, [r3, #28]
 8008888:	2b20      	cmp	r3, #32
 800888a:	d010      	beq.n	80088ae <HAL_SPI_Init+0x112>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	69db      	ldr	r3, [r3, #28]
 8008890:	2b28      	cmp	r3, #40	; 0x28
 8008892:	d00c      	beq.n	80088ae <HAL_SPI_Init+0x112>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	69db      	ldr	r3, [r3, #28]
 8008898:	2b30      	cmp	r3, #48	; 0x30
 800889a:	d008      	beq.n	80088ae <HAL_SPI_Init+0x112>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	69db      	ldr	r3, [r3, #28]
 80088a0:	2b38      	cmp	r3, #56	; 0x38
 80088a2:	d004      	beq.n	80088ae <HAL_SPI_Init+0x112>
 80088a4:	f240 1147 	movw	r1, #327	; 0x147
 80088a8:	4838      	ldr	r0, [pc, #224]	; (800898c <HAL_SPI_Init+0x1f0>)
 80088aa:	f7fc f87a 	bl	80049a2 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a1b      	ldr	r3, [r3, #32]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d008      	beq.n	80088c8 <HAL_SPI_Init+0x12c>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a1b      	ldr	r3, [r3, #32]
 80088ba:	2b80      	cmp	r3, #128	; 0x80
 80088bc:	d004      	beq.n	80088c8 <HAL_SPI_Init+0x12c>
 80088be:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80088c2:	4832      	ldr	r0, [pc, #200]	; (800898c <HAL_SPI_Init+0x1f0>)
 80088c4:	f7fc f86d 	bl	80049a2 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d008      	beq.n	80088e2 <HAL_SPI_Init+0x146>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d4:	2b10      	cmp	r3, #16
 80088d6:	d004      	beq.n	80088e2 <HAL_SPI_Init+0x146>
 80088d8:	f240 1149 	movw	r1, #329	; 0x149
 80088dc:	482b      	ldr	r0, [pc, #172]	; (800898c <HAL_SPI_Init+0x1f0>)
 80088de:	f7fc f860 	bl	80049a2 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d152      	bne.n	8008990 <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	691b      	ldr	r3, [r3, #16]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d008      	beq.n	8008904 <HAL_SPI_Init+0x168>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	691b      	ldr	r3, [r3, #16]
 80088f6:	2b02      	cmp	r3, #2
 80088f8:	d004      	beq.n	8008904 <HAL_SPI_Init+0x168>
 80088fa:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 80088fe:	4823      	ldr	r0, [pc, #140]	; (800898c <HAL_SPI_Init+0x1f0>)
 8008900:	f7fc f84f 	bl	80049a2 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	695b      	ldr	r3, [r3, #20]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d008      	beq.n	800891e <HAL_SPI_Init+0x182>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	695b      	ldr	r3, [r3, #20]
 8008910:	2b01      	cmp	r3, #1
 8008912:	d004      	beq.n	800891e <HAL_SPI_Init+0x182>
 8008914:	f240 114d 	movw	r1, #333	; 0x14d
 8008918:	481c      	ldr	r0, [pc, #112]	; (800898c <HAL_SPI_Init+0x1f0>)
 800891a:	f7fc f842 	bl	80049a2 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008926:	d125      	bne.n	8008974 <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	69db      	ldr	r3, [r3, #28]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d05a      	beq.n	80089e6 <HAL_SPI_Init+0x24a>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	69db      	ldr	r3, [r3, #28]
 8008934:	2b08      	cmp	r3, #8
 8008936:	d056      	beq.n	80089e6 <HAL_SPI_Init+0x24a>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	69db      	ldr	r3, [r3, #28]
 800893c:	2b10      	cmp	r3, #16
 800893e:	d052      	beq.n	80089e6 <HAL_SPI_Init+0x24a>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	69db      	ldr	r3, [r3, #28]
 8008944:	2b18      	cmp	r3, #24
 8008946:	d04e      	beq.n	80089e6 <HAL_SPI_Init+0x24a>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	69db      	ldr	r3, [r3, #28]
 800894c:	2b20      	cmp	r3, #32
 800894e:	d04a      	beq.n	80089e6 <HAL_SPI_Init+0x24a>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	69db      	ldr	r3, [r3, #28]
 8008954:	2b28      	cmp	r3, #40	; 0x28
 8008956:	d046      	beq.n	80089e6 <HAL_SPI_Init+0x24a>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	69db      	ldr	r3, [r3, #28]
 800895c:	2b30      	cmp	r3, #48	; 0x30
 800895e:	d042      	beq.n	80089e6 <HAL_SPI_Init+0x24a>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	69db      	ldr	r3, [r3, #28]
 8008964:	2b38      	cmp	r3, #56	; 0x38
 8008966:	d03e      	beq.n	80089e6 <HAL_SPI_Init+0x24a>
 8008968:	f240 1151 	movw	r1, #337	; 0x151
 800896c:	4807      	ldr	r0, [pc, #28]	; (800898c <HAL_SPI_Init+0x1f0>)
 800896e:	f7fc f818 	bl	80049a2 <assert_failed>
 8008972:	e038      	b.n	80089e6 <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2200      	movs	r2, #0
 8008978:	61da      	str	r2, [r3, #28]
 800897a:	e034      	b.n	80089e6 <HAL_SPI_Init+0x24a>
 800897c:	40013000 	.word	0x40013000
 8008980:	40003800 	.word	0x40003800
 8008984:	40003c00 	.word	0x40003c00
 8008988:	40013400 	.word	0x40013400
 800898c:	08012380 	.word	0x08012380
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	69db      	ldr	r3, [r3, #28]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d020      	beq.n	80089da <HAL_SPI_Init+0x23e>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	69db      	ldr	r3, [r3, #28]
 800899c:	2b08      	cmp	r3, #8
 800899e:	d01c      	beq.n	80089da <HAL_SPI_Init+0x23e>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	69db      	ldr	r3, [r3, #28]
 80089a4:	2b10      	cmp	r3, #16
 80089a6:	d018      	beq.n	80089da <HAL_SPI_Init+0x23e>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	69db      	ldr	r3, [r3, #28]
 80089ac:	2b18      	cmp	r3, #24
 80089ae:	d014      	beq.n	80089da <HAL_SPI_Init+0x23e>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	69db      	ldr	r3, [r3, #28]
 80089b4:	2b20      	cmp	r3, #32
 80089b6:	d010      	beq.n	80089da <HAL_SPI_Init+0x23e>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	69db      	ldr	r3, [r3, #28]
 80089bc:	2b28      	cmp	r3, #40	; 0x28
 80089be:	d00c      	beq.n	80089da <HAL_SPI_Init+0x23e>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	69db      	ldr	r3, [r3, #28]
 80089c4:	2b30      	cmp	r3, #48	; 0x30
 80089c6:	d008      	beq.n	80089da <HAL_SPI_Init+0x23e>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	69db      	ldr	r3, [r3, #28]
 80089cc:	2b38      	cmp	r3, #56	; 0x38
 80089ce:	d004      	beq.n	80089da <HAL_SPI_Init+0x23e>
 80089d0:	f240 115b 	movw	r1, #347	; 0x15b
 80089d4:	483a      	ldr	r0, [pc, #232]	; (8008ac0 <HAL_SPI_Init+0x324>)
 80089d6:	f7fb ffe4 	bl	80049a2 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2200      	movs	r2, #0
 80089ea:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d106      	bne.n	8008a06 <HAL_SPI_Init+0x26a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2200      	movs	r2, #0
 80089fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f7fc f8f5 	bl	8004bf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2202      	movs	r2, #2
 8008a0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	681a      	ldr	r2, [r3, #0]
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a1c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008a2e:	431a      	orrs	r2, r3
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	68db      	ldr	r3, [r3, #12]
 8008a34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a38:	431a      	orrs	r2, r3
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	f003 0302 	and.w	r3, r3, #2
 8008a42:	431a      	orrs	r2, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	695b      	ldr	r3, [r3, #20]
 8008a48:	f003 0301 	and.w	r3, r3, #1
 8008a4c:	431a      	orrs	r2, r3
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	699b      	ldr	r3, [r3, #24]
 8008a52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a56:	431a      	orrs	r2, r3
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	69db      	ldr	r3, [r3, #28]
 8008a5c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008a60:	431a      	orrs	r2, r3
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6a1b      	ldr	r3, [r3, #32]
 8008a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a6a:	ea42 0103 	orr.w	r1, r2, r3
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a72:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	430a      	orrs	r2, r1
 8008a7c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	699b      	ldr	r3, [r3, #24]
 8008a82:	0c1b      	lsrs	r3, r3, #16
 8008a84:	f003 0104 	and.w	r1, r3, #4
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a8c:	f003 0210 	and.w	r2, r3, #16
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	430a      	orrs	r2, r1
 8008a96:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	69da      	ldr	r2, [r3, #28]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008aa6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008ab6:	2300      	movs	r3, #0
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3708      	adds	r7, #8
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}
 8008ac0:	08012380 	.word	0x08012380

08008ac4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b088      	sub	sp, #32
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	603b      	str	r3, [r7, #0]
 8008ad0:	4613      	mov	r3, r2
 8008ad2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	689b      	ldr	r3, [r3, #8]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d009      	beq.n	8008af4 <HAL_SPI_Transmit+0x30>
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ae8:	d004      	beq.n	8008af4 <HAL_SPI_Transmit+0x30>
 8008aea:	f240 310a 	movw	r1, #778	; 0x30a
 8008aee:	4893      	ldr	r0, [pc, #588]	; (8008d3c <HAL_SPI_Transmit+0x278>)
 8008af0:	f7fb ff57 	bl	80049a2 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d101      	bne.n	8008b02 <HAL_SPI_Transmit+0x3e>
 8008afe:	2302      	movs	r3, #2
 8008b00:	e128      	b.n	8008d54 <HAL_SPI_Transmit+0x290>
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2201      	movs	r2, #1
 8008b06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b0a:	f7fc fd27 	bl	800555c <HAL_GetTick>
 8008b0e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008b10:	88fb      	ldrh	r3, [r7, #6]
 8008b12:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d002      	beq.n	8008b26 <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 8008b20:	2302      	movs	r3, #2
 8008b22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008b24:	e10d      	b.n	8008d42 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d002      	beq.n	8008b32 <HAL_SPI_Transmit+0x6e>
 8008b2c:	88fb      	ldrh	r3, [r7, #6]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d102      	bne.n	8008b38 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 8008b32:	2301      	movs	r3, #1
 8008b34:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008b36:	e104      	b.n	8008d42 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2203      	movs	r2, #3
 8008b3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2200      	movs	r2, #0
 8008b44:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	68ba      	ldr	r2, [r7, #8]
 8008b4a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	88fa      	ldrh	r2, [r7, #6]
 8008b50:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	88fa      	ldrh	r2, [r7, #6]
 8008b56:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2200      	movs	r2, #0
 8008b62:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2200      	movs	r2, #0
 8008b68:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	2200      	movs	r2, #0
 8008b74:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b7e:	d10f      	bne.n	8008ba0 <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	681a      	ldr	r2, [r3, #0]
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b8e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b9e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008baa:	2b40      	cmp	r3, #64	; 0x40
 8008bac:	d007      	beq.n	8008bbe <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bbc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	68db      	ldr	r3, [r3, #12]
 8008bc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bc6:	d14b      	bne.n	8008c60 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d002      	beq.n	8008bd6 <HAL_SPI_Transmit+0x112>
 8008bd0:	8afb      	ldrh	r3, [r7, #22]
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d13e      	bne.n	8008c54 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bda:	881a      	ldrh	r2, [r3, #0]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008be6:	1c9a      	adds	r2, r3, #2
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	3b01      	subs	r3, #1
 8008bf4:	b29a      	uxth	r2, r3
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008bfa:	e02b      	b.n	8008c54 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	689b      	ldr	r3, [r3, #8]
 8008c02:	f003 0302 	and.w	r3, r3, #2
 8008c06:	2b02      	cmp	r3, #2
 8008c08:	d112      	bne.n	8008c30 <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c0e:	881a      	ldrh	r2, [r3, #0]
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c1a:	1c9a      	adds	r2, r3, #2
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	3b01      	subs	r3, #1
 8008c28:	b29a      	uxth	r2, r3
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	86da      	strh	r2, [r3, #54]	; 0x36
 8008c2e:	e011      	b.n	8008c54 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c30:	f7fc fc94 	bl	800555c <HAL_GetTick>
 8008c34:	4602      	mov	r2, r0
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	1ad3      	subs	r3, r2, r3
 8008c3a:	683a      	ldr	r2, [r7, #0]
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d803      	bhi.n	8008c48 <HAL_SPI_Transmit+0x184>
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c46:	d102      	bne.n	8008c4e <HAL_SPI_Transmit+0x18a>
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d102      	bne.n	8008c54 <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 8008c4e:	2303      	movs	r3, #3
 8008c50:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008c52:	e076      	b.n	8008d42 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d1ce      	bne.n	8008bfc <HAL_SPI_Transmit+0x138>
 8008c5e:	e04c      	b.n	8008cfa <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	685b      	ldr	r3, [r3, #4]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d002      	beq.n	8008c6e <HAL_SPI_Transmit+0x1aa>
 8008c68:	8afb      	ldrh	r3, [r7, #22]
 8008c6a:	2b01      	cmp	r3, #1
 8008c6c:	d140      	bne.n	8008cf0 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	330c      	adds	r3, #12
 8008c78:	7812      	ldrb	r2, [r2, #0]
 8008c7a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c80:	1c5a      	adds	r2, r3, #1
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	3b01      	subs	r3, #1
 8008c8e:	b29a      	uxth	r2, r3
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008c94:	e02c      	b.n	8008cf0 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	689b      	ldr	r3, [r3, #8]
 8008c9c:	f003 0302 	and.w	r3, r3, #2
 8008ca0:	2b02      	cmp	r3, #2
 8008ca2:	d113      	bne.n	8008ccc <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	330c      	adds	r3, #12
 8008cae:	7812      	ldrb	r2, [r2, #0]
 8008cb0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cb6:	1c5a      	adds	r2, r3, #1
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cc0:	b29b      	uxth	r3, r3
 8008cc2:	3b01      	subs	r3, #1
 8008cc4:	b29a      	uxth	r2, r3
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	86da      	strh	r2, [r3, #54]	; 0x36
 8008cca:	e011      	b.n	8008cf0 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ccc:	f7fc fc46 	bl	800555c <HAL_GetTick>
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	69bb      	ldr	r3, [r7, #24]
 8008cd4:	1ad3      	subs	r3, r2, r3
 8008cd6:	683a      	ldr	r2, [r7, #0]
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d803      	bhi.n	8008ce4 <HAL_SPI_Transmit+0x220>
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce2:	d102      	bne.n	8008cea <HAL_SPI_Transmit+0x226>
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d102      	bne.n	8008cf0 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 8008cea:	2303      	movs	r3, #3
 8008cec:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008cee:	e028      	b.n	8008d42 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cf4:	b29b      	uxth	r3, r3
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d1cd      	bne.n	8008c96 <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008cfa:	69ba      	ldr	r2, [r7, #24]
 8008cfc:	6839      	ldr	r1, [r7, #0]
 8008cfe:	68f8      	ldr	r0, [r7, #12]
 8008d00:	f000 fbda 	bl	80094b8 <SPI_EndRxTxTransaction>
 8008d04:	4603      	mov	r3, r0
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d002      	beq.n	8008d10 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	2220      	movs	r2, #32
 8008d0e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d10a      	bne.n	8008d2e <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d18:	2300      	movs	r3, #0
 8008d1a:	613b      	str	r3, [r7, #16]
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	68db      	ldr	r3, [r3, #12]
 8008d22:	613b      	str	r3, [r7, #16]
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	613b      	str	r3, [r7, #16]
 8008d2c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d004      	beq.n	8008d40 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	77fb      	strb	r3, [r7, #31]
 8008d3a:	e002      	b.n	8008d42 <HAL_SPI_Transmit+0x27e>
 8008d3c:	08012380 	.word	0x08012380
  }

error:
 8008d40:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2201      	movs	r2, #1
 8008d46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008d52:	7ffb      	ldrb	r3, [r7, #31]
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3720      	adds	r7, #32
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b088      	sub	sp, #32
 8008d60:	af02      	add	r7, sp, #8
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	603b      	str	r3, [r7, #0]
 8008d68:	4613      	mov	r3, r2
 8008d6a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d78:	d112      	bne.n	8008da0 <HAL_SPI_Receive+0x44>
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d10e      	bne.n	8008da0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2204      	movs	r2, #4
 8008d86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008d8a:	88fa      	ldrh	r2, [r7, #6]
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	9300      	str	r3, [sp, #0]
 8008d90:	4613      	mov	r3, r2
 8008d92:	68ba      	ldr	r2, [r7, #8]
 8008d94:	68b9      	ldr	r1, [r7, #8]
 8008d96:	68f8      	ldr	r0, [r7, #12]
 8008d98:	f000 f8f2 	bl	8008f80 <HAL_SPI_TransmitReceive>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	e0ea      	b.n	8008f76 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008da6:	2b01      	cmp	r3, #1
 8008da8:	d101      	bne.n	8008dae <HAL_SPI_Receive+0x52>
 8008daa:	2302      	movs	r3, #2
 8008dac:	e0e3      	b.n	8008f76 <HAL_SPI_Receive+0x21a>
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2201      	movs	r2, #1
 8008db2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008db6:	f7fc fbd1 	bl	800555c <HAL_GetTick>
 8008dba:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d002      	beq.n	8008dce <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008dc8:	2302      	movs	r3, #2
 8008dca:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008dcc:	e0ca      	b.n	8008f64 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d002      	beq.n	8008dda <HAL_SPI_Receive+0x7e>
 8008dd4:	88fb      	ldrh	r3, [r7, #6]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d102      	bne.n	8008de0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008dde:	e0c1      	b.n	8008f64 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2204      	movs	r2, #4
 8008de4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2200      	movs	r2, #0
 8008dec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	68ba      	ldr	r2, [r7, #8]
 8008df2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	88fa      	ldrh	r2, [r7, #6]
 8008df8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	88fa      	ldrh	r2, [r7, #6]
 8008dfe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2200      	movs	r2, #0
 8008e04:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2200      	movs	r2, #0
 8008e16:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e26:	d10f      	bne.n	8008e48 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	681a      	ldr	r2, [r3, #0]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e36:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	681a      	ldr	r2, [r3, #0]
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008e46:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e52:	2b40      	cmp	r3, #64	; 0x40
 8008e54:	d007      	beq.n	8008e66 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	681a      	ldr	r2, [r3, #0]
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e64:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	68db      	ldr	r3, [r3, #12]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d162      	bne.n	8008f34 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008e6e:	e02e      	b.n	8008ece <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	689b      	ldr	r3, [r3, #8]
 8008e76:	f003 0301 	and.w	r3, r3, #1
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d115      	bne.n	8008eaa <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f103 020c 	add.w	r2, r3, #12
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e8a:	7812      	ldrb	r2, [r2, #0]
 8008e8c:	b2d2      	uxtb	r2, r2
 8008e8e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e94:	1c5a      	adds	r2, r3, #1
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	3b01      	subs	r3, #1
 8008ea2:	b29a      	uxth	r2, r3
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008ea8:	e011      	b.n	8008ece <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008eaa:	f7fc fb57 	bl	800555c <HAL_GetTick>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	1ad3      	subs	r3, r2, r3
 8008eb4:	683a      	ldr	r2, [r7, #0]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d803      	bhi.n	8008ec2 <HAL_SPI_Receive+0x166>
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ec0:	d102      	bne.n	8008ec8 <HAL_SPI_Receive+0x16c>
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d102      	bne.n	8008ece <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8008ec8:	2303      	movs	r3, #3
 8008eca:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008ecc:	e04a      	b.n	8008f64 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d1cb      	bne.n	8008e70 <HAL_SPI_Receive+0x114>
 8008ed8:	e031      	b.n	8008f3e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	f003 0301 	and.w	r3, r3, #1
 8008ee4:	2b01      	cmp	r3, #1
 8008ee6:	d113      	bne.n	8008f10 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	68da      	ldr	r2, [r3, #12]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ef2:	b292      	uxth	r2, r2
 8008ef4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008efa:	1c9a      	adds	r2, r3, #2
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	3b01      	subs	r3, #1
 8008f08:	b29a      	uxth	r2, r3
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008f0e:	e011      	b.n	8008f34 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f10:	f7fc fb24 	bl	800555c <HAL_GetTick>
 8008f14:	4602      	mov	r2, r0
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	1ad3      	subs	r3, r2, r3
 8008f1a:	683a      	ldr	r2, [r7, #0]
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d803      	bhi.n	8008f28 <HAL_SPI_Receive+0x1cc>
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f26:	d102      	bne.n	8008f2e <HAL_SPI_Receive+0x1d2>
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d102      	bne.n	8008f34 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8008f2e:	2303      	movs	r3, #3
 8008f30:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008f32:	e017      	b.n	8008f64 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1cd      	bne.n	8008eda <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008f3e:	693a      	ldr	r2, [r7, #16]
 8008f40:	6839      	ldr	r1, [r7, #0]
 8008f42:	68f8      	ldr	r0, [r7, #12]
 8008f44:	f000 fa52 	bl	80093ec <SPI_EndRxTransaction>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d002      	beq.n	8008f54 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2220      	movs	r2, #32
 8008f52:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d002      	beq.n	8008f62 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	75fb      	strb	r3, [r7, #23]
 8008f60:	e000      	b.n	8008f64 <HAL_SPI_Receive+0x208>
  }

error :
 8008f62:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2201      	movs	r2, #1
 8008f68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008f74:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	3718      	adds	r7, #24
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}
	...

08008f80 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b08c      	sub	sp, #48	; 0x30
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	60f8      	str	r0, [r7, #12]
 8008f88:	60b9      	str	r1, [r7, #8]
 8008f8a:	607a      	str	r2, [r7, #4]
 8008f8c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008f8e:	2301      	movs	r3, #1
 8008f90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008f92:	2300      	movs	r3, #0
 8008f94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d004      	beq.n	8008faa <HAL_SPI_TransmitReceive+0x2a>
 8008fa0:	f240 417e 	movw	r1, #1150	; 0x47e
 8008fa4:	4884      	ldr	r0, [pc, #528]	; (80091b8 <HAL_SPI_TransmitReceive+0x238>)
 8008fa6:	f7fb fcfc 	bl	80049a2 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d101      	bne.n	8008fb8 <HAL_SPI_TransmitReceive+0x38>
 8008fb4:	2302      	movs	r3, #2
 8008fb6:	e18d      	b.n	80092d4 <HAL_SPI_TransmitReceive+0x354>
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008fc0:	f7fc facc 	bl	800555c <HAL_GetTick>
 8008fc4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008fcc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008fd6:	887b      	ldrh	r3, [r7, #2]
 8008fd8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008fda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d00f      	beq.n	8009002 <HAL_SPI_TransmitReceive+0x82>
 8008fe2:	69fb      	ldr	r3, [r7, #28]
 8008fe4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008fe8:	d107      	bne.n	8008ffa <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d103      	bne.n	8008ffa <HAL_SPI_TransmitReceive+0x7a>
 8008ff2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008ff6:	2b04      	cmp	r3, #4
 8008ff8:	d003      	beq.n	8009002 <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 8008ffa:	2302      	movs	r3, #2
 8008ffc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009000:	e15e      	b.n	80092c0 <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d005      	beq.n	8009014 <HAL_SPI_TransmitReceive+0x94>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d002      	beq.n	8009014 <HAL_SPI_TransmitReceive+0x94>
 800900e:	887b      	ldrh	r3, [r7, #2]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d103      	bne.n	800901c <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8009014:	2301      	movs	r3, #1
 8009016:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800901a:	e151      	b.n	80092c0 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009022:	b2db      	uxtb	r3, r3
 8009024:	2b04      	cmp	r3, #4
 8009026:	d003      	beq.n	8009030 <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2205      	movs	r2, #5
 800902c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	2200      	movs	r2, #0
 8009034:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	687a      	ldr	r2, [r7, #4]
 800903a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	887a      	ldrh	r2, [r7, #2]
 8009040:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	887a      	ldrh	r2, [r7, #2]
 8009046:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	68ba      	ldr	r2, [r7, #8]
 800904c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	887a      	ldrh	r2, [r7, #2]
 8009052:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	887a      	ldrh	r2, [r7, #2]
 8009058:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	2200      	movs	r2, #0
 800905e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2200      	movs	r2, #0
 8009064:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009070:	2b40      	cmp	r3, #64	; 0x40
 8009072:	d007      	beq.n	8009084 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009082:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800908c:	d178      	bne.n	8009180 <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d002      	beq.n	800909c <HAL_SPI_TransmitReceive+0x11c>
 8009096:	8b7b      	ldrh	r3, [r7, #26]
 8009098:	2b01      	cmp	r3, #1
 800909a:	d166      	bne.n	800916a <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090a0:	881a      	ldrh	r2, [r3, #0]
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090ac:	1c9a      	adds	r2, r3, #2
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090b6:	b29b      	uxth	r3, r3
 80090b8:	3b01      	subs	r3, #1
 80090ba:	b29a      	uxth	r2, r3
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80090c0:	e053      	b.n	800916a <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	689b      	ldr	r3, [r3, #8]
 80090c8:	f003 0302 	and.w	r3, r3, #2
 80090cc:	2b02      	cmp	r3, #2
 80090ce:	d11b      	bne.n	8009108 <HAL_SPI_TransmitReceive+0x188>
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090d4:	b29b      	uxth	r3, r3
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d016      	beq.n	8009108 <HAL_SPI_TransmitReceive+0x188>
 80090da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090dc:	2b01      	cmp	r3, #1
 80090de:	d113      	bne.n	8009108 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090e4:	881a      	ldrh	r2, [r3, #0]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090f0:	1c9a      	adds	r2, r3, #2
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	3b01      	subs	r3, #1
 80090fe:	b29a      	uxth	r2, r3
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009104:	2300      	movs	r3, #0
 8009106:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	f003 0301 	and.w	r3, r3, #1
 8009112:	2b01      	cmp	r3, #1
 8009114:	d119      	bne.n	800914a <HAL_SPI_TransmitReceive+0x1ca>
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800911a:	b29b      	uxth	r3, r3
 800911c:	2b00      	cmp	r3, #0
 800911e:	d014      	beq.n	800914a <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	68da      	ldr	r2, [r3, #12]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800912a:	b292      	uxth	r2, r2
 800912c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009132:	1c9a      	adds	r2, r3, #2
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800913c:	b29b      	uxth	r3, r3
 800913e:	3b01      	subs	r3, #1
 8009140:	b29a      	uxth	r2, r3
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009146:	2301      	movs	r3, #1
 8009148:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800914a:	f7fc fa07 	bl	800555c <HAL_GetTick>
 800914e:	4602      	mov	r2, r0
 8009150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009152:	1ad3      	subs	r3, r2, r3
 8009154:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009156:	429a      	cmp	r2, r3
 8009158:	d807      	bhi.n	800916a <HAL_SPI_TransmitReceive+0x1ea>
 800915a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800915c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009160:	d003      	beq.n	800916a <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 8009162:	2303      	movs	r3, #3
 8009164:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009168:	e0aa      	b.n	80092c0 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800916e:	b29b      	uxth	r3, r3
 8009170:	2b00      	cmp	r3, #0
 8009172:	d1a6      	bne.n	80090c2 <HAL_SPI_TransmitReceive+0x142>
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009178:	b29b      	uxth	r3, r3
 800917a:	2b00      	cmp	r3, #0
 800917c:	d1a1      	bne.n	80090c2 <HAL_SPI_TransmitReceive+0x142>
 800917e:	e07f      	b.n	8009280 <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	685b      	ldr	r3, [r3, #4]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d002      	beq.n	800918e <HAL_SPI_TransmitReceive+0x20e>
 8009188:	8b7b      	ldrh	r3, [r7, #26]
 800918a:	2b01      	cmp	r3, #1
 800918c:	d16e      	bne.n	800926c <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	330c      	adds	r3, #12
 8009198:	7812      	ldrb	r2, [r2, #0]
 800919a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091a0:	1c5a      	adds	r2, r3, #1
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	3b01      	subs	r3, #1
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80091b4:	e05a      	b.n	800926c <HAL_SPI_TransmitReceive+0x2ec>
 80091b6:	bf00      	nop
 80091b8:	08012380 	.word	0x08012380
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	f003 0302 	and.w	r3, r3, #2
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	d11c      	bne.n	8009204 <HAL_SPI_TransmitReceive+0x284>
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091ce:	b29b      	uxth	r3, r3
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d017      	beq.n	8009204 <HAL_SPI_TransmitReceive+0x284>
 80091d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091d6:	2b01      	cmp	r3, #1
 80091d8:	d114      	bne.n	8009204 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	330c      	adds	r3, #12
 80091e4:	7812      	ldrb	r2, [r2, #0]
 80091e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091ec:	1c5a      	adds	r2, r3, #1
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	3b01      	subs	r3, #1
 80091fa:	b29a      	uxth	r2, r3
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009200:	2300      	movs	r3, #0
 8009202:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	f003 0301 	and.w	r3, r3, #1
 800920e:	2b01      	cmp	r3, #1
 8009210:	d119      	bne.n	8009246 <HAL_SPI_TransmitReceive+0x2c6>
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009216:	b29b      	uxth	r3, r3
 8009218:	2b00      	cmp	r3, #0
 800921a:	d014      	beq.n	8009246 <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	68da      	ldr	r2, [r3, #12]
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009226:	b2d2      	uxtb	r2, r2
 8009228:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800922e:	1c5a      	adds	r2, r3, #1
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009238:	b29b      	uxth	r3, r3
 800923a:	3b01      	subs	r3, #1
 800923c:	b29a      	uxth	r2, r3
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009242:	2301      	movs	r3, #1
 8009244:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009246:	f7fc f989 	bl	800555c <HAL_GetTick>
 800924a:	4602      	mov	r2, r0
 800924c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800924e:	1ad3      	subs	r3, r2, r3
 8009250:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009252:	429a      	cmp	r2, r3
 8009254:	d803      	bhi.n	800925e <HAL_SPI_TransmitReceive+0x2de>
 8009256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800925c:	d102      	bne.n	8009264 <HAL_SPI_TransmitReceive+0x2e4>
 800925e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009260:	2b00      	cmp	r3, #0
 8009262:	d103      	bne.n	800926c <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 8009264:	2303      	movs	r3, #3
 8009266:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800926a:	e029      	b.n	80092c0 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009270:	b29b      	uxth	r3, r3
 8009272:	2b00      	cmp	r3, #0
 8009274:	d1a2      	bne.n	80091bc <HAL_SPI_TransmitReceive+0x23c>
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800927a:	b29b      	uxth	r3, r3
 800927c:	2b00      	cmp	r3, #0
 800927e:	d19d      	bne.n	80091bc <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009280:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009282:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009284:	68f8      	ldr	r0, [r7, #12]
 8009286:	f000 f917 	bl	80094b8 <SPI_EndRxTxTransaction>
 800928a:	4603      	mov	r3, r0
 800928c:	2b00      	cmp	r3, #0
 800928e:	d006      	beq.n	800929e <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 8009290:	2301      	movs	r3, #1
 8009292:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2220      	movs	r2, #32
 800929a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800929c:	e010      	b.n	80092c0 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	689b      	ldr	r3, [r3, #8]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d10b      	bne.n	80092be <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80092a6:	2300      	movs	r3, #0
 80092a8:	617b      	str	r3, [r7, #20]
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	68db      	ldr	r3, [r3, #12]
 80092b0:	617b      	str	r3, [r7, #20]
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	617b      	str	r3, [r7, #20]
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	e000      	b.n	80092c0 <HAL_SPI_TransmitReceive+0x340>
  }

error :
 80092be:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2201      	movs	r2, #1
 80092c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2200      	movs	r2, #0
 80092cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80092d0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3730      	adds	r7, #48	; 0x30
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b088      	sub	sp, #32
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	60b9      	str	r1, [r7, #8]
 80092e6:	603b      	str	r3, [r7, #0]
 80092e8:	4613      	mov	r3, r2
 80092ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80092ec:	f7fc f936 	bl	800555c <HAL_GetTick>
 80092f0:	4602      	mov	r2, r0
 80092f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092f4:	1a9b      	subs	r3, r3, r2
 80092f6:	683a      	ldr	r2, [r7, #0]
 80092f8:	4413      	add	r3, r2
 80092fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80092fc:	f7fc f92e 	bl	800555c <HAL_GetTick>
 8009300:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009302:	4b39      	ldr	r3, [pc, #228]	; (80093e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	015b      	lsls	r3, r3, #5
 8009308:	0d1b      	lsrs	r3, r3, #20
 800930a:	69fa      	ldr	r2, [r7, #28]
 800930c:	fb02 f303 	mul.w	r3, r2, r3
 8009310:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009312:	e054      	b.n	80093be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800931a:	d050      	beq.n	80093be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800931c:	f7fc f91e 	bl	800555c <HAL_GetTick>
 8009320:	4602      	mov	r2, r0
 8009322:	69bb      	ldr	r3, [r7, #24]
 8009324:	1ad3      	subs	r3, r2, r3
 8009326:	69fa      	ldr	r2, [r7, #28]
 8009328:	429a      	cmp	r2, r3
 800932a:	d902      	bls.n	8009332 <SPI_WaitFlagStateUntilTimeout+0x56>
 800932c:	69fb      	ldr	r3, [r7, #28]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d13d      	bne.n	80093ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	685a      	ldr	r2, [r3, #4]
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009340:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800934a:	d111      	bne.n	8009370 <SPI_WaitFlagStateUntilTimeout+0x94>
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	689b      	ldr	r3, [r3, #8]
 8009350:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009354:	d004      	beq.n	8009360 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	689b      	ldr	r3, [r3, #8]
 800935a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800935e:	d107      	bne.n	8009370 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	681a      	ldr	r2, [r3, #0]
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800936e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009374:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009378:	d10f      	bne.n	800939a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	681a      	ldr	r2, [r3, #0]
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009388:	601a      	str	r2, [r3, #0]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	681a      	ldr	r2, [r3, #0]
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009398:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2201      	movs	r2, #1
 800939e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2200      	movs	r2, #0
 80093a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80093aa:	2303      	movs	r3, #3
 80093ac:	e017      	b.n	80093de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d101      	bne.n	80093b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80093b4:	2300      	movs	r3, #0
 80093b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	3b01      	subs	r3, #1
 80093bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	689a      	ldr	r2, [r3, #8]
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	4013      	ands	r3, r2
 80093c8:	68ba      	ldr	r2, [r7, #8]
 80093ca:	429a      	cmp	r2, r3
 80093cc:	bf0c      	ite	eq
 80093ce:	2301      	moveq	r3, #1
 80093d0:	2300      	movne	r3, #0
 80093d2:	b2db      	uxtb	r3, r3
 80093d4:	461a      	mov	r2, r3
 80093d6:	79fb      	ldrb	r3, [r7, #7]
 80093d8:	429a      	cmp	r2, r3
 80093da:	d19b      	bne.n	8009314 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80093dc:	2300      	movs	r3, #0
}
 80093de:	4618      	mov	r0, r3
 80093e0:	3720      	adds	r7, #32
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}
 80093e6:	bf00      	nop
 80093e8:	200001bc 	.word	0x200001bc

080093ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af02      	add	r7, sp, #8
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	60b9      	str	r1, [r7, #8]
 80093f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009400:	d111      	bne.n	8009426 <SPI_EndRxTransaction+0x3a>
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	689b      	ldr	r3, [r3, #8]
 8009406:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800940a:	d004      	beq.n	8009416 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	689b      	ldr	r3, [r3, #8]
 8009410:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009414:	d107      	bne.n	8009426 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009424:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800942e:	d12a      	bne.n	8009486 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009438:	d012      	beq.n	8009460 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	9300      	str	r3, [sp, #0]
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	2200      	movs	r2, #0
 8009442:	2180      	movs	r1, #128	; 0x80
 8009444:	68f8      	ldr	r0, [r7, #12]
 8009446:	f7ff ff49 	bl	80092dc <SPI_WaitFlagStateUntilTimeout>
 800944a:	4603      	mov	r3, r0
 800944c:	2b00      	cmp	r3, #0
 800944e:	d02d      	beq.n	80094ac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009454:	f043 0220 	orr.w	r2, r3, #32
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800945c:	2303      	movs	r3, #3
 800945e:	e026      	b.n	80094ae <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	9300      	str	r3, [sp, #0]
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	2200      	movs	r2, #0
 8009468:	2101      	movs	r1, #1
 800946a:	68f8      	ldr	r0, [r7, #12]
 800946c:	f7ff ff36 	bl	80092dc <SPI_WaitFlagStateUntilTimeout>
 8009470:	4603      	mov	r3, r0
 8009472:	2b00      	cmp	r3, #0
 8009474:	d01a      	beq.n	80094ac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800947a:	f043 0220 	orr.w	r2, r3, #32
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009482:	2303      	movs	r3, #3
 8009484:	e013      	b.n	80094ae <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	9300      	str	r3, [sp, #0]
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	2200      	movs	r2, #0
 800948e:	2101      	movs	r1, #1
 8009490:	68f8      	ldr	r0, [r7, #12]
 8009492:	f7ff ff23 	bl	80092dc <SPI_WaitFlagStateUntilTimeout>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d007      	beq.n	80094ac <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094a0:	f043 0220 	orr.w	r2, r3, #32
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80094a8:	2303      	movs	r3, #3
 80094aa:	e000      	b.n	80094ae <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80094ac:	2300      	movs	r3, #0
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3710      	adds	r7, #16
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}
	...

080094b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b088      	sub	sp, #32
 80094bc:	af02      	add	r7, sp, #8
 80094be:	60f8      	str	r0, [r7, #12]
 80094c0:	60b9      	str	r1, [r7, #8]
 80094c2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80094c4:	4b1b      	ldr	r3, [pc, #108]	; (8009534 <SPI_EndRxTxTransaction+0x7c>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a1b      	ldr	r2, [pc, #108]	; (8009538 <SPI_EndRxTxTransaction+0x80>)
 80094ca:	fba2 2303 	umull	r2, r3, r2, r3
 80094ce:	0d5b      	lsrs	r3, r3, #21
 80094d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80094d4:	fb02 f303 	mul.w	r3, r2, r3
 80094d8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094e2:	d112      	bne.n	800950a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	9300      	str	r3, [sp, #0]
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	2200      	movs	r2, #0
 80094ec:	2180      	movs	r1, #128	; 0x80
 80094ee:	68f8      	ldr	r0, [r7, #12]
 80094f0:	f7ff fef4 	bl	80092dc <SPI_WaitFlagStateUntilTimeout>
 80094f4:	4603      	mov	r3, r0
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d016      	beq.n	8009528 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094fe:	f043 0220 	orr.w	r2, r3, #32
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009506:	2303      	movs	r3, #3
 8009508:	e00f      	b.n	800952a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d00a      	beq.n	8009526 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	3b01      	subs	r3, #1
 8009514:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009520:	2b80      	cmp	r3, #128	; 0x80
 8009522:	d0f2      	beq.n	800950a <SPI_EndRxTxTransaction+0x52>
 8009524:	e000      	b.n	8009528 <SPI_EndRxTxTransaction+0x70>
        break;
 8009526:	bf00      	nop
  }

  return HAL_OK;
 8009528:	2300      	movs	r3, #0
}
 800952a:	4618      	mov	r0, r3
 800952c:	3718      	adds	r7, #24
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}
 8009532:	bf00      	nop
 8009534:	200001bc 	.word	0x200001bc
 8009538:	165e9f81 	.word	0x165e9f81

0800953c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b082      	sub	sp, #8
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d101      	bne.n	800954e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800954a:	2301      	movs	r3, #1
 800954c:	e0c5      	b.n	80096da <HAL_TIM_Base_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	4a64      	ldr	r2, [pc, #400]	; (80096e4 <HAL_TIM_Base_Init+0x1a8>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d045      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009560:	d040      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	4a60      	ldr	r2, [pc, #384]	; (80096e8 <HAL_TIM_Base_Init+0x1ac>)
 8009568:	4293      	cmp	r3, r2
 800956a:	d03b      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a5e      	ldr	r2, [pc, #376]	; (80096ec <HAL_TIM_Base_Init+0x1b0>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d036      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	4a5d      	ldr	r2, [pc, #372]	; (80096f0 <HAL_TIM_Base_Init+0x1b4>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d031      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4a5b      	ldr	r2, [pc, #364]	; (80096f4 <HAL_TIM_Base_Init+0x1b8>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d02c      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a5a      	ldr	r2, [pc, #360]	; (80096f8 <HAL_TIM_Base_Init+0x1bc>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d027      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a58      	ldr	r2, [pc, #352]	; (80096fc <HAL_TIM_Base_Init+0x1c0>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d022      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a57      	ldr	r2, [pc, #348]	; (8009700 <HAL_TIM_Base_Init+0x1c4>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d01d      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a55      	ldr	r2, [pc, #340]	; (8009704 <HAL_TIM_Base_Init+0x1c8>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d018      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4a54      	ldr	r2, [pc, #336]	; (8009708 <HAL_TIM_Base_Init+0x1cc>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d013      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4a52      	ldr	r2, [pc, #328]	; (800970c <HAL_TIM_Base_Init+0x1d0>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d00e      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4a51      	ldr	r2, [pc, #324]	; (8009710 <HAL_TIM_Base_Init+0x1d4>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d009      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	4a4f      	ldr	r2, [pc, #316]	; (8009714 <HAL_TIM_Base_Init+0x1d8>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d004      	beq.n	80095e4 <HAL_TIM_Base_Init+0xa8>
 80095da:	f240 1113 	movw	r1, #275	; 0x113
 80095de:	484e      	ldr	r0, [pc, #312]	; (8009718 <HAL_TIM_Base_Init+0x1dc>)
 80095e0:	f7fb f9df 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	689b      	ldr	r3, [r3, #8]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d014      	beq.n	8009616 <HAL_TIM_Base_Init+0xda>
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	2b10      	cmp	r3, #16
 80095f2:	d010      	beq.n	8009616 <HAL_TIM_Base_Init+0xda>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	2b20      	cmp	r3, #32
 80095fa:	d00c      	beq.n	8009616 <HAL_TIM_Base_Init+0xda>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	689b      	ldr	r3, [r3, #8]
 8009600:	2b40      	cmp	r3, #64	; 0x40
 8009602:	d008      	beq.n	8009616 <HAL_TIM_Base_Init+0xda>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	689b      	ldr	r3, [r3, #8]
 8009608:	2b60      	cmp	r3, #96	; 0x60
 800960a:	d004      	beq.n	8009616 <HAL_TIM_Base_Init+0xda>
 800960c:	f44f 718a 	mov.w	r1, #276	; 0x114
 8009610:	4841      	ldr	r0, [pc, #260]	; (8009718 <HAL_TIM_Base_Init+0x1dc>)
 8009612:	f7fb f9c6 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	691b      	ldr	r3, [r3, #16]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d00e      	beq.n	800963c <HAL_TIM_Base_Init+0x100>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	691b      	ldr	r3, [r3, #16]
 8009622:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009626:	d009      	beq.n	800963c <HAL_TIM_Base_Init+0x100>
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	691b      	ldr	r3, [r3, #16]
 800962c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009630:	d004      	beq.n	800963c <HAL_TIM_Base_Init+0x100>
 8009632:	f240 1115 	movw	r1, #277	; 0x115
 8009636:	4838      	ldr	r0, [pc, #224]	; (8009718 <HAL_TIM_Base_Init+0x1dc>)
 8009638:	f7fb f9b3 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	699b      	ldr	r3, [r3, #24]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d008      	beq.n	8009656 <HAL_TIM_Base_Init+0x11a>
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	699b      	ldr	r3, [r3, #24]
 8009648:	2b80      	cmp	r3, #128	; 0x80
 800964a:	d004      	beq.n	8009656 <HAL_TIM_Base_Init+0x11a>
 800964c:	f44f 718b 	mov.w	r1, #278	; 0x116
 8009650:	4831      	ldr	r0, [pc, #196]	; (8009718 <HAL_TIM_Base_Init+0x1dc>)
 8009652:	f7fb f9a6 	bl	80049a2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800965c:	b2db      	uxtb	r3, r3
 800965e:	2b00      	cmp	r3, #0
 8009660:	d106      	bne.n	8009670 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2200      	movs	r2, #0
 8009666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f7fb fc12 	bl	8004e94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2202      	movs	r2, #2
 8009674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681a      	ldr	r2, [r3, #0]
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	3304      	adds	r3, #4
 8009680:	4619      	mov	r1, r3
 8009682:	4610      	mov	r0, r2
 8009684:	f001 fbb8 	bl	800adf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2201      	movs	r2, #1
 8009694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2201      	movs	r2, #1
 80096a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2201      	movs	r2, #1
 80096ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2201      	movs	r2, #1
 80096b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2201      	movs	r2, #1
 80096bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2201      	movs	r2, #1
 80096c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2201      	movs	r2, #1
 80096cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2201      	movs	r2, #1
 80096d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096d8:	2300      	movs	r3, #0
}
 80096da:	4618      	mov	r0, r3
 80096dc:	3708      	adds	r7, #8
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}
 80096e2:	bf00      	nop
 80096e4:	40010000 	.word	0x40010000
 80096e8:	40000400 	.word	0x40000400
 80096ec:	40000800 	.word	0x40000800
 80096f0:	40000c00 	.word	0x40000c00
 80096f4:	40001000 	.word	0x40001000
 80096f8:	40001400 	.word	0x40001400
 80096fc:	40010400 	.word	0x40010400
 8009700:	40014000 	.word	0x40014000
 8009704:	40014400 	.word	0x40014400
 8009708:	40014800 	.word	0x40014800
 800970c:	40001800 	.word	0x40001800
 8009710:	40001c00 	.word	0x40001c00
 8009714:	40002000 	.word	0x40002000
 8009718:	080123b8 	.word	0x080123b8

0800971c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a51      	ldr	r2, [pc, #324]	; (8009870 <HAL_TIM_Base_Start_IT+0x154>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d045      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009736:	d040      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4a4d      	ldr	r2, [pc, #308]	; (8009874 <HAL_TIM_Base_Start_IT+0x158>)
 800973e:	4293      	cmp	r3, r2
 8009740:	d03b      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a4c      	ldr	r2, [pc, #304]	; (8009878 <HAL_TIM_Base_Start_IT+0x15c>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d036      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a4a      	ldr	r2, [pc, #296]	; (800987c <HAL_TIM_Base_Start_IT+0x160>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d031      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a49      	ldr	r2, [pc, #292]	; (8009880 <HAL_TIM_Base_Start_IT+0x164>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d02c      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a47      	ldr	r2, [pc, #284]	; (8009884 <HAL_TIM_Base_Start_IT+0x168>)
 8009766:	4293      	cmp	r3, r2
 8009768:	d027      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	4a46      	ldr	r2, [pc, #280]	; (8009888 <HAL_TIM_Base_Start_IT+0x16c>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d022      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4a44      	ldr	r2, [pc, #272]	; (800988c <HAL_TIM_Base_Start_IT+0x170>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d01d      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4a43      	ldr	r2, [pc, #268]	; (8009890 <HAL_TIM_Base_Start_IT+0x174>)
 8009784:	4293      	cmp	r3, r2
 8009786:	d018      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	4a41      	ldr	r2, [pc, #260]	; (8009894 <HAL_TIM_Base_Start_IT+0x178>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d013      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4a40      	ldr	r2, [pc, #256]	; (8009898 <HAL_TIM_Base_Start_IT+0x17c>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d00e      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	4a3e      	ldr	r2, [pc, #248]	; (800989c <HAL_TIM_Base_Start_IT+0x180>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d009      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	4a3d      	ldr	r2, [pc, #244]	; (80098a0 <HAL_TIM_Base_Start_IT+0x184>)
 80097ac:	4293      	cmp	r3, r2
 80097ae:	d004      	beq.n	80097ba <HAL_TIM_Base_Start_IT+0x9e>
 80097b0:	f240 11cf 	movw	r1, #463	; 0x1cf
 80097b4:	483b      	ldr	r0, [pc, #236]	; (80098a4 <HAL_TIM_Base_Start_IT+0x188>)
 80097b6:	f7fb f8f4 	bl	80049a2 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097c0:	b2db      	uxtb	r3, r3
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d001      	beq.n	80097ca <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 80097c6:	2301      	movs	r3, #1
 80097c8:	e04e      	b.n	8009868 <HAL_TIM_Base_Start_IT+0x14c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2202      	movs	r2, #2
 80097ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	68da      	ldr	r2, [r3, #12]
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f042 0201 	orr.w	r2, r2, #1
 80097e0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a22      	ldr	r2, [pc, #136]	; (8009870 <HAL_TIM_Base_Start_IT+0x154>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d022      	beq.n	8009832 <HAL_TIM_Base_Start_IT+0x116>
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097f4:	d01d      	beq.n	8009832 <HAL_TIM_Base_Start_IT+0x116>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4a1e      	ldr	r2, [pc, #120]	; (8009874 <HAL_TIM_Base_Start_IT+0x158>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d018      	beq.n	8009832 <HAL_TIM_Base_Start_IT+0x116>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a1c      	ldr	r2, [pc, #112]	; (8009878 <HAL_TIM_Base_Start_IT+0x15c>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d013      	beq.n	8009832 <HAL_TIM_Base_Start_IT+0x116>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	4a1b      	ldr	r2, [pc, #108]	; (800987c <HAL_TIM_Base_Start_IT+0x160>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d00e      	beq.n	8009832 <HAL_TIM_Base_Start_IT+0x116>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a1b      	ldr	r2, [pc, #108]	; (8009888 <HAL_TIM_Base_Start_IT+0x16c>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d009      	beq.n	8009832 <HAL_TIM_Base_Start_IT+0x116>
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4a1a      	ldr	r2, [pc, #104]	; (800988c <HAL_TIM_Base_Start_IT+0x170>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d004      	beq.n	8009832 <HAL_TIM_Base_Start_IT+0x116>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	4a1a      	ldr	r2, [pc, #104]	; (8009898 <HAL_TIM_Base_Start_IT+0x17c>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d111      	bne.n	8009856 <HAL_TIM_Base_Start_IT+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	f003 0307 	and.w	r3, r3, #7
 800983c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	2b06      	cmp	r3, #6
 8009842:	d010      	beq.n	8009866 <HAL_TIM_Base_Start_IT+0x14a>
    {
      __HAL_TIM_ENABLE(htim);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f042 0201 	orr.w	r2, r2, #1
 8009852:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009854:	e007      	b.n	8009866 <HAL_TIM_Base_Start_IT+0x14a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	681a      	ldr	r2, [r3, #0]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	f042 0201 	orr.w	r2, r2, #1
 8009864:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009866:	2300      	movs	r3, #0
}
 8009868:	4618      	mov	r0, r3
 800986a:	3710      	adds	r7, #16
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}
 8009870:	40010000 	.word	0x40010000
 8009874:	40000400 	.word	0x40000400
 8009878:	40000800 	.word	0x40000800
 800987c:	40000c00 	.word	0x40000c00
 8009880:	40001000 	.word	0x40001000
 8009884:	40001400 	.word	0x40001400
 8009888:	40010400 	.word	0x40010400
 800988c:	40014000 	.word	0x40014000
 8009890:	40014400 	.word	0x40014400
 8009894:	40014800 	.word	0x40014800
 8009898:	40001800 	.word	0x40001800
 800989c:	40001c00 	.word	0x40001c00
 80098a0:	40002000 	.word	0x40002000
 80098a4:	080123b8 	.word	0x080123b8

080098a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b082      	sub	sp, #8
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d101      	bne.n	80098ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e0c5      	b.n	8009a46 <HAL_TIM_PWM_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	4a64      	ldr	r2, [pc, #400]	; (8009a50 <HAL_TIM_PWM_Init+0x1a8>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d045      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098cc:	d040      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4a60      	ldr	r2, [pc, #384]	; (8009a54 <HAL_TIM_PWM_Init+0x1ac>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d03b      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a5e      	ldr	r2, [pc, #376]	; (8009a58 <HAL_TIM_PWM_Init+0x1b0>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d036      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a5d      	ldr	r2, [pc, #372]	; (8009a5c <HAL_TIM_PWM_Init+0x1b4>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d031      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a5b      	ldr	r2, [pc, #364]	; (8009a60 <HAL_TIM_PWM_Init+0x1b8>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d02c      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	4a5a      	ldr	r2, [pc, #360]	; (8009a64 <HAL_TIM_PWM_Init+0x1bc>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d027      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a58      	ldr	r2, [pc, #352]	; (8009a68 <HAL_TIM_PWM_Init+0x1c0>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d022      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4a57      	ldr	r2, [pc, #348]	; (8009a6c <HAL_TIM_PWM_Init+0x1c4>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d01d      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a55      	ldr	r2, [pc, #340]	; (8009a70 <HAL_TIM_PWM_Init+0x1c8>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d018      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a54      	ldr	r2, [pc, #336]	; (8009a74 <HAL_TIM_PWM_Init+0x1cc>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d013      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a52      	ldr	r2, [pc, #328]	; (8009a78 <HAL_TIM_PWM_Init+0x1d0>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d00e      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a51      	ldr	r2, [pc, #324]	; (8009a7c <HAL_TIM_PWM_Init+0x1d4>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d009      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a4f      	ldr	r2, [pc, #316]	; (8009a80 <HAL_TIM_PWM_Init+0x1d8>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d004      	beq.n	8009950 <HAL_TIM_PWM_Init+0xa8>
 8009946:	f240 5129 	movw	r1, #1321	; 0x529
 800994a:	484e      	ldr	r0, [pc, #312]	; (8009a84 <HAL_TIM_PWM_Init+0x1dc>)
 800994c:	f7fb f829 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	689b      	ldr	r3, [r3, #8]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d014      	beq.n	8009982 <HAL_TIM_PWM_Init+0xda>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	2b10      	cmp	r3, #16
 800995e:	d010      	beq.n	8009982 <HAL_TIM_PWM_Init+0xda>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	2b20      	cmp	r3, #32
 8009966:	d00c      	beq.n	8009982 <HAL_TIM_PWM_Init+0xda>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	2b40      	cmp	r3, #64	; 0x40
 800996e:	d008      	beq.n	8009982 <HAL_TIM_PWM_Init+0xda>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	2b60      	cmp	r3, #96	; 0x60
 8009976:	d004      	beq.n	8009982 <HAL_TIM_PWM_Init+0xda>
 8009978:	f240 512a 	movw	r1, #1322	; 0x52a
 800997c:	4841      	ldr	r0, [pc, #260]	; (8009a84 <HAL_TIM_PWM_Init+0x1dc>)
 800997e:	f7fb f810 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	691b      	ldr	r3, [r3, #16]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d00e      	beq.n	80099a8 <HAL_TIM_PWM_Init+0x100>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	691b      	ldr	r3, [r3, #16]
 800998e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009992:	d009      	beq.n	80099a8 <HAL_TIM_PWM_Init+0x100>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	691b      	ldr	r3, [r3, #16]
 8009998:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800999c:	d004      	beq.n	80099a8 <HAL_TIM_PWM_Init+0x100>
 800999e:	f240 512b 	movw	r1, #1323	; 0x52b
 80099a2:	4838      	ldr	r0, [pc, #224]	; (8009a84 <HAL_TIM_PWM_Init+0x1dc>)
 80099a4:	f7fa fffd 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	699b      	ldr	r3, [r3, #24]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d008      	beq.n	80099c2 <HAL_TIM_PWM_Init+0x11a>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	699b      	ldr	r3, [r3, #24]
 80099b4:	2b80      	cmp	r3, #128	; 0x80
 80099b6:	d004      	beq.n	80099c2 <HAL_TIM_PWM_Init+0x11a>
 80099b8:	f240 512c 	movw	r1, #1324	; 0x52c
 80099bc:	4831      	ldr	r0, [pc, #196]	; (8009a84 <HAL_TIM_PWM_Init+0x1dc>)
 80099be:	f7fa fff0 	bl	80049a2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099c8:	b2db      	uxtb	r3, r3
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d106      	bne.n	80099dc <HAL_TIM_PWM_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2200      	movs	r2, #0
 80099d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f7fb fabe 	bl	8004f58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2202      	movs	r2, #2
 80099e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681a      	ldr	r2, [r3, #0]
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	3304      	adds	r3, #4
 80099ec:	4619      	mov	r1, r3
 80099ee:	4610      	mov	r0, r2
 80099f0:	f001 fa02 	bl	800adf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2201      	movs	r2, #1
 80099f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2201      	movs	r2, #1
 8009a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2201      	movs	r2, #1
 8009a08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2201      	movs	r2, #1
 8009a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2201      	movs	r2, #1
 8009a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2201      	movs	r2, #1
 8009a20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2201      	movs	r2, #1
 8009a28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2201      	movs	r2, #1
 8009a38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3708      	adds	r7, #8
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
 8009a4e:	bf00      	nop
 8009a50:	40010000 	.word	0x40010000
 8009a54:	40000400 	.word	0x40000400
 8009a58:	40000800 	.word	0x40000800
 8009a5c:	40000c00 	.word	0x40000c00
 8009a60:	40001000 	.word	0x40001000
 8009a64:	40001400 	.word	0x40001400
 8009a68:	40010400 	.word	0x40010400
 8009a6c:	40014000 	.word	0x40014000
 8009a70:	40014400 	.word	0x40014400
 8009a74:	40014800 	.word	0x40014800
 8009a78:	40001800 	.word	0x40001800
 8009a7c:	40001c00 	.word	0x40001c00
 8009a80:	40002000 	.word	0x40002000
 8009a84:	080123b8 	.word	0x080123b8

08009a88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b084      	sub	sp, #16
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
 8009a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4a84      	ldr	r2, [pc, #528]	; (8009ca8 <HAL_TIM_PWM_Start+0x220>)
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d10f      	bne.n	8009abc <HAL_TIM_PWM_Start+0x34>
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	f000 809f 	beq.w	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	2b04      	cmp	r3, #4
 8009aa8:	f000 809b 	beq.w	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	2b08      	cmp	r3, #8
 8009ab0:	f000 8097 	beq.w	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	2b0c      	cmp	r3, #12
 8009ab8:	f000 8093 	beq.w	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ac4:	d10e      	bne.n	8009ae4 <HAL_TIM_PWM_Start+0x5c>
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	f000 808a 	beq.w	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	2b04      	cmp	r3, #4
 8009ad2:	f000 8086 	beq.w	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	2b08      	cmp	r3, #8
 8009ada:	f000 8082 	beq.w	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	2b0c      	cmp	r3, #12
 8009ae2:	d07e      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	4a70      	ldr	r2, [pc, #448]	; (8009cac <HAL_TIM_PWM_Start+0x224>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d10b      	bne.n	8009b06 <HAL_TIM_PWM_Start+0x7e>
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d076      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	2b04      	cmp	r3, #4
 8009af8:	d073      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	2b08      	cmp	r3, #8
 8009afe:	d070      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	2b0c      	cmp	r3, #12
 8009b04:	d06d      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4a69      	ldr	r2, [pc, #420]	; (8009cb0 <HAL_TIM_PWM_Start+0x228>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d10b      	bne.n	8009b28 <HAL_TIM_PWM_Start+0xa0>
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d065      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	2b04      	cmp	r3, #4
 8009b1a:	d062      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	2b08      	cmp	r3, #8
 8009b20:	d05f      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	2b0c      	cmp	r3, #12
 8009b26:	d05c      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4a61      	ldr	r2, [pc, #388]	; (8009cb4 <HAL_TIM_PWM_Start+0x22c>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d10b      	bne.n	8009b4a <HAL_TIM_PWM_Start+0xc2>
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d054      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	2b04      	cmp	r3, #4
 8009b3c:	d051      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	2b08      	cmp	r3, #8
 8009b42:	d04e      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	2b0c      	cmp	r3, #12
 8009b48:	d04b      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	4a5a      	ldr	r2, [pc, #360]	; (8009cb8 <HAL_TIM_PWM_Start+0x230>)
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d10b      	bne.n	8009b6c <HAL_TIM_PWM_Start+0xe4>
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d043      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	2b04      	cmp	r3, #4
 8009b5e:	d040      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	2b08      	cmp	r3, #8
 8009b64:	d03d      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	2b0c      	cmp	r3, #12
 8009b6a:	d03a      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a52      	ldr	r2, [pc, #328]	; (8009cbc <HAL_TIM_PWM_Start+0x234>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d105      	bne.n	8009b82 <HAL_TIM_PWM_Start+0xfa>
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d032      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	2b04      	cmp	r3, #4
 8009b80:	d02f      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	4a4e      	ldr	r2, [pc, #312]	; (8009cc0 <HAL_TIM_PWM_Start+0x238>)
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d102      	bne.n	8009b92 <HAL_TIM_PWM_Start+0x10a>
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d027      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4a4b      	ldr	r2, [pc, #300]	; (8009cc4 <HAL_TIM_PWM_Start+0x23c>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d102      	bne.n	8009ba2 <HAL_TIM_PWM_Start+0x11a>
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d01f      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a48      	ldr	r2, [pc, #288]	; (8009cc8 <HAL_TIM_PWM_Start+0x240>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d105      	bne.n	8009bb8 <HAL_TIM_PWM_Start+0x130>
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d017      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	2b04      	cmp	r3, #4
 8009bb6:	d014      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a43      	ldr	r2, [pc, #268]	; (8009ccc <HAL_TIM_PWM_Start+0x244>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d102      	bne.n	8009bc8 <HAL_TIM_PWM_Start+0x140>
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d00c      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	4a40      	ldr	r2, [pc, #256]	; (8009cd0 <HAL_TIM_PWM_Start+0x248>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d102      	bne.n	8009bd8 <HAL_TIM_PWM_Start+0x150>
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d004      	beq.n	8009be2 <HAL_TIM_PWM_Start+0x15a>
 8009bd8:	f240 51af 	movw	r1, #1455	; 0x5af
 8009bdc:	483d      	ldr	r0, [pc, #244]	; (8009cd4 <HAL_TIM_PWM_Start+0x24c>)
 8009bde:	f7fa fee0 	bl	80049a2 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d109      	bne.n	8009bfc <HAL_TIM_PWM_Start+0x174>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009bee:	b2db      	uxtb	r3, r3
 8009bf0:	2b01      	cmp	r3, #1
 8009bf2:	bf14      	ite	ne
 8009bf4:	2301      	movne	r3, #1
 8009bf6:	2300      	moveq	r3, #0
 8009bf8:	b2db      	uxtb	r3, r3
 8009bfa:	e022      	b.n	8009c42 <HAL_TIM_PWM_Start+0x1ba>
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	2b04      	cmp	r3, #4
 8009c00:	d109      	bne.n	8009c16 <HAL_TIM_PWM_Start+0x18e>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009c08:	b2db      	uxtb	r3, r3
 8009c0a:	2b01      	cmp	r3, #1
 8009c0c:	bf14      	ite	ne
 8009c0e:	2301      	movne	r3, #1
 8009c10:	2300      	moveq	r3, #0
 8009c12:	b2db      	uxtb	r3, r3
 8009c14:	e015      	b.n	8009c42 <HAL_TIM_PWM_Start+0x1ba>
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	2b08      	cmp	r3, #8
 8009c1a:	d109      	bne.n	8009c30 <HAL_TIM_PWM_Start+0x1a8>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	bf14      	ite	ne
 8009c28:	2301      	movne	r3, #1
 8009c2a:	2300      	moveq	r3, #0
 8009c2c:	b2db      	uxtb	r3, r3
 8009c2e:	e008      	b.n	8009c42 <HAL_TIM_PWM_Start+0x1ba>
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c36:	b2db      	uxtb	r3, r3
 8009c38:	2b01      	cmp	r3, #1
 8009c3a:	bf14      	ite	ne
 8009c3c:	2301      	movne	r3, #1
 8009c3e:	2300      	moveq	r3, #0
 8009c40:	b2db      	uxtb	r3, r3
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d001      	beq.n	8009c4a <HAL_TIM_PWM_Start+0x1c2>
  {
    return HAL_ERROR;
 8009c46:	2301      	movs	r3, #1
 8009c48:	e094      	b.n	8009d74 <HAL_TIM_PWM_Start+0x2ec>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d104      	bne.n	8009c5a <HAL_TIM_PWM_Start+0x1d2>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2202      	movs	r2, #2
 8009c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c58:	e013      	b.n	8009c82 <HAL_TIM_PWM_Start+0x1fa>
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	2b04      	cmp	r3, #4
 8009c5e:	d104      	bne.n	8009c6a <HAL_TIM_PWM_Start+0x1e2>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2202      	movs	r2, #2
 8009c64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c68:	e00b      	b.n	8009c82 <HAL_TIM_PWM_Start+0x1fa>
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	2b08      	cmp	r3, #8
 8009c6e:	d104      	bne.n	8009c7a <HAL_TIM_PWM_Start+0x1f2>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2202      	movs	r2, #2
 8009c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c78:	e003      	b.n	8009c82 <HAL_TIM_PWM_Start+0x1fa>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2202      	movs	r2, #2
 8009c7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	2201      	movs	r2, #1
 8009c88:	6839      	ldr	r1, [r7, #0]
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f001 fc28 	bl	800b4e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4a04      	ldr	r2, [pc, #16]	; (8009ca8 <HAL_TIM_PWM_Start+0x220>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d004      	beq.n	8009ca4 <HAL_TIM_PWM_Start+0x21c>
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	4a06      	ldr	r2, [pc, #24]	; (8009cb8 <HAL_TIM_PWM_Start+0x230>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d119      	bne.n	8009cd8 <HAL_TIM_PWM_Start+0x250>
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	e018      	b.n	8009cda <HAL_TIM_PWM_Start+0x252>
 8009ca8:	40010000 	.word	0x40010000
 8009cac:	40000400 	.word	0x40000400
 8009cb0:	40000800 	.word	0x40000800
 8009cb4:	40000c00 	.word	0x40000c00
 8009cb8:	40010400 	.word	0x40010400
 8009cbc:	40014000 	.word	0x40014000
 8009cc0:	40014400 	.word	0x40014400
 8009cc4:	40014800 	.word	0x40014800
 8009cc8:	40001800 	.word	0x40001800
 8009ccc:	40001c00 	.word	0x40001c00
 8009cd0:	40002000 	.word	0x40002000
 8009cd4:	080123b8 	.word	0x080123b8
 8009cd8:	2300      	movs	r3, #0
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d007      	beq.n	8009cee <HAL_TIM_PWM_Start+0x266>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009cec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	4a22      	ldr	r2, [pc, #136]	; (8009d7c <HAL_TIM_PWM_Start+0x2f4>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d022      	beq.n	8009d3e <HAL_TIM_PWM_Start+0x2b6>
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d00:	d01d      	beq.n	8009d3e <HAL_TIM_PWM_Start+0x2b6>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4a1e      	ldr	r2, [pc, #120]	; (8009d80 <HAL_TIM_PWM_Start+0x2f8>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d018      	beq.n	8009d3e <HAL_TIM_PWM_Start+0x2b6>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4a1c      	ldr	r2, [pc, #112]	; (8009d84 <HAL_TIM_PWM_Start+0x2fc>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d013      	beq.n	8009d3e <HAL_TIM_PWM_Start+0x2b6>
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	4a1b      	ldr	r2, [pc, #108]	; (8009d88 <HAL_TIM_PWM_Start+0x300>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d00e      	beq.n	8009d3e <HAL_TIM_PWM_Start+0x2b6>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	4a19      	ldr	r2, [pc, #100]	; (8009d8c <HAL_TIM_PWM_Start+0x304>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d009      	beq.n	8009d3e <HAL_TIM_PWM_Start+0x2b6>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	4a18      	ldr	r2, [pc, #96]	; (8009d90 <HAL_TIM_PWM_Start+0x308>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d004      	beq.n	8009d3e <HAL_TIM_PWM_Start+0x2b6>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	4a16      	ldr	r2, [pc, #88]	; (8009d94 <HAL_TIM_PWM_Start+0x30c>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d111      	bne.n	8009d62 <HAL_TIM_PWM_Start+0x2da>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	f003 0307 	and.w	r3, r3, #7
 8009d48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2b06      	cmp	r3, #6
 8009d4e:	d010      	beq.n	8009d72 <HAL_TIM_PWM_Start+0x2ea>
    {
      __HAL_TIM_ENABLE(htim);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	681a      	ldr	r2, [r3, #0]
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f042 0201 	orr.w	r2, r2, #1
 8009d5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d60:	e007      	b.n	8009d72 <HAL_TIM_PWM_Start+0x2ea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	681a      	ldr	r2, [r3, #0]
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f042 0201 	orr.w	r2, r2, #1
 8009d70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009d72:	2300      	movs	r3, #0
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3710      	adds	r7, #16
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}
 8009d7c:	40010000 	.word	0x40010000
 8009d80:	40000400 	.word	0x40000400
 8009d84:	40000800 	.word	0x40000800
 8009d88:	40000c00 	.word	0x40000c00
 8009d8c:	40010400 	.word	0x40010400
 8009d90:	40014000 	.word	0x40014000
 8009d94:	40001800 	.word	0x40001800

08009d98 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b086      	sub	sp, #24
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
 8009da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d101      	bne.n	8009dac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009da8:	2301      	movs	r3, #1
 8009daa:	e198      	b.n	800a0de <HAL_TIM_Encoder_Init+0x346>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4a7d      	ldr	r2, [pc, #500]	; (8009fa8 <HAL_TIM_Encoder_Init+0x210>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d027      	beq.n	8009e06 <HAL_TIM_Encoder_Init+0x6e>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009dbe:	d022      	beq.n	8009e06 <HAL_TIM_Encoder_Init+0x6e>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4a79      	ldr	r2, [pc, #484]	; (8009fac <HAL_TIM_Encoder_Init+0x214>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d01d      	beq.n	8009e06 <HAL_TIM_Encoder_Init+0x6e>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4a78      	ldr	r2, [pc, #480]	; (8009fb0 <HAL_TIM_Encoder_Init+0x218>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d018      	beq.n	8009e06 <HAL_TIM_Encoder_Init+0x6e>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4a76      	ldr	r2, [pc, #472]	; (8009fb4 <HAL_TIM_Encoder_Init+0x21c>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d013      	beq.n	8009e06 <HAL_TIM_Encoder_Init+0x6e>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	4a75      	ldr	r2, [pc, #468]	; (8009fb8 <HAL_TIM_Encoder_Init+0x220>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d00e      	beq.n	8009e06 <HAL_TIM_Encoder_Init+0x6e>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	4a73      	ldr	r2, [pc, #460]	; (8009fbc <HAL_TIM_Encoder_Init+0x224>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d009      	beq.n	8009e06 <HAL_TIM_Encoder_Init+0x6e>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a72      	ldr	r2, [pc, #456]	; (8009fc0 <HAL_TIM_Encoder_Init+0x228>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d004      	beq.n	8009e06 <HAL_TIM_Encoder_Init+0x6e>
 8009dfc:	f640 31d1 	movw	r1, #3025	; 0xbd1
 8009e00:	4870      	ldr	r0, [pc, #448]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009e02:	f7fa fdce 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	689b      	ldr	r3, [r3, #8]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d014      	beq.n	8009e38 <HAL_TIM_Encoder_Init+0xa0>
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	689b      	ldr	r3, [r3, #8]
 8009e12:	2b10      	cmp	r3, #16
 8009e14:	d010      	beq.n	8009e38 <HAL_TIM_Encoder_Init+0xa0>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	689b      	ldr	r3, [r3, #8]
 8009e1a:	2b20      	cmp	r3, #32
 8009e1c:	d00c      	beq.n	8009e38 <HAL_TIM_Encoder_Init+0xa0>
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	689b      	ldr	r3, [r3, #8]
 8009e22:	2b40      	cmp	r3, #64	; 0x40
 8009e24:	d008      	beq.n	8009e38 <HAL_TIM_Encoder_Init+0xa0>
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	689b      	ldr	r3, [r3, #8]
 8009e2a:	2b60      	cmp	r3, #96	; 0x60
 8009e2c:	d004      	beq.n	8009e38 <HAL_TIM_Encoder_Init+0xa0>
 8009e2e:	f640 31d2 	movw	r1, #3026	; 0xbd2
 8009e32:	4864      	ldr	r0, [pc, #400]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009e34:	f7fa fdb5 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	691b      	ldr	r3, [r3, #16]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d00e      	beq.n	8009e5e <HAL_TIM_Encoder_Init+0xc6>
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	691b      	ldr	r3, [r3, #16]
 8009e44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e48:	d009      	beq.n	8009e5e <HAL_TIM_Encoder_Init+0xc6>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	691b      	ldr	r3, [r3, #16]
 8009e4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e52:	d004      	beq.n	8009e5e <HAL_TIM_Encoder_Init+0xc6>
 8009e54:	f640 31d3 	movw	r1, #3027	; 0xbd3
 8009e58:	485a      	ldr	r0, [pc, #360]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009e5a:	f7fa fda2 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	699b      	ldr	r3, [r3, #24]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d008      	beq.n	8009e78 <HAL_TIM_Encoder_Init+0xe0>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	699b      	ldr	r3, [r3, #24]
 8009e6a:	2b80      	cmp	r3, #128	; 0x80
 8009e6c:	d004      	beq.n	8009e78 <HAL_TIM_Encoder_Init+0xe0>
 8009e6e:	f640 31d4 	movw	r1, #3028	; 0xbd4
 8009e72:	4854      	ldr	r0, [pc, #336]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009e74:	f7fa fd95 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d00c      	beq.n	8009e9a <HAL_TIM_Encoder_Init+0x102>
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	2b02      	cmp	r3, #2
 8009e86:	d008      	beq.n	8009e9a <HAL_TIM_Encoder_Init+0x102>
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	2b03      	cmp	r3, #3
 8009e8e:	d004      	beq.n	8009e9a <HAL_TIM_Encoder_Init+0x102>
 8009e90:	f640 31d5 	movw	r1, #3029	; 0xbd5
 8009e94:	484b      	ldr	r0, [pc, #300]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009e96:	f7fa fd84 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	2b01      	cmp	r3, #1
 8009ea0:	d00c      	beq.n	8009ebc <HAL_TIM_Encoder_Init+0x124>
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	2b02      	cmp	r3, #2
 8009ea8:	d008      	beq.n	8009ebc <HAL_TIM_Encoder_Init+0x124>
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	689b      	ldr	r3, [r3, #8]
 8009eae:	2b03      	cmp	r3, #3
 8009eb0:	d004      	beq.n	8009ebc <HAL_TIM_Encoder_Init+0x124>
 8009eb2:	f640 31d6 	movw	r1, #3030	; 0xbd6
 8009eb6:	4843      	ldr	r0, [pc, #268]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009eb8:	f7fa fd73 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	699b      	ldr	r3, [r3, #24]
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d00c      	beq.n	8009ede <HAL_TIM_Encoder_Init+0x146>
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	699b      	ldr	r3, [r3, #24]
 8009ec8:	2b02      	cmp	r3, #2
 8009eca:	d008      	beq.n	8009ede <HAL_TIM_Encoder_Init+0x146>
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	699b      	ldr	r3, [r3, #24]
 8009ed0:	2b03      	cmp	r3, #3
 8009ed2:	d004      	beq.n	8009ede <HAL_TIM_Encoder_Init+0x146>
 8009ed4:	f640 31d7 	movw	r1, #3031	; 0xbd7
 8009ed8:	483a      	ldr	r0, [pc, #232]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009eda:	f7fa fd62 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d008      	beq.n	8009ef8 <HAL_TIM_Encoder_Init+0x160>
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	d004      	beq.n	8009ef8 <HAL_TIM_Encoder_Init+0x160>
 8009eee:	f640 31d8 	movw	r1, #3032	; 0xbd8
 8009ef2:	4834      	ldr	r0, [pc, #208]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009ef4:	f7fa fd55 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	695b      	ldr	r3, [r3, #20]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d008      	beq.n	8009f12 <HAL_TIM_Encoder_Init+0x17a>
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	695b      	ldr	r3, [r3, #20]
 8009f04:	2b02      	cmp	r3, #2
 8009f06:	d004      	beq.n	8009f12 <HAL_TIM_Encoder_Init+0x17a>
 8009f08:	f640 31d9 	movw	r1, #3033	; 0xbd9
 8009f0c:	482d      	ldr	r0, [pc, #180]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009f0e:	f7fa fd48 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	68db      	ldr	r3, [r3, #12]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d010      	beq.n	8009f3c <HAL_TIM_Encoder_Init+0x1a4>
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	68db      	ldr	r3, [r3, #12]
 8009f1e:	2b04      	cmp	r3, #4
 8009f20:	d00c      	beq.n	8009f3c <HAL_TIM_Encoder_Init+0x1a4>
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	68db      	ldr	r3, [r3, #12]
 8009f26:	2b08      	cmp	r3, #8
 8009f28:	d008      	beq.n	8009f3c <HAL_TIM_Encoder_Init+0x1a4>
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	68db      	ldr	r3, [r3, #12]
 8009f2e:	2b0c      	cmp	r3, #12
 8009f30:	d004      	beq.n	8009f3c <HAL_TIM_Encoder_Init+0x1a4>
 8009f32:	f640 31da 	movw	r1, #3034	; 0xbda
 8009f36:	4823      	ldr	r0, [pc, #140]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009f38:	f7fa fd33 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	69db      	ldr	r3, [r3, #28]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d010      	beq.n	8009f66 <HAL_TIM_Encoder_Init+0x1ce>
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	69db      	ldr	r3, [r3, #28]
 8009f48:	2b04      	cmp	r3, #4
 8009f4a:	d00c      	beq.n	8009f66 <HAL_TIM_Encoder_Init+0x1ce>
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	69db      	ldr	r3, [r3, #28]
 8009f50:	2b08      	cmp	r3, #8
 8009f52:	d008      	beq.n	8009f66 <HAL_TIM_Encoder_Init+0x1ce>
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	69db      	ldr	r3, [r3, #28]
 8009f58:	2b0c      	cmp	r3, #12
 8009f5a:	d004      	beq.n	8009f66 <HAL_TIM_Encoder_Init+0x1ce>
 8009f5c:	f640 31db 	movw	r1, #3035	; 0xbdb
 8009f60:	4818      	ldr	r0, [pc, #96]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009f62:	f7fa fd1e 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	691b      	ldr	r3, [r3, #16]
 8009f6a:	2b0f      	cmp	r3, #15
 8009f6c:	d904      	bls.n	8009f78 <HAL_TIM_Encoder_Init+0x1e0>
 8009f6e:	f640 31dc 	movw	r1, #3036	; 0xbdc
 8009f72:	4814      	ldr	r0, [pc, #80]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009f74:	f7fa fd15 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	6a1b      	ldr	r3, [r3, #32]
 8009f7c:	2b0f      	cmp	r3, #15
 8009f7e:	d904      	bls.n	8009f8a <HAL_TIM_Encoder_Init+0x1f2>
 8009f80:	f640 31dd 	movw	r1, #3037	; 0xbdd
 8009f84:	480f      	ldr	r0, [pc, #60]	; (8009fc4 <HAL_TIM_Encoder_Init+0x22c>)
 8009f86:	f7fa fd0c 	bl	80049a2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f90:	b2db      	uxtb	r3, r3
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d118      	bne.n	8009fc8 <HAL_TIM_Encoder_Init+0x230>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f7fb f802 	bl	8004fa8 <HAL_TIM_Encoder_MspInit>
 8009fa4:	e010      	b.n	8009fc8 <HAL_TIM_Encoder_Init+0x230>
 8009fa6:	bf00      	nop
 8009fa8:	40010000 	.word	0x40010000
 8009fac:	40000400 	.word	0x40000400
 8009fb0:	40000800 	.word	0x40000800
 8009fb4:	40000c00 	.word	0x40000c00
 8009fb8:	40010400 	.word	0x40010400
 8009fbc:	40014000 	.word	0x40014000
 8009fc0:	40001800 	.word	0x40001800
 8009fc4:	080123b8 	.word	0x080123b8
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2202      	movs	r2, #2
 8009fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	689b      	ldr	r3, [r3, #8]
 8009fd6:	687a      	ldr	r2, [r7, #4]
 8009fd8:	6812      	ldr	r2, [r2, #0]
 8009fda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009fde:	f023 0307 	bic.w	r3, r3, #7
 8009fe2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681a      	ldr	r2, [r3, #0]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	3304      	adds	r3, #4
 8009fec:	4619      	mov	r1, r3
 8009fee:	4610      	mov	r0, r2
 8009ff0:	f000 ff02 	bl	800adf8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	689b      	ldr	r3, [r3, #8]
 8009ffa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	699b      	ldr	r3, [r3, #24]
 800a002:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	6a1b      	ldr	r3, [r3, #32]
 800a00a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	697a      	ldr	r2, [r7, #20]
 800a012:	4313      	orrs	r3, r2
 800a014:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a01c:	f023 0303 	bic.w	r3, r3, #3
 800a020:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	689a      	ldr	r2, [r3, #8]
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	699b      	ldr	r3, [r3, #24]
 800a02a:	021b      	lsls	r3, r3, #8
 800a02c:	4313      	orrs	r3, r2
 800a02e:	693a      	ldr	r2, [r7, #16]
 800a030:	4313      	orrs	r3, r2
 800a032:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800a03a:	f023 030c 	bic.w	r3, r3, #12
 800a03e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a040:	693b      	ldr	r3, [r7, #16]
 800a042:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a046:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a04a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	68da      	ldr	r2, [r3, #12]
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	69db      	ldr	r3, [r3, #28]
 800a054:	021b      	lsls	r3, r3, #8
 800a056:	4313      	orrs	r3, r2
 800a058:	693a      	ldr	r2, [r7, #16]
 800a05a:	4313      	orrs	r3, r2
 800a05c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	691b      	ldr	r3, [r3, #16]
 800a062:	011a      	lsls	r2, r3, #4
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	6a1b      	ldr	r3, [r3, #32]
 800a068:	031b      	lsls	r3, r3, #12
 800a06a:	4313      	orrs	r3, r2
 800a06c:	693a      	ldr	r2, [r7, #16]
 800a06e:	4313      	orrs	r3, r2
 800a070:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800a078:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800a080:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	685a      	ldr	r2, [r3, #4]
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	695b      	ldr	r3, [r3, #20]
 800a08a:	011b      	lsls	r3, r3, #4
 800a08c:	4313      	orrs	r3, r2
 800a08e:	68fa      	ldr	r2, [r7, #12]
 800a090:	4313      	orrs	r3, r2
 800a092:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	697a      	ldr	r2, [r7, #20]
 800a09a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	693a      	ldr	r2, [r7, #16]
 800a0a2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	68fa      	ldr	r2, [r7, #12]
 800a0aa:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2201      	movs	r2, #1
 800a0b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2201      	movs	r2, #1
 800a0c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2201      	movs	r2, #1
 800a0d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a0dc:	2300      	movs	r3, #0
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3718      	adds	r7, #24
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	bf00      	nop

0800a0e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b082      	sub	sp, #8
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	691b      	ldr	r3, [r3, #16]
 800a0f6:	f003 0302 	and.w	r3, r3, #2
 800a0fa:	2b02      	cmp	r3, #2
 800a0fc:	d122      	bne.n	800a144 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	68db      	ldr	r3, [r3, #12]
 800a104:	f003 0302 	and.w	r3, r3, #2
 800a108:	2b02      	cmp	r3, #2
 800a10a:	d11b      	bne.n	800a144 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f06f 0202 	mvn.w	r2, #2
 800a114:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2201      	movs	r2, #1
 800a11a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	699b      	ldr	r3, [r3, #24]
 800a122:	f003 0303 	and.w	r3, r3, #3
 800a126:	2b00      	cmp	r3, #0
 800a128:	d003      	beq.n	800a132 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f000 fe46 	bl	800adbc <HAL_TIM_IC_CaptureCallback>
 800a130:	e005      	b.n	800a13e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f000 fe38 	bl	800ada8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 fe49 	bl	800add0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2200      	movs	r2, #0
 800a142:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	691b      	ldr	r3, [r3, #16]
 800a14a:	f003 0304 	and.w	r3, r3, #4
 800a14e:	2b04      	cmp	r3, #4
 800a150:	d122      	bne.n	800a198 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	68db      	ldr	r3, [r3, #12]
 800a158:	f003 0304 	and.w	r3, r3, #4
 800a15c:	2b04      	cmp	r3, #4
 800a15e:	d11b      	bne.n	800a198 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f06f 0204 	mvn.w	r2, #4
 800a168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2202      	movs	r2, #2
 800a16e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	699b      	ldr	r3, [r3, #24]
 800a176:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d003      	beq.n	800a186 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 fe1c 	bl	800adbc <HAL_TIM_IC_CaptureCallback>
 800a184:	e005      	b.n	800a192 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f000 fe0e 	bl	800ada8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 fe1f 	bl	800add0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2200      	movs	r2, #0
 800a196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	691b      	ldr	r3, [r3, #16]
 800a19e:	f003 0308 	and.w	r3, r3, #8
 800a1a2:	2b08      	cmp	r3, #8
 800a1a4:	d122      	bne.n	800a1ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	68db      	ldr	r3, [r3, #12]
 800a1ac:	f003 0308 	and.w	r3, r3, #8
 800a1b0:	2b08      	cmp	r3, #8
 800a1b2:	d11b      	bne.n	800a1ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f06f 0208 	mvn.w	r2, #8
 800a1bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2204      	movs	r2, #4
 800a1c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	69db      	ldr	r3, [r3, #28]
 800a1ca:	f003 0303 	and.w	r3, r3, #3
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d003      	beq.n	800a1da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f000 fdf2 	bl	800adbc <HAL_TIM_IC_CaptureCallback>
 800a1d8:	e005      	b.n	800a1e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	f000 fde4 	bl	800ada8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f000 fdf5 	bl	800add0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	691b      	ldr	r3, [r3, #16]
 800a1f2:	f003 0310 	and.w	r3, r3, #16
 800a1f6:	2b10      	cmp	r3, #16
 800a1f8:	d122      	bne.n	800a240 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	68db      	ldr	r3, [r3, #12]
 800a200:	f003 0310 	and.w	r3, r3, #16
 800a204:	2b10      	cmp	r3, #16
 800a206:	d11b      	bne.n	800a240 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f06f 0210 	mvn.w	r2, #16
 800a210:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2208      	movs	r2, #8
 800a216:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	69db      	ldr	r3, [r3, #28]
 800a21e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a222:	2b00      	cmp	r3, #0
 800a224:	d003      	beq.n	800a22e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 fdc8 	bl	800adbc <HAL_TIM_IC_CaptureCallback>
 800a22c:	e005      	b.n	800a23a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f000 fdba 	bl	800ada8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f000 fdcb 	bl	800add0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	2200      	movs	r2, #0
 800a23e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	691b      	ldr	r3, [r3, #16]
 800a246:	f003 0301 	and.w	r3, r3, #1
 800a24a:	2b01      	cmp	r3, #1
 800a24c:	d10e      	bne.n	800a26c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	68db      	ldr	r3, [r3, #12]
 800a254:	f003 0301 	and.w	r3, r3, #1
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d107      	bne.n	800a26c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f06f 0201 	mvn.w	r2, #1
 800a264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f7f7 f858 	bl	800131c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	691b      	ldr	r3, [r3, #16]
 800a272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a276:	2b80      	cmp	r3, #128	; 0x80
 800a278:	d10e      	bne.n	800a298 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	68db      	ldr	r3, [r3, #12]
 800a280:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a284:	2b80      	cmp	r3, #128	; 0x80
 800a286:	d107      	bne.n	800a298 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f001 fb5c 	bl	800b950 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	691b      	ldr	r3, [r3, #16]
 800a29e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2a2:	2b40      	cmp	r3, #64	; 0x40
 800a2a4:	d10e      	bne.n	800a2c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	68db      	ldr	r3, [r3, #12]
 800a2ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2b0:	2b40      	cmp	r3, #64	; 0x40
 800a2b2:	d107      	bne.n	800a2c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a2bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 fd90 	bl	800ade4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	691b      	ldr	r3, [r3, #16]
 800a2ca:	f003 0320 	and.w	r3, r3, #32
 800a2ce:	2b20      	cmp	r3, #32
 800a2d0:	d10e      	bne.n	800a2f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	68db      	ldr	r3, [r3, #12]
 800a2d8:	f003 0320 	and.w	r3, r3, #32
 800a2dc:	2b20      	cmp	r3, #32
 800a2de:	d107      	bne.n	800a2f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f06f 0220 	mvn.w	r2, #32
 800a2e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f001 fb26 	bl	800b93c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a2f0:	bf00      	nop
 800a2f2:	3708      	adds	r7, #8
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bd80      	pop	{r7, pc}

0800a2f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b086      	sub	sp, #24
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	60f8      	str	r0, [r7, #12]
 800a300:	60b9      	str	r1, [r7, #8]
 800a302:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a304:	2300      	movs	r3, #0
 800a306:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d010      	beq.n	800a330 <HAL_TIM_PWM_ConfigChannel+0x38>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2b04      	cmp	r3, #4
 800a312:	d00d      	beq.n	800a330 <HAL_TIM_PWM_ConfigChannel+0x38>
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2b08      	cmp	r3, #8
 800a318:	d00a      	beq.n	800a330 <HAL_TIM_PWM_ConfigChannel+0x38>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2b0c      	cmp	r3, #12
 800a31e:	d007      	beq.n	800a330 <HAL_TIM_PWM_ConfigChannel+0x38>
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2b3c      	cmp	r3, #60	; 0x3c
 800a324:	d004      	beq.n	800a330 <HAL_TIM_PWM_ConfigChannel+0x38>
 800a326:	f241 0177 	movw	r1, #4215	; 0x1077
 800a32a:	4883      	ldr	r0, [pc, #524]	; (800a538 <HAL_TIM_PWM_ConfigChannel+0x240>)
 800a32c:	f7fa fb39 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	2b60      	cmp	r3, #96	; 0x60
 800a336:	d008      	beq.n	800a34a <HAL_TIM_PWM_ConfigChannel+0x52>
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	2b70      	cmp	r3, #112	; 0x70
 800a33e:	d004      	beq.n	800a34a <HAL_TIM_PWM_ConfigChannel+0x52>
 800a340:	f241 0178 	movw	r1, #4216	; 0x1078
 800a344:	487c      	ldr	r0, [pc, #496]	; (800a538 <HAL_TIM_PWM_ConfigChannel+0x240>)
 800a346:	f7fa fb2c 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800a34a:	68bb      	ldr	r3, [r7, #8]
 800a34c:	689b      	ldr	r3, [r3, #8]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d008      	beq.n	800a364 <HAL_TIM_PWM_ConfigChannel+0x6c>
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	689b      	ldr	r3, [r3, #8]
 800a356:	2b02      	cmp	r3, #2
 800a358:	d004      	beq.n	800a364 <HAL_TIM_PWM_ConfigChannel+0x6c>
 800a35a:	f241 0179 	movw	r1, #4217	; 0x1079
 800a35e:	4876      	ldr	r0, [pc, #472]	; (800a538 <HAL_TIM_PWM_ConfigChannel+0x240>)
 800a360:	f7fa fb1f 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	691b      	ldr	r3, [r3, #16]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d008      	beq.n	800a37e <HAL_TIM_PWM_ConfigChannel+0x86>
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	691b      	ldr	r3, [r3, #16]
 800a370:	2b04      	cmp	r3, #4
 800a372:	d004      	beq.n	800a37e <HAL_TIM_PWM_ConfigChannel+0x86>
 800a374:	f241 017a 	movw	r1, #4218	; 0x107a
 800a378:	486f      	ldr	r0, [pc, #444]	; (800a538 <HAL_TIM_PWM_ConfigChannel+0x240>)
 800a37a:	f7fa fb12 	bl	80049a2 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a384:	2b01      	cmp	r3, #1
 800a386:	d101      	bne.n	800a38c <HAL_TIM_PWM_ConfigChannel+0x94>
 800a388:	2302      	movs	r3, #2
 800a38a:	e17c      	b.n	800a686 <HAL_TIM_PWM_ConfigChannel+0x38e>
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	2201      	movs	r2, #1
 800a390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2b0c      	cmp	r3, #12
 800a398:	f200 816d 	bhi.w	800a676 <HAL_TIM_PWM_ConfigChannel+0x37e>
 800a39c:	a201      	add	r2, pc, #4	; (adr r2, 800a3a4 <HAL_TIM_PWM_ConfigChannel+0xac>)
 800a39e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3a2:	bf00      	nop
 800a3a4:	0800a3d9 	.word	0x0800a3d9
 800a3a8:	0800a677 	.word	0x0800a677
 800a3ac:	0800a677 	.word	0x0800a677
 800a3b0:	0800a677 	.word	0x0800a677
 800a3b4:	0800a49b 	.word	0x0800a49b
 800a3b8:	0800a677 	.word	0x0800a677
 800a3bc:	0800a677 	.word	0x0800a677
 800a3c0:	0800a677 	.word	0x0800a677
 800a3c4:	0800a569 	.word	0x0800a569
 800a3c8:	0800a677 	.word	0x0800a677
 800a3cc:	0800a677 	.word	0x0800a677
 800a3d0:	0800a677 	.word	0x0800a677
 800a3d4:	0800a5ef 	.word	0x0800a5ef
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	4a57      	ldr	r2, [pc, #348]	; (800a53c <HAL_TIM_PWM_ConfigChannel+0x244>)
 800a3de:	4293      	cmp	r3, r2
 800a3e0:	d03b      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3ea:	d036      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	4a53      	ldr	r2, [pc, #332]	; (800a540 <HAL_TIM_PWM_ConfigChannel+0x248>)
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	d031      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	4a52      	ldr	r2, [pc, #328]	; (800a544 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 800a3fc:	4293      	cmp	r3, r2
 800a3fe:	d02c      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	4a50      	ldr	r2, [pc, #320]	; (800a548 <HAL_TIM_PWM_ConfigChannel+0x250>)
 800a406:	4293      	cmp	r3, r2
 800a408:	d027      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	4a4f      	ldr	r2, [pc, #316]	; (800a54c <HAL_TIM_PWM_ConfigChannel+0x254>)
 800a410:	4293      	cmp	r3, r2
 800a412:	d022      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	4a4d      	ldr	r2, [pc, #308]	; (800a550 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d01d      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4a4c      	ldr	r2, [pc, #304]	; (800a554 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d018      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4a4a      	ldr	r2, [pc, #296]	; (800a558 <HAL_TIM_PWM_ConfigChannel+0x260>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d013      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4a49      	ldr	r2, [pc, #292]	; (800a55c <HAL_TIM_PWM_ConfigChannel+0x264>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d00e      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4a47      	ldr	r2, [pc, #284]	; (800a560 <HAL_TIM_PWM_ConfigChannel+0x268>)
 800a442:	4293      	cmp	r3, r2
 800a444:	d009      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	4a46      	ldr	r2, [pc, #280]	; (800a564 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d004      	beq.n	800a45a <HAL_TIM_PWM_ConfigChannel+0x162>
 800a450:	f241 0184 	movw	r1, #4228	; 0x1084
 800a454:	4838      	ldr	r0, [pc, #224]	; (800a538 <HAL_TIM_PWM_ConfigChannel+0x240>)
 800a456:	f7fa faa4 	bl	80049a2 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	68b9      	ldr	r1, [r7, #8]
 800a460:	4618      	mov	r0, r3
 800a462:	f000 fd69 	bl	800af38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	699a      	ldr	r2, [r3, #24]
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f042 0208 	orr.w	r2, r2, #8
 800a474:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	699a      	ldr	r2, [r3, #24]
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f022 0204 	bic.w	r2, r2, #4
 800a484:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	6999      	ldr	r1, [r3, #24]
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	691a      	ldr	r2, [r3, #16]
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	430a      	orrs	r2, r1
 800a496:	619a      	str	r2, [r3, #24]
      break;
 800a498:	e0f0      	b.n	800a67c <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	4a27      	ldr	r2, [pc, #156]	; (800a53c <HAL_TIM_PWM_ConfigChannel+0x244>)
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d027      	beq.n	800a4f4 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a4ac:	d022      	beq.n	800a4f4 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	4a23      	ldr	r2, [pc, #140]	; (800a540 <HAL_TIM_PWM_ConfigChannel+0x248>)
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d01d      	beq.n	800a4f4 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	4a21      	ldr	r2, [pc, #132]	; (800a544 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d018      	beq.n	800a4f4 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	4a20      	ldr	r2, [pc, #128]	; (800a548 <HAL_TIM_PWM_ConfigChannel+0x250>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d013      	beq.n	800a4f4 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4a1e      	ldr	r2, [pc, #120]	; (800a54c <HAL_TIM_PWM_ConfigChannel+0x254>)
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d00e      	beq.n	800a4f4 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4a1d      	ldr	r2, [pc, #116]	; (800a550 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d009      	beq.n	800a4f4 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	4a1d      	ldr	r2, [pc, #116]	; (800a55c <HAL_TIM_PWM_ConfigChannel+0x264>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d004      	beq.n	800a4f4 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800a4ea:	f241 0195 	movw	r1, #4245	; 0x1095
 800a4ee:	4812      	ldr	r0, [pc, #72]	; (800a538 <HAL_TIM_PWM_ConfigChannel+0x240>)
 800a4f0:	f7fa fa57 	bl	80049a2 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	68b9      	ldr	r1, [r7, #8]
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	f000 fdb6 	bl	800b06c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	699a      	ldr	r2, [r3, #24]
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a50e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	699a      	ldr	r2, [r3, #24]
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a51e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	6999      	ldr	r1, [r3, #24]
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	691b      	ldr	r3, [r3, #16]
 800a52a:	021a      	lsls	r2, r3, #8
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	430a      	orrs	r2, r1
 800a532:	619a      	str	r2, [r3, #24]
      break;
 800a534:	e0a2      	b.n	800a67c <HAL_TIM_PWM_ConfigChannel+0x384>
 800a536:	bf00      	nop
 800a538:	080123b8 	.word	0x080123b8
 800a53c:	40010000 	.word	0x40010000
 800a540:	40000400 	.word	0x40000400
 800a544:	40000800 	.word	0x40000800
 800a548:	40000c00 	.word	0x40000c00
 800a54c:	40010400 	.word	0x40010400
 800a550:	40014000 	.word	0x40014000
 800a554:	40014400 	.word	0x40014400
 800a558:	40014800 	.word	0x40014800
 800a55c:	40001800 	.word	0x40001800
 800a560:	40001c00 	.word	0x40001c00
 800a564:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	4a48      	ldr	r2, [pc, #288]	; (800a690 <HAL_TIM_PWM_ConfigChannel+0x398>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d01d      	beq.n	800a5ae <HAL_TIM_PWM_ConfigChannel+0x2b6>
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a57a:	d018      	beq.n	800a5ae <HAL_TIM_PWM_ConfigChannel+0x2b6>
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a44      	ldr	r2, [pc, #272]	; (800a694 <HAL_TIM_PWM_ConfigChannel+0x39c>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d013      	beq.n	800a5ae <HAL_TIM_PWM_ConfigChannel+0x2b6>
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4a43      	ldr	r2, [pc, #268]	; (800a698 <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d00e      	beq.n	800a5ae <HAL_TIM_PWM_ConfigChannel+0x2b6>
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4a41      	ldr	r2, [pc, #260]	; (800a69c <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d009      	beq.n	800a5ae <HAL_TIM_PWM_ConfigChannel+0x2b6>
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	4a40      	ldr	r2, [pc, #256]	; (800a6a0 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d004      	beq.n	800a5ae <HAL_TIM_PWM_ConfigChannel+0x2b6>
 800a5a4:	f241 01a6 	movw	r1, #4262	; 0x10a6
 800a5a8:	483e      	ldr	r0, [pc, #248]	; (800a6a4 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 800a5aa:	f7fa f9fa 	bl	80049a2 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	68b9      	ldr	r1, [r7, #8]
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f000 fdf7 	bl	800b1a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	69da      	ldr	r2, [r3, #28]
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f042 0208 	orr.w	r2, r2, #8
 800a5c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	69da      	ldr	r2, [r3, #28]
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f022 0204 	bic.w	r2, r2, #4
 800a5d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	69d9      	ldr	r1, [r3, #28]
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	691a      	ldr	r2, [r3, #16]
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	430a      	orrs	r2, r1
 800a5ea:	61da      	str	r2, [r3, #28]
      break;
 800a5ec:	e046      	b.n	800a67c <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	4a27      	ldr	r2, [pc, #156]	; (800a690 <HAL_TIM_PWM_ConfigChannel+0x398>)
 800a5f4:	4293      	cmp	r3, r2
 800a5f6:	d01d      	beq.n	800a634 <HAL_TIM_PWM_ConfigChannel+0x33c>
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a600:	d018      	beq.n	800a634 <HAL_TIM_PWM_ConfigChannel+0x33c>
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	4a23      	ldr	r2, [pc, #140]	; (800a694 <HAL_TIM_PWM_ConfigChannel+0x39c>)
 800a608:	4293      	cmp	r3, r2
 800a60a:	d013      	beq.n	800a634 <HAL_TIM_PWM_ConfigChannel+0x33c>
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	4a21      	ldr	r2, [pc, #132]	; (800a698 <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 800a612:	4293      	cmp	r3, r2
 800a614:	d00e      	beq.n	800a634 <HAL_TIM_PWM_ConfigChannel+0x33c>
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	4a20      	ldr	r2, [pc, #128]	; (800a69c <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d009      	beq.n	800a634 <HAL_TIM_PWM_ConfigChannel+0x33c>
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	4a1e      	ldr	r2, [pc, #120]	; (800a6a0 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 800a626:	4293      	cmp	r3, r2
 800a628:	d004      	beq.n	800a634 <HAL_TIM_PWM_ConfigChannel+0x33c>
 800a62a:	f241 01b7 	movw	r1, #4279	; 0x10b7
 800a62e:	481d      	ldr	r0, [pc, #116]	; (800a6a4 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 800a630:	f7fa f9b7 	bl	80049a2 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	68b9      	ldr	r1, [r7, #8]
 800a63a:	4618      	mov	r0, r3
 800a63c:	f000 fe52 	bl	800b2e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	69da      	ldr	r2, [r3, #28]
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a64e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	69da      	ldr	r2, [r3, #28]
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a65e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	69d9      	ldr	r1, [r3, #28]
 800a666:	68bb      	ldr	r3, [r7, #8]
 800a668:	691b      	ldr	r3, [r3, #16]
 800a66a:	021a      	lsls	r2, r3, #8
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	430a      	orrs	r2, r1
 800a672:	61da      	str	r2, [r3, #28]
      break;
 800a674:	e002      	b.n	800a67c <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    default:
      status = HAL_ERROR;
 800a676:	2301      	movs	r3, #1
 800a678:	75fb      	strb	r3, [r7, #23]
      break;
 800a67a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	2200      	movs	r2, #0
 800a680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a684:	7dfb      	ldrb	r3, [r7, #23]
}
 800a686:	4618      	mov	r0, r3
 800a688:	3718      	adds	r7, #24
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
 800a68e:	bf00      	nop
 800a690:	40010000 	.word	0x40010000
 800a694:	40000400 	.word	0x40000400
 800a698:	40000800 	.word	0x40000800
 800a69c:	40000c00 	.word	0x40000c00
 800a6a0:	40010400 	.word	0x40010400
 800a6a4:	080123b8 	.word	0x080123b8

0800a6a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b084      	sub	sp, #16
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
 800a6b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a6bc:	2b01      	cmp	r3, #1
 800a6be:	d101      	bne.n	800a6c4 <HAL_TIM_ConfigClockSource+0x1c>
 800a6c0:	2302      	movs	r3, #2
 800a6c2:	e35c      	b.n	800ad7e <HAL_TIM_ConfigClockSource+0x6d6>
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2202      	movs	r2, #2
 800a6d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6dc:	d029      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x8a>
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6e6:	d024      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x8a>
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d020      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x8a>
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	2b10      	cmp	r3, #16
 800a6f6:	d01c      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x8a>
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	2b20      	cmp	r3, #32
 800a6fe:	d018      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x8a>
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2b30      	cmp	r3, #48	; 0x30
 800a706:	d014      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x8a>
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	2b40      	cmp	r3, #64	; 0x40
 800a70e:	d010      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x8a>
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	2b50      	cmp	r3, #80	; 0x50
 800a716:	d00c      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x8a>
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	2b60      	cmp	r3, #96	; 0x60
 800a71e:	d008      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x8a>
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	2b70      	cmp	r3, #112	; 0x70
 800a726:	d004      	beq.n	800a732 <HAL_TIM_ConfigClockSource+0x8a>
 800a728:	f241 41bb 	movw	r1, #5307	; 0x14bb
 800a72c:	4893      	ldr	r0, [pc, #588]	; (800a97c <HAL_TIM_ConfigClockSource+0x2d4>)
 800a72e:	f7fa f938 	bl	80049a2 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	689b      	ldr	r3, [r3, #8]
 800a738:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a740:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a748:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	68ba      	ldr	r2, [r7, #8]
 800a750:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a75a:	f000 812b 	beq.w	800a9b4 <HAL_TIM_ConfigClockSource+0x30c>
 800a75e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a762:	f200 82ff 	bhi.w	800ad64 <HAL_TIM_ConfigClockSource+0x6bc>
 800a766:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a76a:	d02e      	beq.n	800a7ca <HAL_TIM_ConfigClockSource+0x122>
 800a76c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a770:	f200 82f8 	bhi.w	800ad64 <HAL_TIM_ConfigClockSource+0x6bc>
 800a774:	2b70      	cmp	r3, #112	; 0x70
 800a776:	f000 8082 	beq.w	800a87e <HAL_TIM_ConfigClockSource+0x1d6>
 800a77a:	2b70      	cmp	r3, #112	; 0x70
 800a77c:	f200 82f2 	bhi.w	800ad64 <HAL_TIM_ConfigClockSource+0x6bc>
 800a780:	2b60      	cmp	r3, #96	; 0x60
 800a782:	f000 81e8 	beq.w	800ab56 <HAL_TIM_ConfigClockSource+0x4ae>
 800a786:	2b60      	cmp	r3, #96	; 0x60
 800a788:	f200 82ec 	bhi.w	800ad64 <HAL_TIM_ConfigClockSource+0x6bc>
 800a78c:	2b50      	cmp	r3, #80	; 0x50
 800a78e:	f000 8182 	beq.w	800aa96 <HAL_TIM_ConfigClockSource+0x3ee>
 800a792:	2b50      	cmp	r3, #80	; 0x50
 800a794:	f200 82e6 	bhi.w	800ad64 <HAL_TIM_ConfigClockSource+0x6bc>
 800a798:	2b40      	cmp	r3, #64	; 0x40
 800a79a:	f000 824d 	beq.w	800ac38 <HAL_TIM_ConfigClockSource+0x590>
 800a79e:	2b40      	cmp	r3, #64	; 0x40
 800a7a0:	f200 82e0 	bhi.w	800ad64 <HAL_TIM_ConfigClockSource+0x6bc>
 800a7a4:	2b30      	cmp	r3, #48	; 0x30
 800a7a6:	f000 82a7 	beq.w	800acf8 <HAL_TIM_ConfigClockSource+0x650>
 800a7aa:	2b30      	cmp	r3, #48	; 0x30
 800a7ac:	f200 82da 	bhi.w	800ad64 <HAL_TIM_ConfigClockSource+0x6bc>
 800a7b0:	2b20      	cmp	r3, #32
 800a7b2:	f000 82a1 	beq.w	800acf8 <HAL_TIM_ConfigClockSource+0x650>
 800a7b6:	2b20      	cmp	r3, #32
 800a7b8:	f200 82d4 	bhi.w	800ad64 <HAL_TIM_ConfigClockSource+0x6bc>
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	f000 829b 	beq.w	800acf8 <HAL_TIM_ConfigClockSource+0x650>
 800a7c2:	2b10      	cmp	r3, #16
 800a7c4:	f000 8298 	beq.w	800acf8 <HAL_TIM_ConfigClockSource+0x650>
 800a7c8:	e2cc      	b.n	800ad64 <HAL_TIM_ConfigClockSource+0x6bc>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	4a6c      	ldr	r2, [pc, #432]	; (800a980 <HAL_TIM_ConfigClockSource+0x2d8>)
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	f000 82ca 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7de:	f000 82c4 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4a67      	ldr	r2, [pc, #412]	; (800a984 <HAL_TIM_ConfigClockSource+0x2dc>)
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	f000 82be 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4a65      	ldr	r2, [pc, #404]	; (800a988 <HAL_TIM_ConfigClockSource+0x2e0>)
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	f000 82b8 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	4a63      	ldr	r2, [pc, #396]	; (800a98c <HAL_TIM_ConfigClockSource+0x2e4>)
 800a800:	4293      	cmp	r3, r2
 800a802:	f000 82b2 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4a61      	ldr	r2, [pc, #388]	; (800a990 <HAL_TIM_ConfigClockSource+0x2e8>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	f000 82ac 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	4a5f      	ldr	r2, [pc, #380]	; (800a994 <HAL_TIM_ConfigClockSource+0x2ec>)
 800a818:	4293      	cmp	r3, r2
 800a81a:	f000 82a6 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	4a5d      	ldr	r2, [pc, #372]	; (800a998 <HAL_TIM_ConfigClockSource+0x2f0>)
 800a824:	4293      	cmp	r3, r2
 800a826:	f000 82a0 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	4a5b      	ldr	r2, [pc, #364]	; (800a99c <HAL_TIM_ConfigClockSource+0x2f4>)
 800a830:	4293      	cmp	r3, r2
 800a832:	f000 829a 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	4a59      	ldr	r2, [pc, #356]	; (800a9a0 <HAL_TIM_ConfigClockSource+0x2f8>)
 800a83c:	4293      	cmp	r3, r2
 800a83e:	f000 8294 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	4a57      	ldr	r2, [pc, #348]	; (800a9a4 <HAL_TIM_ConfigClockSource+0x2fc>)
 800a848:	4293      	cmp	r3, r2
 800a84a:	f000 828e 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	4a55      	ldr	r2, [pc, #340]	; (800a9a8 <HAL_TIM_ConfigClockSource+0x300>)
 800a854:	4293      	cmp	r3, r2
 800a856:	f000 8288 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	4a53      	ldr	r2, [pc, #332]	; (800a9ac <HAL_TIM_ConfigClockSource+0x304>)
 800a860:	4293      	cmp	r3, r2
 800a862:	f000 8282 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	4a51      	ldr	r2, [pc, #324]	; (800a9b0 <HAL_TIM_ConfigClockSource+0x308>)
 800a86c:	4293      	cmp	r3, r2
 800a86e:	f000 827c 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
 800a872:	f241 41c7 	movw	r1, #5319	; 0x14c7
 800a876:	4841      	ldr	r0, [pc, #260]	; (800a97c <HAL_TIM_ConfigClockSource+0x2d4>)
 800a878:	f7fa f893 	bl	80049a2 <assert_failed>
      break;
 800a87c:	e275      	b.n	800ad6a <HAL_TIM_ConfigClockSource+0x6c2>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	4a3f      	ldr	r2, [pc, #252]	; (800a980 <HAL_TIM_ConfigClockSource+0x2d8>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d027      	beq.n	800a8d8 <HAL_TIM_ConfigClockSource+0x230>
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a890:	d022      	beq.n	800a8d8 <HAL_TIM_ConfigClockSource+0x230>
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	4a3b      	ldr	r2, [pc, #236]	; (800a984 <HAL_TIM_ConfigClockSource+0x2dc>)
 800a898:	4293      	cmp	r3, r2
 800a89a:	d01d      	beq.n	800a8d8 <HAL_TIM_ConfigClockSource+0x230>
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	4a39      	ldr	r2, [pc, #228]	; (800a988 <HAL_TIM_ConfigClockSource+0x2e0>)
 800a8a2:	4293      	cmp	r3, r2
 800a8a4:	d018      	beq.n	800a8d8 <HAL_TIM_ConfigClockSource+0x230>
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	4a38      	ldr	r2, [pc, #224]	; (800a98c <HAL_TIM_ConfigClockSource+0x2e4>)
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d013      	beq.n	800a8d8 <HAL_TIM_ConfigClockSource+0x230>
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	4a38      	ldr	r2, [pc, #224]	; (800a998 <HAL_TIM_ConfigClockSource+0x2f0>)
 800a8b6:	4293      	cmp	r3, r2
 800a8b8:	d00e      	beq.n	800a8d8 <HAL_TIM_ConfigClockSource+0x230>
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	4a37      	ldr	r2, [pc, #220]	; (800a99c <HAL_TIM_ConfigClockSource+0x2f4>)
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d009      	beq.n	800a8d8 <HAL_TIM_ConfigClockSource+0x230>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	4a37      	ldr	r2, [pc, #220]	; (800a9a8 <HAL_TIM_ConfigClockSource+0x300>)
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	d004      	beq.n	800a8d8 <HAL_TIM_ConfigClockSource+0x230>
 800a8ce:	f241 41ce 	movw	r1, #5326	; 0x14ce
 800a8d2:	482a      	ldr	r0, [pc, #168]	; (800a97c <HAL_TIM_ConfigClockSource+0x2d4>)
 800a8d4:	f7fa f865 	bl	80049a2 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	689b      	ldr	r3, [r3, #8]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d013      	beq.n	800a908 <HAL_TIM_ConfigClockSource+0x260>
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	689b      	ldr	r3, [r3, #8]
 800a8e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a8e8:	d00e      	beq.n	800a908 <HAL_TIM_ConfigClockSource+0x260>
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	689b      	ldr	r3, [r3, #8]
 800a8ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a8f2:	d009      	beq.n	800a908 <HAL_TIM_ConfigClockSource+0x260>
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	689b      	ldr	r3, [r3, #8]
 800a8f8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a8fc:	d004      	beq.n	800a908 <HAL_TIM_ConfigClockSource+0x260>
 800a8fe:	f241 41d1 	movw	r1, #5329	; 0x14d1
 800a902:	481e      	ldr	r0, [pc, #120]	; (800a97c <HAL_TIM_ConfigClockSource+0x2d4>)
 800a904:	f7fa f84d 	bl	80049a2 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a910:	d014      	beq.n	800a93c <HAL_TIM_ConfigClockSource+0x294>
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	685b      	ldr	r3, [r3, #4]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d010      	beq.n	800a93c <HAL_TIM_ConfigClockSource+0x294>
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d00c      	beq.n	800a93c <HAL_TIM_ConfigClockSource+0x294>
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	685b      	ldr	r3, [r3, #4]
 800a926:	2b02      	cmp	r3, #2
 800a928:	d008      	beq.n	800a93c <HAL_TIM_ConfigClockSource+0x294>
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	685b      	ldr	r3, [r3, #4]
 800a92e:	2b0a      	cmp	r3, #10
 800a930:	d004      	beq.n	800a93c <HAL_TIM_ConfigClockSource+0x294>
 800a932:	f241 41d2 	movw	r1, #5330	; 0x14d2
 800a936:	4811      	ldr	r0, [pc, #68]	; (800a97c <HAL_TIM_ConfigClockSource+0x2d4>)
 800a938:	f7fa f833 	bl	80049a2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	68db      	ldr	r3, [r3, #12]
 800a940:	2b0f      	cmp	r3, #15
 800a942:	d904      	bls.n	800a94e <HAL_TIM_ConfigClockSource+0x2a6>
 800a944:	f241 41d3 	movw	r1, #5331	; 0x14d3
 800a948:	480c      	ldr	r0, [pc, #48]	; (800a97c <HAL_TIM_ConfigClockSource+0x2d4>)
 800a94a:	f7fa f82a 	bl	80049a2 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6818      	ldr	r0, [r3, #0]
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	6899      	ldr	r1, [r3, #8]
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	685a      	ldr	r2, [r3, #4]
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	68db      	ldr	r3, [r3, #12]
 800a95e:	f000 fd9f 	bl	800b4a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	689b      	ldr	r3, [r3, #8]
 800a968:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a970:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	68ba      	ldr	r2, [r7, #8]
 800a978:	609a      	str	r2, [r3, #8]
      break;
 800a97a:	e1f7      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x6c4>
 800a97c:	080123b8 	.word	0x080123b8
 800a980:	40010000 	.word	0x40010000
 800a984:	40000400 	.word	0x40000400
 800a988:	40000800 	.word	0x40000800
 800a98c:	40000c00 	.word	0x40000c00
 800a990:	40001000 	.word	0x40001000
 800a994:	40001400 	.word	0x40001400
 800a998:	40010400 	.word	0x40010400
 800a99c:	40014000 	.word	0x40014000
 800a9a0:	40014400 	.word	0x40014400
 800a9a4:	40014800 	.word	0x40014800
 800a9a8:	40001800 	.word	0x40001800
 800a9ac:	40001c00 	.word	0x40001c00
 800a9b0:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	4a97      	ldr	r2, [pc, #604]	; (800ac18 <HAL_TIM_ConfigClockSource+0x570>)
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d01d      	beq.n	800a9fa <HAL_TIM_ConfigClockSource+0x352>
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9c6:	d018      	beq.n	800a9fa <HAL_TIM_ConfigClockSource+0x352>
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	4a93      	ldr	r2, [pc, #588]	; (800ac1c <HAL_TIM_ConfigClockSource+0x574>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d013      	beq.n	800a9fa <HAL_TIM_ConfigClockSource+0x352>
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	4a92      	ldr	r2, [pc, #584]	; (800ac20 <HAL_TIM_ConfigClockSource+0x578>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d00e      	beq.n	800a9fa <HAL_TIM_ConfigClockSource+0x352>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	4a90      	ldr	r2, [pc, #576]	; (800ac24 <HAL_TIM_ConfigClockSource+0x57c>)
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d009      	beq.n	800a9fa <HAL_TIM_ConfigClockSource+0x352>
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	4a8f      	ldr	r2, [pc, #572]	; (800ac28 <HAL_TIM_ConfigClockSource+0x580>)
 800a9ec:	4293      	cmp	r3, r2
 800a9ee:	d004      	beq.n	800a9fa <HAL_TIM_ConfigClockSource+0x352>
 800a9f0:	f241 41e6 	movw	r1, #5350	; 0x14e6
 800a9f4:	488d      	ldr	r0, [pc, #564]	; (800ac2c <HAL_TIM_ConfigClockSource+0x584>)
 800a9f6:	f7f9 ffd4 	bl	80049a2 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	689b      	ldr	r3, [r3, #8]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d013      	beq.n	800aa2a <HAL_TIM_ConfigClockSource+0x382>
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	689b      	ldr	r3, [r3, #8]
 800aa06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa0a:	d00e      	beq.n	800aa2a <HAL_TIM_ConfigClockSource+0x382>
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	689b      	ldr	r3, [r3, #8]
 800aa10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa14:	d009      	beq.n	800aa2a <HAL_TIM_ConfigClockSource+0x382>
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	689b      	ldr	r3, [r3, #8]
 800aa1a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800aa1e:	d004      	beq.n	800aa2a <HAL_TIM_ConfigClockSource+0x382>
 800aa20:	f241 41e9 	movw	r1, #5353	; 0x14e9
 800aa24:	4881      	ldr	r0, [pc, #516]	; (800ac2c <HAL_TIM_ConfigClockSource+0x584>)
 800aa26:	f7f9 ffbc 	bl	80049a2 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	685b      	ldr	r3, [r3, #4]
 800aa2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa32:	d014      	beq.n	800aa5e <HAL_TIM_ConfigClockSource+0x3b6>
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	685b      	ldr	r3, [r3, #4]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d010      	beq.n	800aa5e <HAL_TIM_ConfigClockSource+0x3b6>
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d00c      	beq.n	800aa5e <HAL_TIM_ConfigClockSource+0x3b6>
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	685b      	ldr	r3, [r3, #4]
 800aa48:	2b02      	cmp	r3, #2
 800aa4a:	d008      	beq.n	800aa5e <HAL_TIM_ConfigClockSource+0x3b6>
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	2b0a      	cmp	r3, #10
 800aa52:	d004      	beq.n	800aa5e <HAL_TIM_ConfigClockSource+0x3b6>
 800aa54:	f241 41ea 	movw	r1, #5354	; 0x14ea
 800aa58:	4874      	ldr	r0, [pc, #464]	; (800ac2c <HAL_TIM_ConfigClockSource+0x584>)
 800aa5a:	f7f9 ffa2 	bl	80049a2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	68db      	ldr	r3, [r3, #12]
 800aa62:	2b0f      	cmp	r3, #15
 800aa64:	d904      	bls.n	800aa70 <HAL_TIM_ConfigClockSource+0x3c8>
 800aa66:	f241 41eb 	movw	r1, #5355	; 0x14eb
 800aa6a:	4870      	ldr	r0, [pc, #448]	; (800ac2c <HAL_TIM_ConfigClockSource+0x584>)
 800aa6c:	f7f9 ff99 	bl	80049a2 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	6818      	ldr	r0, [r3, #0]
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	6899      	ldr	r1, [r3, #8]
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	685a      	ldr	r2, [r3, #4]
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	68db      	ldr	r3, [r3, #12]
 800aa80:	f000 fd0e 	bl	800b4a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	689a      	ldr	r2, [r3, #8]
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aa92:	609a      	str	r2, [r3, #8]
      break;
 800aa94:	e16a      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	4a5f      	ldr	r2, [pc, #380]	; (800ac18 <HAL_TIM_ConfigClockSource+0x570>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d027      	beq.n	800aaf0 <HAL_TIM_ConfigClockSource+0x448>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aaa8:	d022      	beq.n	800aaf0 <HAL_TIM_ConfigClockSource+0x448>
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	4a5b      	ldr	r2, [pc, #364]	; (800ac1c <HAL_TIM_ConfigClockSource+0x574>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d01d      	beq.n	800aaf0 <HAL_TIM_ConfigClockSource+0x448>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	4a59      	ldr	r2, [pc, #356]	; (800ac20 <HAL_TIM_ConfigClockSource+0x578>)
 800aaba:	4293      	cmp	r3, r2
 800aabc:	d018      	beq.n	800aaf0 <HAL_TIM_ConfigClockSource+0x448>
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	4a58      	ldr	r2, [pc, #352]	; (800ac24 <HAL_TIM_ConfigClockSource+0x57c>)
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d013      	beq.n	800aaf0 <HAL_TIM_ConfigClockSource+0x448>
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4a56      	ldr	r2, [pc, #344]	; (800ac28 <HAL_TIM_ConfigClockSource+0x580>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	d00e      	beq.n	800aaf0 <HAL_TIM_ConfigClockSource+0x448>
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	4a56      	ldr	r2, [pc, #344]	; (800ac30 <HAL_TIM_ConfigClockSource+0x588>)
 800aad8:	4293      	cmp	r3, r2
 800aada:	d009      	beq.n	800aaf0 <HAL_TIM_ConfigClockSource+0x448>
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	4a54      	ldr	r2, [pc, #336]	; (800ac34 <HAL_TIM_ConfigClockSource+0x58c>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d004      	beq.n	800aaf0 <HAL_TIM_ConfigClockSource+0x448>
 800aae6:	f241 41fa 	movw	r1, #5370	; 0x14fa
 800aaea:	4850      	ldr	r0, [pc, #320]	; (800ac2c <HAL_TIM_ConfigClockSource+0x584>)
 800aaec:	f7f9 ff59 	bl	80049a2 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	685b      	ldr	r3, [r3, #4]
 800aaf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aaf8:	d014      	beq.n	800ab24 <HAL_TIM_ConfigClockSource+0x47c>
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d010      	beq.n	800ab24 <HAL_TIM_ConfigClockSource+0x47c>
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	685b      	ldr	r3, [r3, #4]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d00c      	beq.n	800ab24 <HAL_TIM_ConfigClockSource+0x47c>
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	2b02      	cmp	r3, #2
 800ab10:	d008      	beq.n	800ab24 <HAL_TIM_ConfigClockSource+0x47c>
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	685b      	ldr	r3, [r3, #4]
 800ab16:	2b0a      	cmp	r3, #10
 800ab18:	d004      	beq.n	800ab24 <HAL_TIM_ConfigClockSource+0x47c>
 800ab1a:	f241 41fd 	movw	r1, #5373	; 0x14fd
 800ab1e:	4843      	ldr	r0, [pc, #268]	; (800ac2c <HAL_TIM_ConfigClockSource+0x584>)
 800ab20:	f7f9 ff3f 	bl	80049a2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	68db      	ldr	r3, [r3, #12]
 800ab28:	2b0f      	cmp	r3, #15
 800ab2a:	d904      	bls.n	800ab36 <HAL_TIM_ConfigClockSource+0x48e>
 800ab2c:	f241 41fe 	movw	r1, #5374	; 0x14fe
 800ab30:	483e      	ldr	r0, [pc, #248]	; (800ac2c <HAL_TIM_ConfigClockSource+0x584>)
 800ab32:	f7f9 ff36 	bl	80049a2 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6818      	ldr	r0, [r3, #0]
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	6859      	ldr	r1, [r3, #4]
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	68db      	ldr	r3, [r3, #12]
 800ab42:	461a      	mov	r2, r3
 800ab44:	f000 fc32 	bl	800b3ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	2150      	movs	r1, #80	; 0x50
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f000 fc8b 	bl	800b46a <TIM_ITRx_SetConfig>
      break;
 800ab54:	e10a      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	4a2f      	ldr	r2, [pc, #188]	; (800ac18 <HAL_TIM_ConfigClockSource+0x570>)
 800ab5c:	4293      	cmp	r3, r2
 800ab5e:	d027      	beq.n	800abb0 <HAL_TIM_ConfigClockSource+0x508>
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab68:	d022      	beq.n	800abb0 <HAL_TIM_ConfigClockSource+0x508>
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	4a2b      	ldr	r2, [pc, #172]	; (800ac1c <HAL_TIM_ConfigClockSource+0x574>)
 800ab70:	4293      	cmp	r3, r2
 800ab72:	d01d      	beq.n	800abb0 <HAL_TIM_ConfigClockSource+0x508>
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	4a29      	ldr	r2, [pc, #164]	; (800ac20 <HAL_TIM_ConfigClockSource+0x578>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d018      	beq.n	800abb0 <HAL_TIM_ConfigClockSource+0x508>
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	4a28      	ldr	r2, [pc, #160]	; (800ac24 <HAL_TIM_ConfigClockSource+0x57c>)
 800ab84:	4293      	cmp	r3, r2
 800ab86:	d013      	beq.n	800abb0 <HAL_TIM_ConfigClockSource+0x508>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	4a26      	ldr	r2, [pc, #152]	; (800ac28 <HAL_TIM_ConfigClockSource+0x580>)
 800ab8e:	4293      	cmp	r3, r2
 800ab90:	d00e      	beq.n	800abb0 <HAL_TIM_ConfigClockSource+0x508>
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	4a26      	ldr	r2, [pc, #152]	; (800ac30 <HAL_TIM_ConfigClockSource+0x588>)
 800ab98:	4293      	cmp	r3, r2
 800ab9a:	d009      	beq.n	800abb0 <HAL_TIM_ConfigClockSource+0x508>
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	4a24      	ldr	r2, [pc, #144]	; (800ac34 <HAL_TIM_ConfigClockSource+0x58c>)
 800aba2:	4293      	cmp	r3, r2
 800aba4:	d004      	beq.n	800abb0 <HAL_TIM_ConfigClockSource+0x508>
 800aba6:	f241 510a 	movw	r1, #5386	; 0x150a
 800abaa:	4820      	ldr	r0, [pc, #128]	; (800ac2c <HAL_TIM_ConfigClockSource+0x584>)
 800abac:	f7f9 fef9 	bl	80049a2 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	685b      	ldr	r3, [r3, #4]
 800abb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800abb8:	d014      	beq.n	800abe4 <HAL_TIM_ConfigClockSource+0x53c>
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	685b      	ldr	r3, [r3, #4]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d010      	beq.n	800abe4 <HAL_TIM_ConfigClockSource+0x53c>
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	685b      	ldr	r3, [r3, #4]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d00c      	beq.n	800abe4 <HAL_TIM_ConfigClockSource+0x53c>
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	685b      	ldr	r3, [r3, #4]
 800abce:	2b02      	cmp	r3, #2
 800abd0:	d008      	beq.n	800abe4 <HAL_TIM_ConfigClockSource+0x53c>
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	685b      	ldr	r3, [r3, #4]
 800abd6:	2b0a      	cmp	r3, #10
 800abd8:	d004      	beq.n	800abe4 <HAL_TIM_ConfigClockSource+0x53c>
 800abda:	f241 510d 	movw	r1, #5389	; 0x150d
 800abde:	4813      	ldr	r0, [pc, #76]	; (800ac2c <HAL_TIM_ConfigClockSource+0x584>)
 800abe0:	f7f9 fedf 	bl	80049a2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	68db      	ldr	r3, [r3, #12]
 800abe8:	2b0f      	cmp	r3, #15
 800abea:	d904      	bls.n	800abf6 <HAL_TIM_ConfigClockSource+0x54e>
 800abec:	f241 510e 	movw	r1, #5390	; 0x150e
 800abf0:	480e      	ldr	r0, [pc, #56]	; (800ac2c <HAL_TIM_ConfigClockSource+0x584>)
 800abf2:	f7f9 fed6 	bl	80049a2 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6818      	ldr	r0, [r3, #0]
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	6859      	ldr	r1, [r3, #4]
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	68db      	ldr	r3, [r3, #12]
 800ac02:	461a      	mov	r2, r3
 800ac04:	f000 fc01 	bl	800b40a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	2160      	movs	r1, #96	; 0x60
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f000 fc2b 	bl	800b46a <TIM_ITRx_SetConfig>
      break;
 800ac14:	e0aa      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x6c4>
 800ac16:	bf00      	nop
 800ac18:	40010000 	.word	0x40010000
 800ac1c:	40000400 	.word	0x40000400
 800ac20:	40000800 	.word	0x40000800
 800ac24:	40000c00 	.word	0x40000c00
 800ac28:	40010400 	.word	0x40010400
 800ac2c:	080123b8 	.word	0x080123b8
 800ac30:	40014000 	.word	0x40014000
 800ac34:	40001800 	.word	0x40001800
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	4a52      	ldr	r2, [pc, #328]	; (800ad88 <HAL_TIM_ConfigClockSource+0x6e0>)
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	d027      	beq.n	800ac92 <HAL_TIM_ConfigClockSource+0x5ea>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac4a:	d022      	beq.n	800ac92 <HAL_TIM_ConfigClockSource+0x5ea>
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	4a4e      	ldr	r2, [pc, #312]	; (800ad8c <HAL_TIM_ConfigClockSource+0x6e4>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d01d      	beq.n	800ac92 <HAL_TIM_ConfigClockSource+0x5ea>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4a4d      	ldr	r2, [pc, #308]	; (800ad90 <HAL_TIM_ConfigClockSource+0x6e8>)
 800ac5c:	4293      	cmp	r3, r2
 800ac5e:	d018      	beq.n	800ac92 <HAL_TIM_ConfigClockSource+0x5ea>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	4a4b      	ldr	r2, [pc, #300]	; (800ad94 <HAL_TIM_ConfigClockSource+0x6ec>)
 800ac66:	4293      	cmp	r3, r2
 800ac68:	d013      	beq.n	800ac92 <HAL_TIM_ConfigClockSource+0x5ea>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	4a4a      	ldr	r2, [pc, #296]	; (800ad98 <HAL_TIM_ConfigClockSource+0x6f0>)
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d00e      	beq.n	800ac92 <HAL_TIM_ConfigClockSource+0x5ea>
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	4a48      	ldr	r2, [pc, #288]	; (800ad9c <HAL_TIM_ConfigClockSource+0x6f4>)
 800ac7a:	4293      	cmp	r3, r2
 800ac7c:	d009      	beq.n	800ac92 <HAL_TIM_ConfigClockSource+0x5ea>
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	4a47      	ldr	r2, [pc, #284]	; (800ada0 <HAL_TIM_ConfigClockSource+0x6f8>)
 800ac84:	4293      	cmp	r3, r2
 800ac86:	d004      	beq.n	800ac92 <HAL_TIM_ConfigClockSource+0x5ea>
 800ac88:	f241 511a 	movw	r1, #5402	; 0x151a
 800ac8c:	4845      	ldr	r0, [pc, #276]	; (800ada4 <HAL_TIM_ConfigClockSource+0x6fc>)
 800ac8e:	f7f9 fe88 	bl	80049a2 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	685b      	ldr	r3, [r3, #4]
 800ac96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac9a:	d014      	beq.n	800acc6 <HAL_TIM_ConfigClockSource+0x61e>
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d010      	beq.n	800acc6 <HAL_TIM_ConfigClockSource+0x61e>
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	685b      	ldr	r3, [r3, #4]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d00c      	beq.n	800acc6 <HAL_TIM_ConfigClockSource+0x61e>
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	685b      	ldr	r3, [r3, #4]
 800acb0:	2b02      	cmp	r3, #2
 800acb2:	d008      	beq.n	800acc6 <HAL_TIM_ConfigClockSource+0x61e>
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	685b      	ldr	r3, [r3, #4]
 800acb8:	2b0a      	cmp	r3, #10
 800acba:	d004      	beq.n	800acc6 <HAL_TIM_ConfigClockSource+0x61e>
 800acbc:	f241 511d 	movw	r1, #5405	; 0x151d
 800acc0:	4838      	ldr	r0, [pc, #224]	; (800ada4 <HAL_TIM_ConfigClockSource+0x6fc>)
 800acc2:	f7f9 fe6e 	bl	80049a2 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	68db      	ldr	r3, [r3, #12]
 800acca:	2b0f      	cmp	r3, #15
 800accc:	d904      	bls.n	800acd8 <HAL_TIM_ConfigClockSource+0x630>
 800acce:	f241 511e 	movw	r1, #5406	; 0x151e
 800acd2:	4834      	ldr	r0, [pc, #208]	; (800ada4 <HAL_TIM_ConfigClockSource+0x6fc>)
 800acd4:	f7f9 fe65 	bl	80049a2 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	6818      	ldr	r0, [r3, #0]
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	6859      	ldr	r1, [r3, #4]
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	68db      	ldr	r3, [r3, #12]
 800ace4:	461a      	mov	r2, r3
 800ace6:	f000 fb61 	bl	800b3ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	2140      	movs	r1, #64	; 0x40
 800acf0:	4618      	mov	r0, r3
 800acf2:	f000 fbba 	bl	800b46a <TIM_ITRx_SetConfig>
      break;
 800acf6:	e039      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x6c4>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	4a22      	ldr	r2, [pc, #136]	; (800ad88 <HAL_TIM_ConfigClockSource+0x6e0>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d027      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x6aa>
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad0a:	d022      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x6aa>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4a1e      	ldr	r2, [pc, #120]	; (800ad8c <HAL_TIM_ConfigClockSource+0x6e4>)
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d01d      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x6aa>
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	4a1d      	ldr	r2, [pc, #116]	; (800ad90 <HAL_TIM_ConfigClockSource+0x6e8>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d018      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x6aa>
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	4a1b      	ldr	r2, [pc, #108]	; (800ad94 <HAL_TIM_ConfigClockSource+0x6ec>)
 800ad26:	4293      	cmp	r3, r2
 800ad28:	d013      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x6aa>
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	4a1a      	ldr	r2, [pc, #104]	; (800ad98 <HAL_TIM_ConfigClockSource+0x6f0>)
 800ad30:	4293      	cmp	r3, r2
 800ad32:	d00e      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x6aa>
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	4a18      	ldr	r2, [pc, #96]	; (800ad9c <HAL_TIM_ConfigClockSource+0x6f4>)
 800ad3a:	4293      	cmp	r3, r2
 800ad3c:	d009      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x6aa>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	4a17      	ldr	r2, [pc, #92]	; (800ada0 <HAL_TIM_ConfigClockSource+0x6f8>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d004      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x6aa>
 800ad48:	f241 512d 	movw	r1, #5421	; 0x152d
 800ad4c:	4815      	ldr	r0, [pc, #84]	; (800ada4 <HAL_TIM_ConfigClockSource+0x6fc>)
 800ad4e:	f7f9 fe28 	bl	80049a2 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681a      	ldr	r2, [r3, #0]
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	4619      	mov	r1, r3
 800ad5c:	4610      	mov	r0, r2
 800ad5e:	f000 fb84 	bl	800b46a <TIM_ITRx_SetConfig>
      break;
 800ad62:	e003      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x6c4>
    }

    default:
      status = HAL_ERROR;
 800ad64:	2301      	movs	r3, #1
 800ad66:	73fb      	strb	r3, [r7, #15]
      break;
 800ad68:	e000      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x6c4>
      break;
 800ad6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2201      	movs	r2, #1
 800ad70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2200      	movs	r2, #0
 800ad78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ad7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad7e:	4618      	mov	r0, r3
 800ad80:	3710      	adds	r7, #16
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}
 800ad86:	bf00      	nop
 800ad88:	40010000 	.word	0x40010000
 800ad8c:	40000400 	.word	0x40000400
 800ad90:	40000800 	.word	0x40000800
 800ad94:	40000c00 	.word	0x40000c00
 800ad98:	40010400 	.word	0x40010400
 800ad9c:	40014000 	.word	0x40014000
 800ada0:	40001800 	.word	0x40001800
 800ada4:	080123b8 	.word	0x080123b8

0800ada8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ada8:	b480      	push	{r7}
 800adaa:	b083      	sub	sp, #12
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800adb0:	bf00      	nop
 800adb2:	370c      	adds	r7, #12
 800adb4:	46bd      	mov	sp, r7
 800adb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adba:	4770      	bx	lr

0800adbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800adbc:	b480      	push	{r7}
 800adbe:	b083      	sub	sp, #12
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800adc4:	bf00      	nop
 800adc6:	370c      	adds	r7, #12
 800adc8:	46bd      	mov	sp, r7
 800adca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adce:	4770      	bx	lr

0800add0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800add0:	b480      	push	{r7}
 800add2:	b083      	sub	sp, #12
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800add8:	bf00      	nop
 800adda:	370c      	adds	r7, #12
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b083      	sub	sp, #12
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800adec:	bf00      	nop
 800adee:	370c      	adds	r7, #12
 800adf0:	46bd      	mov	sp, r7
 800adf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf6:	4770      	bx	lr

0800adf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800adf8:	b480      	push	{r7}
 800adfa:	b085      	sub	sp, #20
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
 800ae00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	4a40      	ldr	r2, [pc, #256]	; (800af0c <TIM_Base_SetConfig+0x114>)
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d013      	beq.n	800ae38 <TIM_Base_SetConfig+0x40>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae16:	d00f      	beq.n	800ae38 <TIM_Base_SetConfig+0x40>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	4a3d      	ldr	r2, [pc, #244]	; (800af10 <TIM_Base_SetConfig+0x118>)
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	d00b      	beq.n	800ae38 <TIM_Base_SetConfig+0x40>
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	4a3c      	ldr	r2, [pc, #240]	; (800af14 <TIM_Base_SetConfig+0x11c>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d007      	beq.n	800ae38 <TIM_Base_SetConfig+0x40>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	4a3b      	ldr	r2, [pc, #236]	; (800af18 <TIM_Base_SetConfig+0x120>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d003      	beq.n	800ae38 <TIM_Base_SetConfig+0x40>
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	4a3a      	ldr	r2, [pc, #232]	; (800af1c <TIM_Base_SetConfig+0x124>)
 800ae34:	4293      	cmp	r3, r2
 800ae36:	d108      	bne.n	800ae4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	685b      	ldr	r3, [r3, #4]
 800ae44:	68fa      	ldr	r2, [r7, #12]
 800ae46:	4313      	orrs	r3, r2
 800ae48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	4a2f      	ldr	r2, [pc, #188]	; (800af0c <TIM_Base_SetConfig+0x114>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d02b      	beq.n	800aeaa <TIM_Base_SetConfig+0xb2>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae58:	d027      	beq.n	800aeaa <TIM_Base_SetConfig+0xb2>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	4a2c      	ldr	r2, [pc, #176]	; (800af10 <TIM_Base_SetConfig+0x118>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d023      	beq.n	800aeaa <TIM_Base_SetConfig+0xb2>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4a2b      	ldr	r2, [pc, #172]	; (800af14 <TIM_Base_SetConfig+0x11c>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d01f      	beq.n	800aeaa <TIM_Base_SetConfig+0xb2>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4a2a      	ldr	r2, [pc, #168]	; (800af18 <TIM_Base_SetConfig+0x120>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d01b      	beq.n	800aeaa <TIM_Base_SetConfig+0xb2>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	4a29      	ldr	r2, [pc, #164]	; (800af1c <TIM_Base_SetConfig+0x124>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d017      	beq.n	800aeaa <TIM_Base_SetConfig+0xb2>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a28      	ldr	r2, [pc, #160]	; (800af20 <TIM_Base_SetConfig+0x128>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d013      	beq.n	800aeaa <TIM_Base_SetConfig+0xb2>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4a27      	ldr	r2, [pc, #156]	; (800af24 <TIM_Base_SetConfig+0x12c>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d00f      	beq.n	800aeaa <TIM_Base_SetConfig+0xb2>
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	4a26      	ldr	r2, [pc, #152]	; (800af28 <TIM_Base_SetConfig+0x130>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d00b      	beq.n	800aeaa <TIM_Base_SetConfig+0xb2>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	4a25      	ldr	r2, [pc, #148]	; (800af2c <TIM_Base_SetConfig+0x134>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d007      	beq.n	800aeaa <TIM_Base_SetConfig+0xb2>
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	4a24      	ldr	r2, [pc, #144]	; (800af30 <TIM_Base_SetConfig+0x138>)
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d003      	beq.n	800aeaa <TIM_Base_SetConfig+0xb2>
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	4a23      	ldr	r2, [pc, #140]	; (800af34 <TIM_Base_SetConfig+0x13c>)
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d108      	bne.n	800aebc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aeb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	68db      	ldr	r3, [r3, #12]
 800aeb6:	68fa      	ldr	r2, [r7, #12]
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	695b      	ldr	r3, [r3, #20]
 800aec6:	4313      	orrs	r3, r2
 800aec8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	68fa      	ldr	r2, [r7, #12]
 800aece:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	689a      	ldr	r2, [r3, #8]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	681a      	ldr	r2, [r3, #0]
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	4a0a      	ldr	r2, [pc, #40]	; (800af0c <TIM_Base_SetConfig+0x114>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d003      	beq.n	800aef0 <TIM_Base_SetConfig+0xf8>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	4a0c      	ldr	r2, [pc, #48]	; (800af1c <TIM_Base_SetConfig+0x124>)
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d103      	bne.n	800aef8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	691a      	ldr	r2, [r3, #16]
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	2201      	movs	r2, #1
 800aefc:	615a      	str	r2, [r3, #20]
}
 800aefe:	bf00      	nop
 800af00:	3714      	adds	r7, #20
 800af02:	46bd      	mov	sp, r7
 800af04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af08:	4770      	bx	lr
 800af0a:	bf00      	nop
 800af0c:	40010000 	.word	0x40010000
 800af10:	40000400 	.word	0x40000400
 800af14:	40000800 	.word	0x40000800
 800af18:	40000c00 	.word	0x40000c00
 800af1c:	40010400 	.word	0x40010400
 800af20:	40014000 	.word	0x40014000
 800af24:	40014400 	.word	0x40014400
 800af28:	40014800 	.word	0x40014800
 800af2c:	40001800 	.word	0x40001800
 800af30:	40001c00 	.word	0x40001c00
 800af34:	40002000 	.word	0x40002000

0800af38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b086      	sub	sp, #24
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6a1b      	ldr	r3, [r3, #32]
 800af46:	f023 0201 	bic.w	r2, r3, #1
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6a1b      	ldr	r3, [r3, #32]
 800af52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	685b      	ldr	r3, [r3, #4]
 800af58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	699b      	ldr	r3, [r3, #24]
 800af5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	f023 0303 	bic.w	r3, r3, #3
 800af6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af70:	683b      	ldr	r3, [r7, #0]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	68fa      	ldr	r2, [r7, #12]
 800af76:	4313      	orrs	r3, r2
 800af78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	f023 0302 	bic.w	r3, r3, #2
 800af80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	689b      	ldr	r3, [r3, #8]
 800af86:	697a      	ldr	r2, [r7, #20]
 800af88:	4313      	orrs	r3, r2
 800af8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	4a34      	ldr	r2, [pc, #208]	; (800b060 <TIM_OC1_SetConfig+0x128>)
 800af90:	4293      	cmp	r3, r2
 800af92:	d003      	beq.n	800af9c <TIM_OC1_SetConfig+0x64>
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	4a33      	ldr	r2, [pc, #204]	; (800b064 <TIM_OC1_SetConfig+0x12c>)
 800af98:	4293      	cmp	r3, r2
 800af9a:	d119      	bne.n	800afd0 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	68db      	ldr	r3, [r3, #12]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d008      	beq.n	800afb6 <TIM_OC1_SetConfig+0x7e>
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	68db      	ldr	r3, [r3, #12]
 800afa8:	2b08      	cmp	r3, #8
 800afaa:	d004      	beq.n	800afb6 <TIM_OC1_SetConfig+0x7e>
 800afac:	f641 21cb 	movw	r1, #6859	; 0x1acb
 800afb0:	482d      	ldr	r0, [pc, #180]	; (800b068 <TIM_OC1_SetConfig+0x130>)
 800afb2:	f7f9 fcf6 	bl	80049a2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	f023 0308 	bic.w	r3, r3, #8
 800afbc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	68db      	ldr	r3, [r3, #12]
 800afc2:	697a      	ldr	r2, [r7, #20]
 800afc4:	4313      	orrs	r3, r2
 800afc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800afc8:	697b      	ldr	r3, [r7, #20]
 800afca:	f023 0304 	bic.w	r3, r3, #4
 800afce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	4a23      	ldr	r2, [pc, #140]	; (800b060 <TIM_OC1_SetConfig+0x128>)
 800afd4:	4293      	cmp	r3, r2
 800afd6:	d003      	beq.n	800afe0 <TIM_OC1_SetConfig+0xa8>
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	4a22      	ldr	r2, [pc, #136]	; (800b064 <TIM_OC1_SetConfig+0x12c>)
 800afdc:	4293      	cmp	r3, r2
 800afde:	d12d      	bne.n	800b03c <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	699b      	ldr	r3, [r3, #24]
 800afe4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800afe8:	d008      	beq.n	800affc <TIM_OC1_SetConfig+0xc4>
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	699b      	ldr	r3, [r3, #24]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d004      	beq.n	800affc <TIM_OC1_SetConfig+0xc4>
 800aff2:	f641 21d8 	movw	r1, #6872	; 0x1ad8
 800aff6:	481c      	ldr	r0, [pc, #112]	; (800b068 <TIM_OC1_SetConfig+0x130>)
 800aff8:	f7f9 fcd3 	bl	80049a2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	695b      	ldr	r3, [r3, #20]
 800b000:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b004:	d008      	beq.n	800b018 <TIM_OC1_SetConfig+0xe0>
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	695b      	ldr	r3, [r3, #20]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d004      	beq.n	800b018 <TIM_OC1_SetConfig+0xe0>
 800b00e:	f641 21d9 	movw	r1, #6873	; 0x1ad9
 800b012:	4815      	ldr	r0, [pc, #84]	; (800b068 <TIM_OC1_SetConfig+0x130>)
 800b014:	f7f9 fcc5 	bl	80049a2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b01e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b026:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	695b      	ldr	r3, [r3, #20]
 800b02c:	693a      	ldr	r2, [r7, #16]
 800b02e:	4313      	orrs	r3, r2
 800b030:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	699b      	ldr	r3, [r3, #24]
 800b036:	693a      	ldr	r2, [r7, #16]
 800b038:	4313      	orrs	r3, r2
 800b03a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	693a      	ldr	r2, [r7, #16]
 800b040:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	68fa      	ldr	r2, [r7, #12]
 800b046:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	685a      	ldr	r2, [r3, #4]
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	697a      	ldr	r2, [r7, #20]
 800b054:	621a      	str	r2, [r3, #32]
}
 800b056:	bf00      	nop
 800b058:	3718      	adds	r7, #24
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}
 800b05e:	bf00      	nop
 800b060:	40010000 	.word	0x40010000
 800b064:	40010400 	.word	0x40010400
 800b068:	080123b8 	.word	0x080123b8

0800b06c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b086      	sub	sp, #24
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
 800b074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6a1b      	ldr	r3, [r3, #32]
 800b07a:	f023 0210 	bic.w	r2, r3, #16
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	6a1b      	ldr	r3, [r3, #32]
 800b086:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	699b      	ldr	r3, [r3, #24]
 800b092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b09a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b0a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	021b      	lsls	r3, r3, #8
 800b0aa:	68fa      	ldr	r2, [r7, #12]
 800b0ac:	4313      	orrs	r3, r2
 800b0ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	f023 0320 	bic.w	r3, r3, #32
 800b0b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	689b      	ldr	r3, [r3, #8]
 800b0bc:	011b      	lsls	r3, r3, #4
 800b0be:	697a      	ldr	r2, [r7, #20]
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	4a35      	ldr	r2, [pc, #212]	; (800b19c <TIM_OC2_SetConfig+0x130>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d003      	beq.n	800b0d4 <TIM_OC2_SetConfig+0x68>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	4a34      	ldr	r2, [pc, #208]	; (800b1a0 <TIM_OC2_SetConfig+0x134>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	d11a      	bne.n	800b10a <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	68db      	ldr	r3, [r3, #12]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d008      	beq.n	800b0ee <TIM_OC2_SetConfig+0x82>
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	68db      	ldr	r3, [r3, #12]
 800b0e0:	2b08      	cmp	r3, #8
 800b0e2:	d004      	beq.n	800b0ee <TIM_OC2_SetConfig+0x82>
 800b0e4:	f641 3116 	movw	r1, #6934	; 0x1b16
 800b0e8:	482e      	ldr	r0, [pc, #184]	; (800b1a4 <TIM_OC2_SetConfig+0x138>)
 800b0ea:	f7f9 fc5a 	bl	80049a2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b0ee:	697b      	ldr	r3, [r7, #20]
 800b0f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b0f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	68db      	ldr	r3, [r3, #12]
 800b0fa:	011b      	lsls	r3, r3, #4
 800b0fc:	697a      	ldr	r2, [r7, #20]
 800b0fe:	4313      	orrs	r3, r2
 800b100:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b102:	697b      	ldr	r3, [r7, #20]
 800b104:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b108:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	4a23      	ldr	r2, [pc, #140]	; (800b19c <TIM_OC2_SetConfig+0x130>)
 800b10e:	4293      	cmp	r3, r2
 800b110:	d003      	beq.n	800b11a <TIM_OC2_SetConfig+0xae>
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	4a22      	ldr	r2, [pc, #136]	; (800b1a0 <TIM_OC2_SetConfig+0x134>)
 800b116:	4293      	cmp	r3, r2
 800b118:	d12f      	bne.n	800b17a <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	699b      	ldr	r3, [r3, #24]
 800b11e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b122:	d008      	beq.n	800b136 <TIM_OC2_SetConfig+0xca>
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	699b      	ldr	r3, [r3, #24]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d004      	beq.n	800b136 <TIM_OC2_SetConfig+0xca>
 800b12c:	f641 3124 	movw	r1, #6948	; 0x1b24
 800b130:	481c      	ldr	r0, [pc, #112]	; (800b1a4 <TIM_OC2_SetConfig+0x138>)
 800b132:	f7f9 fc36 	bl	80049a2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	695b      	ldr	r3, [r3, #20]
 800b13a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b13e:	d008      	beq.n	800b152 <TIM_OC2_SetConfig+0xe6>
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	695b      	ldr	r3, [r3, #20]
 800b144:	2b00      	cmp	r3, #0
 800b146:	d004      	beq.n	800b152 <TIM_OC2_SetConfig+0xe6>
 800b148:	f641 3125 	movw	r1, #6949	; 0x1b25
 800b14c:	4815      	ldr	r0, [pc, #84]	; (800b1a4 <TIM_OC2_SetConfig+0x138>)
 800b14e:	f7f9 fc28 	bl	80049a2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b152:	693b      	ldr	r3, [r7, #16]
 800b154:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b158:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b160:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	695b      	ldr	r3, [r3, #20]
 800b166:	009b      	lsls	r3, r3, #2
 800b168:	693a      	ldr	r2, [r7, #16]
 800b16a:	4313      	orrs	r3, r2
 800b16c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	699b      	ldr	r3, [r3, #24]
 800b172:	009b      	lsls	r3, r3, #2
 800b174:	693a      	ldr	r2, [r7, #16]
 800b176:	4313      	orrs	r3, r2
 800b178:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	693a      	ldr	r2, [r7, #16]
 800b17e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	68fa      	ldr	r2, [r7, #12]
 800b184:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	685a      	ldr	r2, [r3, #4]
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	697a      	ldr	r2, [r7, #20]
 800b192:	621a      	str	r2, [r3, #32]
}
 800b194:	bf00      	nop
 800b196:	3718      	adds	r7, #24
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	40010000 	.word	0x40010000
 800b1a0:	40010400 	.word	0x40010400
 800b1a4:	080123b8 	.word	0x080123b8

0800b1a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b086      	sub	sp, #24
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
 800b1b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	6a1b      	ldr	r3, [r3, #32]
 800b1b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	6a1b      	ldr	r3, [r3, #32]
 800b1c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	685b      	ldr	r3, [r3, #4]
 800b1c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	69db      	ldr	r3, [r3, #28]
 800b1ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f023 0303 	bic.w	r3, r3, #3
 800b1de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	68fa      	ldr	r2, [r7, #12]
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b1f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	689b      	ldr	r3, [r3, #8]
 800b1f6:	021b      	lsls	r3, r3, #8
 800b1f8:	697a      	ldr	r2, [r7, #20]
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	4a35      	ldr	r2, [pc, #212]	; (800b2d8 <TIM_OC3_SetConfig+0x130>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d003      	beq.n	800b20e <TIM_OC3_SetConfig+0x66>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	4a34      	ldr	r2, [pc, #208]	; (800b2dc <TIM_OC3_SetConfig+0x134>)
 800b20a:	4293      	cmp	r3, r2
 800b20c:	d11a      	bne.n	800b244 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	68db      	ldr	r3, [r3, #12]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d008      	beq.n	800b228 <TIM_OC3_SetConfig+0x80>
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	68db      	ldr	r3, [r3, #12]
 800b21a:	2b08      	cmp	r3, #8
 800b21c:	d004      	beq.n	800b228 <TIM_OC3_SetConfig+0x80>
 800b21e:	f641 3161 	movw	r1, #7009	; 0x1b61
 800b222:	482f      	ldr	r0, [pc, #188]	; (800b2e0 <TIM_OC3_SetConfig+0x138>)
 800b224:	f7f9 fbbd 	bl	80049a2 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b228:	697b      	ldr	r3, [r7, #20]
 800b22a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b22e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	68db      	ldr	r3, [r3, #12]
 800b234:	021b      	lsls	r3, r3, #8
 800b236:	697a      	ldr	r2, [r7, #20]
 800b238:	4313      	orrs	r3, r2
 800b23a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b242:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	4a24      	ldr	r2, [pc, #144]	; (800b2d8 <TIM_OC3_SetConfig+0x130>)
 800b248:	4293      	cmp	r3, r2
 800b24a:	d003      	beq.n	800b254 <TIM_OC3_SetConfig+0xac>
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	4a23      	ldr	r2, [pc, #140]	; (800b2dc <TIM_OC3_SetConfig+0x134>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d12f      	bne.n	800b2b4 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	699b      	ldr	r3, [r3, #24]
 800b258:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b25c:	d008      	beq.n	800b270 <TIM_OC3_SetConfig+0xc8>
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	699b      	ldr	r3, [r3, #24]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d004      	beq.n	800b270 <TIM_OC3_SetConfig+0xc8>
 800b266:	f641 316e 	movw	r1, #7022	; 0x1b6e
 800b26a:	481d      	ldr	r0, [pc, #116]	; (800b2e0 <TIM_OC3_SetConfig+0x138>)
 800b26c:	f7f9 fb99 	bl	80049a2 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	695b      	ldr	r3, [r3, #20]
 800b274:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b278:	d008      	beq.n	800b28c <TIM_OC3_SetConfig+0xe4>
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	695b      	ldr	r3, [r3, #20]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d004      	beq.n	800b28c <TIM_OC3_SetConfig+0xe4>
 800b282:	f641 316f 	movw	r1, #7023	; 0x1b6f
 800b286:	4816      	ldr	r0, [pc, #88]	; (800b2e0 <TIM_OC3_SetConfig+0x138>)
 800b288:	f7f9 fb8b 	bl	80049a2 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b292:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b294:	693b      	ldr	r3, [r7, #16]
 800b296:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b29a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	695b      	ldr	r3, [r3, #20]
 800b2a0:	011b      	lsls	r3, r3, #4
 800b2a2:	693a      	ldr	r2, [r7, #16]
 800b2a4:	4313      	orrs	r3, r2
 800b2a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	699b      	ldr	r3, [r3, #24]
 800b2ac:	011b      	lsls	r3, r3, #4
 800b2ae:	693a      	ldr	r2, [r7, #16]
 800b2b0:	4313      	orrs	r3, r2
 800b2b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	693a      	ldr	r2, [r7, #16]
 800b2b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	68fa      	ldr	r2, [r7, #12]
 800b2be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	685a      	ldr	r2, [r3, #4]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	697a      	ldr	r2, [r7, #20]
 800b2cc:	621a      	str	r2, [r3, #32]
}
 800b2ce:	bf00      	nop
 800b2d0:	3718      	adds	r7, #24
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}
 800b2d6:	bf00      	nop
 800b2d8:	40010000 	.word	0x40010000
 800b2dc:	40010400 	.word	0x40010400
 800b2e0:	080123b8 	.word	0x080123b8

0800b2e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b086      	sub	sp, #24
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
 800b2ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6a1b      	ldr	r3, [r3, #32]
 800b2f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	6a1b      	ldr	r3, [r3, #32]
 800b2fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	685b      	ldr	r3, [r3, #4]
 800b304:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	69db      	ldr	r3, [r3, #28]
 800b30a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b312:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b31a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	021b      	lsls	r3, r3, #8
 800b322:	68fa      	ldr	r2, [r7, #12]
 800b324:	4313      	orrs	r3, r2
 800b326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b328:	693b      	ldr	r3, [r7, #16]
 800b32a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b32e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	689b      	ldr	r3, [r3, #8]
 800b334:	031b      	lsls	r3, r3, #12
 800b336:	693a      	ldr	r2, [r7, #16]
 800b338:	4313      	orrs	r3, r2
 800b33a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	4a18      	ldr	r2, [pc, #96]	; (800b3a0 <TIM_OC4_SetConfig+0xbc>)
 800b340:	4293      	cmp	r3, r2
 800b342:	d003      	beq.n	800b34c <TIM_OC4_SetConfig+0x68>
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	4a17      	ldr	r2, [pc, #92]	; (800b3a4 <TIM_OC4_SetConfig+0xc0>)
 800b348:	4293      	cmp	r3, r2
 800b34a:	d117      	bne.n	800b37c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	695b      	ldr	r3, [r3, #20]
 800b350:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b354:	d008      	beq.n	800b368 <TIM_OC4_SetConfig+0x84>
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	695b      	ldr	r3, [r3, #20]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d004      	beq.n	800b368 <TIM_OC4_SetConfig+0x84>
 800b35e:	f641 31ad 	movw	r1, #7085	; 0x1bad
 800b362:	4811      	ldr	r0, [pc, #68]	; (800b3a8 <TIM_OC4_SetConfig+0xc4>)
 800b364:	f7f9 fb1d 	bl	80049a2 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b368:	697b      	ldr	r3, [r7, #20]
 800b36a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b36e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	695b      	ldr	r3, [r3, #20]
 800b374:	019b      	lsls	r3, r3, #6
 800b376:	697a      	ldr	r2, [r7, #20]
 800b378:	4313      	orrs	r3, r2
 800b37a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	697a      	ldr	r2, [r7, #20]
 800b380:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	68fa      	ldr	r2, [r7, #12]
 800b386:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	685a      	ldr	r2, [r3, #4]
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	693a      	ldr	r2, [r7, #16]
 800b394:	621a      	str	r2, [r3, #32]
}
 800b396:	bf00      	nop
 800b398:	3718      	adds	r7, #24
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}
 800b39e:	bf00      	nop
 800b3a0:	40010000 	.word	0x40010000
 800b3a4:	40010400 	.word	0x40010400
 800b3a8:	080123b8 	.word	0x080123b8

0800b3ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b087      	sub	sp, #28
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	60f8      	str	r0, [r7, #12]
 800b3b4:	60b9      	str	r1, [r7, #8]
 800b3b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	6a1b      	ldr	r3, [r3, #32]
 800b3bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	6a1b      	ldr	r3, [r3, #32]
 800b3c2:	f023 0201 	bic.w	r2, r3, #1
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	699b      	ldr	r3, [r3, #24]
 800b3ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b3d0:	693b      	ldr	r3, [r7, #16]
 800b3d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b3d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	011b      	lsls	r3, r3, #4
 800b3dc:	693a      	ldr	r2, [r7, #16]
 800b3de:	4313      	orrs	r3, r2
 800b3e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b3e2:	697b      	ldr	r3, [r7, #20]
 800b3e4:	f023 030a 	bic.w	r3, r3, #10
 800b3e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b3ea:	697a      	ldr	r2, [r7, #20]
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	693a      	ldr	r2, [r7, #16]
 800b3f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	697a      	ldr	r2, [r7, #20]
 800b3fc:	621a      	str	r2, [r3, #32]
}
 800b3fe:	bf00      	nop
 800b400:	371c      	adds	r7, #28
 800b402:	46bd      	mov	sp, r7
 800b404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b408:	4770      	bx	lr

0800b40a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b40a:	b480      	push	{r7}
 800b40c:	b087      	sub	sp, #28
 800b40e:	af00      	add	r7, sp, #0
 800b410:	60f8      	str	r0, [r7, #12]
 800b412:	60b9      	str	r1, [r7, #8]
 800b414:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	6a1b      	ldr	r3, [r3, #32]
 800b41a:	f023 0210 	bic.w	r2, r3, #16
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	699b      	ldr	r3, [r3, #24]
 800b426:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	6a1b      	ldr	r3, [r3, #32]
 800b42c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b434:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	031b      	lsls	r3, r3, #12
 800b43a:	697a      	ldr	r2, [r7, #20]
 800b43c:	4313      	orrs	r3, r2
 800b43e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b440:	693b      	ldr	r3, [r7, #16]
 800b442:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b446:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	011b      	lsls	r3, r3, #4
 800b44c:	693a      	ldr	r2, [r7, #16]
 800b44e:	4313      	orrs	r3, r2
 800b450:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	697a      	ldr	r2, [r7, #20]
 800b456:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	693a      	ldr	r2, [r7, #16]
 800b45c:	621a      	str	r2, [r3, #32]
}
 800b45e:	bf00      	nop
 800b460:	371c      	adds	r7, #28
 800b462:	46bd      	mov	sp, r7
 800b464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b468:	4770      	bx	lr

0800b46a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b46a:	b480      	push	{r7}
 800b46c:	b085      	sub	sp, #20
 800b46e:	af00      	add	r7, sp, #0
 800b470:	6078      	str	r0, [r7, #4]
 800b472:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	689b      	ldr	r3, [r3, #8]
 800b478:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b480:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b482:	683a      	ldr	r2, [r7, #0]
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	4313      	orrs	r3, r2
 800b488:	f043 0307 	orr.w	r3, r3, #7
 800b48c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	68fa      	ldr	r2, [r7, #12]
 800b492:	609a      	str	r2, [r3, #8]
}
 800b494:	bf00      	nop
 800b496:	3714      	adds	r7, #20
 800b498:	46bd      	mov	sp, r7
 800b49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49e:	4770      	bx	lr

0800b4a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b4a0:	b480      	push	{r7}
 800b4a2:	b087      	sub	sp, #28
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	607a      	str	r2, [r7, #4]
 800b4ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	689b      	ldr	r3, [r3, #8]
 800b4b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b4b4:	697b      	ldr	r3, [r7, #20]
 800b4b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b4ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	021a      	lsls	r2, r3, #8
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	431a      	orrs	r2, r3
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	4313      	orrs	r3, r2
 800b4c8:	697a      	ldr	r2, [r7, #20]
 800b4ca:	4313      	orrs	r3, r2
 800b4cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	697a      	ldr	r2, [r7, #20]
 800b4d2:	609a      	str	r2, [r3, #8]
}
 800b4d4:	bf00      	nop
 800b4d6:	371c      	adds	r7, #28
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4de:	4770      	bx	lr

0800b4e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b086      	sub	sp, #24
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	60f8      	str	r0, [r7, #12]
 800b4e8:	60b9      	str	r1, [r7, #8]
 800b4ea:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	4a32      	ldr	r2, [pc, #200]	; (800b5b8 <TIM_CCxChannelCmd+0xd8>)
 800b4f0:	4293      	cmp	r3, r2
 800b4f2:	d030      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4fa:	d02c      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	4a2f      	ldr	r2, [pc, #188]	; (800b5bc <TIM_CCxChannelCmd+0xdc>)
 800b500:	4293      	cmp	r3, r2
 800b502:	d028      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	4a2e      	ldr	r2, [pc, #184]	; (800b5c0 <TIM_CCxChannelCmd+0xe0>)
 800b508:	4293      	cmp	r3, r2
 800b50a:	d024      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	4a2d      	ldr	r2, [pc, #180]	; (800b5c4 <TIM_CCxChannelCmd+0xe4>)
 800b510:	4293      	cmp	r3, r2
 800b512:	d020      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	4a2c      	ldr	r2, [pc, #176]	; (800b5c8 <TIM_CCxChannelCmd+0xe8>)
 800b518:	4293      	cmp	r3, r2
 800b51a:	d01c      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	4a2b      	ldr	r2, [pc, #172]	; (800b5cc <TIM_CCxChannelCmd+0xec>)
 800b520:	4293      	cmp	r3, r2
 800b522:	d018      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	4a2a      	ldr	r2, [pc, #168]	; (800b5d0 <TIM_CCxChannelCmd+0xf0>)
 800b528:	4293      	cmp	r3, r2
 800b52a:	d014      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	4a29      	ldr	r2, [pc, #164]	; (800b5d4 <TIM_CCxChannelCmd+0xf4>)
 800b530:	4293      	cmp	r3, r2
 800b532:	d010      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	4a28      	ldr	r2, [pc, #160]	; (800b5d8 <TIM_CCxChannelCmd+0xf8>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d00c      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	4a27      	ldr	r2, [pc, #156]	; (800b5dc <TIM_CCxChannelCmd+0xfc>)
 800b540:	4293      	cmp	r3, r2
 800b542:	d008      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	4a26      	ldr	r2, [pc, #152]	; (800b5e0 <TIM_CCxChannelCmd+0x100>)
 800b548:	4293      	cmp	r3, r2
 800b54a:	d004      	beq.n	800b556 <TIM_CCxChannelCmd+0x76>
 800b54c:	f641 5198 	movw	r1, #7576	; 0x1d98
 800b550:	4824      	ldr	r0, [pc, #144]	; (800b5e4 <TIM_CCxChannelCmd+0x104>)
 800b552:	f7f9 fa26 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d010      	beq.n	800b57e <TIM_CCxChannelCmd+0x9e>
 800b55c:	68bb      	ldr	r3, [r7, #8]
 800b55e:	2b04      	cmp	r3, #4
 800b560:	d00d      	beq.n	800b57e <TIM_CCxChannelCmd+0x9e>
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	2b08      	cmp	r3, #8
 800b566:	d00a      	beq.n	800b57e <TIM_CCxChannelCmd+0x9e>
 800b568:	68bb      	ldr	r3, [r7, #8]
 800b56a:	2b0c      	cmp	r3, #12
 800b56c:	d007      	beq.n	800b57e <TIM_CCxChannelCmd+0x9e>
 800b56e:	68bb      	ldr	r3, [r7, #8]
 800b570:	2b3c      	cmp	r3, #60	; 0x3c
 800b572:	d004      	beq.n	800b57e <TIM_CCxChannelCmd+0x9e>
 800b574:	f641 5199 	movw	r1, #7577	; 0x1d99
 800b578:	481a      	ldr	r0, [pc, #104]	; (800b5e4 <TIM_CCxChannelCmd+0x104>)
 800b57a:	f7f9 fa12 	bl	80049a2 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	f003 031f 	and.w	r3, r3, #31
 800b584:	2201      	movs	r2, #1
 800b586:	fa02 f303 	lsl.w	r3, r2, r3
 800b58a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	6a1a      	ldr	r2, [r3, #32]
 800b590:	697b      	ldr	r3, [r7, #20]
 800b592:	43db      	mvns	r3, r3
 800b594:	401a      	ands	r2, r3
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	6a1a      	ldr	r2, [r3, #32]
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	f003 031f 	and.w	r3, r3, #31
 800b5a4:	6879      	ldr	r1, [r7, #4]
 800b5a6:	fa01 f303 	lsl.w	r3, r1, r3
 800b5aa:	431a      	orrs	r2, r3
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	621a      	str	r2, [r3, #32]
}
 800b5b0:	bf00      	nop
 800b5b2:	3718      	adds	r7, #24
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	bd80      	pop	{r7, pc}
 800b5b8:	40010000 	.word	0x40010000
 800b5bc:	40000400 	.word	0x40000400
 800b5c0:	40000800 	.word	0x40000800
 800b5c4:	40000c00 	.word	0x40000c00
 800b5c8:	40010400 	.word	0x40010400
 800b5cc:	40014000 	.word	0x40014000
 800b5d0:	40014400 	.word	0x40014400
 800b5d4:	40014800 	.word	0x40014800
 800b5d8:	40001800 	.word	0x40001800
 800b5dc:	40001c00 	.word	0x40001c00
 800b5e0:	40002000 	.word	0x40002000
 800b5e4:	080123b8 	.word	0x080123b8

0800b5e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b084      	sub	sp, #16
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
 800b5f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	4a61      	ldr	r2, [pc, #388]	; (800b77c <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800b5f8:	4293      	cmp	r3, r2
 800b5fa:	d027      	beq.n	800b64c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b604:	d022      	beq.n	800b64c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4a5d      	ldr	r2, [pc, #372]	; (800b780 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d01d      	beq.n	800b64c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	4a5b      	ldr	r2, [pc, #364]	; (800b784 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800b616:	4293      	cmp	r3, r2
 800b618:	d018      	beq.n	800b64c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	4a5a      	ldr	r2, [pc, #360]	; (800b788 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 800b620:	4293      	cmp	r3, r2
 800b622:	d013      	beq.n	800b64c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	4a58      	ldr	r2, [pc, #352]	; (800b78c <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d00e      	beq.n	800b64c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	4a57      	ldr	r2, [pc, #348]	; (800b790 <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 800b634:	4293      	cmp	r3, r2
 800b636:	d009      	beq.n	800b64c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	4a55      	ldr	r2, [pc, #340]	; (800b794 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 800b63e:	4293      	cmp	r3, r2
 800b640:	d004      	beq.n	800b64c <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b642:	f240 71b1 	movw	r1, #1969	; 0x7b1
 800b646:	4854      	ldr	r0, [pc, #336]	; (800b798 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800b648:	f7f9 f9ab 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d020      	beq.n	800b696 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	2b10      	cmp	r3, #16
 800b65a:	d01c      	beq.n	800b696 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	2b20      	cmp	r3, #32
 800b662:	d018      	beq.n	800b696 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	2b30      	cmp	r3, #48	; 0x30
 800b66a:	d014      	beq.n	800b696 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	2b40      	cmp	r3, #64	; 0x40
 800b672:	d010      	beq.n	800b696 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b674:	683b      	ldr	r3, [r7, #0]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	2b50      	cmp	r3, #80	; 0x50
 800b67a:	d00c      	beq.n	800b696 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	2b60      	cmp	r3, #96	; 0x60
 800b682:	d008      	beq.n	800b696 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	2b70      	cmp	r3, #112	; 0x70
 800b68a:	d004      	beq.n	800b696 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b68c:	f240 71b2 	movw	r1, #1970	; 0x7b2
 800b690:	4841      	ldr	r0, [pc, #260]	; (800b798 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800b692:	f7f9 f986 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	685b      	ldr	r3, [r3, #4]
 800b69a:	2b80      	cmp	r3, #128	; 0x80
 800b69c:	d008      	beq.n	800b6b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	685b      	ldr	r3, [r3, #4]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d004      	beq.n	800b6b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b6a6:	f240 71b3 	movw	r1, #1971	; 0x7b3
 800b6aa:	483b      	ldr	r0, [pc, #236]	; (800b798 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800b6ac:	f7f9 f979 	bl	80049a2 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b6b6:	2b01      	cmp	r3, #1
 800b6b8:	d101      	bne.n	800b6be <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b6ba:	2302      	movs	r3, #2
 800b6bc:	e05a      	b.n	800b774 <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2202      	movs	r2, #2
 800b6ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	685b      	ldr	r3, [r3, #4]
 800b6d4:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	689b      	ldr	r3, [r3, #8]
 800b6dc:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b6e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	68fa      	ldr	r2, [r7, #12]
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	68fa      	ldr	r2, [r7, #12]
 800b6f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4a1f      	ldr	r2, [pc, #124]	; (800b77c <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d022      	beq.n	800b748 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b70a:	d01d      	beq.n	800b748 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	4a1b      	ldr	r2, [pc, #108]	; (800b780 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d018      	beq.n	800b748 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	4a1a      	ldr	r2, [pc, #104]	; (800b784 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d013      	beq.n	800b748 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	4a18      	ldr	r2, [pc, #96]	; (800b788 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 800b726:	4293      	cmp	r3, r2
 800b728:	d00e      	beq.n	800b748 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	4a19      	ldr	r2, [pc, #100]	; (800b794 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 800b730:	4293      	cmp	r3, r2
 800b732:	d009      	beq.n	800b748 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	4a18      	ldr	r2, [pc, #96]	; (800b79c <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 800b73a:	4293      	cmp	r3, r2
 800b73c:	d004      	beq.n	800b748 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	4a17      	ldr	r2, [pc, #92]	; (800b7a0 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 800b744:	4293      	cmp	r3, r2
 800b746:	d10c      	bne.n	800b762 <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b74e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	685b      	ldr	r3, [r3, #4]
 800b754:	68ba      	ldr	r2, [r7, #8]
 800b756:	4313      	orrs	r3, r2
 800b758:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	68ba      	ldr	r2, [r7, #8]
 800b760:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	2201      	movs	r2, #1
 800b766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2200      	movs	r2, #0
 800b76e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b772:	2300      	movs	r3, #0
}
 800b774:	4618      	mov	r0, r3
 800b776:	3710      	adds	r7, #16
 800b778:	46bd      	mov	sp, r7
 800b77a:	bd80      	pop	{r7, pc}
 800b77c:	40010000 	.word	0x40010000
 800b780:	40000400 	.word	0x40000400
 800b784:	40000800 	.word	0x40000800
 800b788:	40000c00 	.word	0x40000c00
 800b78c:	40001000 	.word	0x40001000
 800b790:	40001400 	.word	0x40001400
 800b794:	40010400 	.word	0x40010400
 800b798:	080123f0 	.word	0x080123f0
 800b79c:	40014000 	.word	0x40014000
 800b7a0:	40001800 	.word	0x40001800

0800b7a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b084      	sub	sp, #16
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
 800b7ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	4a5e      	ldr	r2, [pc, #376]	; (800b930 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	d009      	beq.n	800b7d0 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	4a5c      	ldr	r2, [pc, #368]	; (800b934 <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	d004      	beq.n	800b7d0 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 800b7c6:	f240 71ee 	movw	r1, #2030	; 0x7ee
 800b7ca:	485b      	ldr	r0, [pc, #364]	; (800b938 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b7cc:	f7f9 f8e9 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b7d8:	d008      	beq.n	800b7ec <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d004      	beq.n	800b7ec <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 800b7e2:	f240 71ef 	movw	r1, #2031	; 0x7ef
 800b7e6:	4854      	ldr	r0, [pc, #336]	; (800b938 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b7e8:	f7f9 f8db 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	685b      	ldr	r3, [r3, #4]
 800b7f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b7f4:	d008      	beq.n	800b808 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800b7f6:	683b      	ldr	r3, [r7, #0]
 800b7f8:	685b      	ldr	r3, [r3, #4]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d004      	beq.n	800b808 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800b7fe:	f44f 61fe 	mov.w	r1, #2032	; 0x7f0
 800b802:	484d      	ldr	r0, [pc, #308]	; (800b938 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b804:	f7f9 f8cd 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	689b      	ldr	r3, [r3, #8]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d013      	beq.n	800b838 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	689b      	ldr	r3, [r3, #8]
 800b814:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b818:	d00e      	beq.n	800b838 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	689b      	ldr	r3, [r3, #8]
 800b81e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b822:	d009      	beq.n	800b838 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	689b      	ldr	r3, [r3, #8]
 800b828:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b82c:	d004      	beq.n	800b838 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800b82e:	f240 71f1 	movw	r1, #2033	; 0x7f1
 800b832:	4841      	ldr	r0, [pc, #260]	; (800b938 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b834:	f7f9 f8b5 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	68db      	ldr	r3, [r3, #12]
 800b83c:	2bff      	cmp	r3, #255	; 0xff
 800b83e:	d904      	bls.n	800b84a <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 800b840:	f240 71f2 	movw	r1, #2034	; 0x7f2
 800b844:	483c      	ldr	r0, [pc, #240]	; (800b938 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b846:	f7f9 f8ac 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	691b      	ldr	r3, [r3, #16]
 800b84e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b852:	d008      	beq.n	800b866 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	691b      	ldr	r3, [r3, #16]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d004      	beq.n	800b866 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b85c:	f240 71f3 	movw	r1, #2035	; 0x7f3
 800b860:	4835      	ldr	r0, [pc, #212]	; (800b938 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b862:	f7f9 f89e 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	695b      	ldr	r3, [r3, #20]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d009      	beq.n	800b882 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	695b      	ldr	r3, [r3, #20]
 800b872:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b876:	d004      	beq.n	800b882 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800b878:	f240 71f4 	movw	r1, #2036	; 0x7f4
 800b87c:	482e      	ldr	r0, [pc, #184]	; (800b938 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b87e:	f7f9 f890 	bl	80049a2 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	69db      	ldr	r3, [r3, #28]
 800b886:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b88a:	d008      	beq.n	800b89e <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	69db      	ldr	r3, [r3, #28]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d004      	beq.n	800b89e <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800b894:	f240 71f5 	movw	r1, #2037	; 0x7f5
 800b898:	4827      	ldr	r0, [pc, #156]	; (800b938 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b89a:	f7f9 f882 	bl	80049a2 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b8a4:	2b01      	cmp	r3, #1
 800b8a6:	d101      	bne.n	800b8ac <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 800b8a8:	2302      	movs	r3, #2
 800b8aa:	e03d      	b.n	800b928 <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	68db      	ldr	r3, [r3, #12]
 800b8be:	4313      	orrs	r3, r2
 800b8c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	689b      	ldr	r3, [r3, #8]
 800b8cc:	4313      	orrs	r3, r2
 800b8ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b8d6:	683b      	ldr	r3, [r7, #0]
 800b8d8:	685b      	ldr	r3, [r3, #4]
 800b8da:	4313      	orrs	r3, r2
 800b8dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	4313      	orrs	r3, r2
 800b8ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	691b      	ldr	r3, [r3, #16]
 800b8f6:	4313      	orrs	r3, r2
 800b8f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b900:	683b      	ldr	r3, [r7, #0]
 800b902:	695b      	ldr	r3, [r3, #20]
 800b904:	4313      	orrs	r3, r2
 800b906:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	69db      	ldr	r3, [r3, #28]
 800b912:	4313      	orrs	r3, r2
 800b914:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	68fa      	ldr	r2, [r7, #12]
 800b91c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2200      	movs	r2, #0
 800b922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b926:	2300      	movs	r3, #0
}
 800b928:	4618      	mov	r0, r3
 800b92a:	3710      	adds	r7, #16
 800b92c:	46bd      	mov	sp, r7
 800b92e:	bd80      	pop	{r7, pc}
 800b930:	40010000 	.word	0x40010000
 800b934:	40010400 	.word	0x40010400
 800b938:	080123f0 	.word	0x080123f0

0800b93c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b93c:	b480      	push	{r7}
 800b93e:	b083      	sub	sp, #12
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b944:	bf00      	nop
 800b946:	370c      	adds	r7, #12
 800b948:	46bd      	mov	sp, r7
 800b94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94e:	4770      	bx	lr

0800b950 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b950:	b480      	push	{r7}
 800b952:	b083      	sub	sp, #12
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b958:	bf00      	nop
 800b95a:	370c      	adds	r7, #12
 800b95c:	46bd      	mov	sp, r7
 800b95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b962:	4770      	bx	lr

0800b964 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b082      	sub	sp, #8
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d101      	bne.n	800b976 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b972:	2301      	movs	r3, #1
 800b974:	e0be      	b.n	800baf4 <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	699b      	ldr	r3, [r3, #24]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d03b      	beq.n	800b9f6 <HAL_UART_Init+0x92>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4a5e      	ldr	r2, [pc, #376]	; (800bafc <HAL_UART_Init+0x198>)
 800b984:	4293      	cmp	r3, r2
 800b986:	d01d      	beq.n	800b9c4 <HAL_UART_Init+0x60>
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	4a5c      	ldr	r2, [pc, #368]	; (800bb00 <HAL_UART_Init+0x19c>)
 800b98e:	4293      	cmp	r3, r2
 800b990:	d018      	beq.n	800b9c4 <HAL_UART_Init+0x60>
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	4a5b      	ldr	r2, [pc, #364]	; (800bb04 <HAL_UART_Init+0x1a0>)
 800b998:	4293      	cmp	r3, r2
 800b99a:	d013      	beq.n	800b9c4 <HAL_UART_Init+0x60>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	4a59      	ldr	r2, [pc, #356]	; (800bb08 <HAL_UART_Init+0x1a4>)
 800b9a2:	4293      	cmp	r3, r2
 800b9a4:	d00e      	beq.n	800b9c4 <HAL_UART_Init+0x60>
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	4a58      	ldr	r2, [pc, #352]	; (800bb0c <HAL_UART_Init+0x1a8>)
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	d009      	beq.n	800b9c4 <HAL_UART_Init+0x60>
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	4a56      	ldr	r2, [pc, #344]	; (800bb10 <HAL_UART_Init+0x1ac>)
 800b9b6:	4293      	cmp	r3, r2
 800b9b8:	d004      	beq.n	800b9c4 <HAL_UART_Init+0x60>
 800b9ba:	f44f 71b9 	mov.w	r1, #370	; 0x172
 800b9be:	4855      	ldr	r0, [pc, #340]	; (800bb14 <HAL_UART_Init+0x1b0>)
 800b9c0:	f7f8 ffef 	bl	80049a2 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	699b      	ldr	r3, [r3, #24]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d037      	beq.n	800ba3c <HAL_UART_Init+0xd8>
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	699b      	ldr	r3, [r3, #24]
 800b9d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b9d4:	d032      	beq.n	800ba3c <HAL_UART_Init+0xd8>
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	699b      	ldr	r3, [r3, #24]
 800b9da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b9de:	d02d      	beq.n	800ba3c <HAL_UART_Init+0xd8>
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	699b      	ldr	r3, [r3, #24]
 800b9e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b9e8:	d028      	beq.n	800ba3c <HAL_UART_Init+0xd8>
 800b9ea:	f240 1173 	movw	r1, #371	; 0x173
 800b9ee:	4849      	ldr	r0, [pc, #292]	; (800bb14 <HAL_UART_Init+0x1b0>)
 800b9f0:	f7f8 ffd7 	bl	80049a2 <assert_failed>
 800b9f4:	e022      	b.n	800ba3c <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	4a40      	ldr	r2, [pc, #256]	; (800bafc <HAL_UART_Init+0x198>)
 800b9fc:	4293      	cmp	r3, r2
 800b9fe:	d01d      	beq.n	800ba3c <HAL_UART_Init+0xd8>
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	4a3e      	ldr	r2, [pc, #248]	; (800bb00 <HAL_UART_Init+0x19c>)
 800ba06:	4293      	cmp	r3, r2
 800ba08:	d018      	beq.n	800ba3c <HAL_UART_Init+0xd8>
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	4a3d      	ldr	r2, [pc, #244]	; (800bb04 <HAL_UART_Init+0x1a0>)
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d013      	beq.n	800ba3c <HAL_UART_Init+0xd8>
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	4a3b      	ldr	r2, [pc, #236]	; (800bb08 <HAL_UART_Init+0x1a4>)
 800ba1a:	4293      	cmp	r3, r2
 800ba1c:	d00e      	beq.n	800ba3c <HAL_UART_Init+0xd8>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	4a3a      	ldr	r2, [pc, #232]	; (800bb0c <HAL_UART_Init+0x1a8>)
 800ba24:	4293      	cmp	r3, r2
 800ba26:	d009      	beq.n	800ba3c <HAL_UART_Init+0xd8>
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	4a38      	ldr	r2, [pc, #224]	; (800bb10 <HAL_UART_Init+0x1ac>)
 800ba2e:	4293      	cmp	r3, r2
 800ba30:	d004      	beq.n	800ba3c <HAL_UART_Init+0xd8>
 800ba32:	f240 1177 	movw	r1, #375	; 0x177
 800ba36:	4837      	ldr	r0, [pc, #220]	; (800bb14 <HAL_UART_Init+0x1b0>)
 800ba38:	f7f8 ffb3 	bl	80049a2 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	689b      	ldr	r3, [r3, #8]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d009      	beq.n	800ba58 <HAL_UART_Init+0xf4>
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	689b      	ldr	r3, [r3, #8]
 800ba48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba4c:	d004      	beq.n	800ba58 <HAL_UART_Init+0xf4>
 800ba4e:	f240 1179 	movw	r1, #377	; 0x179
 800ba52:	4830      	ldr	r0, [pc, #192]	; (800bb14 <HAL_UART_Init+0x1b0>)
 800ba54:	f7f8 ffa5 	bl	80049a2 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	69db      	ldr	r3, [r3, #28]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d009      	beq.n	800ba74 <HAL_UART_Init+0x110>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	69db      	ldr	r3, [r3, #28]
 800ba64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba68:	d004      	beq.n	800ba74 <HAL_UART_Init+0x110>
 800ba6a:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 800ba6e:	4829      	ldr	r0, [pc, #164]	; (800bb14 <HAL_UART_Init+0x1b0>)
 800ba70:	f7f8 ff97 	bl	80049a2 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ba7a:	b2db      	uxtb	r3, r3
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d106      	bne.n	800ba8e <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2200      	movs	r2, #0
 800ba84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f7f9 fb67 	bl	800515c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	2224      	movs	r2, #36	; 0x24
 800ba92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	68da      	ldr	r2, [r3, #12]
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800baa4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800baa6:	6878      	ldr	r0, [r7, #4]
 800baa8:	f000 fce8 	bl	800c47c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	691a      	ldr	r2, [r3, #16]
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800baba:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	695a      	ldr	r2, [r3, #20]
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800baca:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	68da      	ldr	r2, [r3, #12]
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bada:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2200      	movs	r2, #0
 800bae0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	2220      	movs	r2, #32
 800bae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	2220      	movs	r2, #32
 800baee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800baf2:	2300      	movs	r3, #0
}
 800baf4:	4618      	mov	r0, r3
 800baf6:	3708      	adds	r7, #8
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}
 800bafc:	40011000 	.word	0x40011000
 800bb00:	40004400 	.word	0x40004400
 800bb04:	40004800 	.word	0x40004800
 800bb08:	40004c00 	.word	0x40004c00
 800bb0c:	40005000 	.word	0x40005000
 800bb10:	40011400 	.word	0x40011400
 800bb14:	0801242c 	.word	0x0801242c

0800bb18 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b084      	sub	sp, #16
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	60f8      	str	r0, [r7, #12]
 800bb20:	60b9      	str	r1, [r7, #8]
 800bb22:	4613      	mov	r3, r2
 800bb24:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bb2c:	b2db      	uxtb	r3, r3
 800bb2e:	2b20      	cmp	r3, #32
 800bb30:	d11d      	bne.n	800bb6e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb32:	68bb      	ldr	r3, [r7, #8]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d002      	beq.n	800bb3e <HAL_UART_Receive_IT+0x26>
 800bb38:	88fb      	ldrh	r3, [r7, #6]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d101      	bne.n	800bb42 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800bb3e:	2301      	movs	r3, #1
 800bb40:	e016      	b.n	800bb70 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bb48:	2b01      	cmp	r3, #1
 800bb4a:	d101      	bne.n	800bb50 <HAL_UART_Receive_IT+0x38>
 800bb4c:	2302      	movs	r3, #2
 800bb4e:	e00f      	b.n	800bb70 <HAL_UART_Receive_IT+0x58>
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	2201      	movs	r2, #1
 800bb54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800bb5e:	88fb      	ldrh	r3, [r7, #6]
 800bb60:	461a      	mov	r2, r3
 800bb62:	68b9      	ldr	r1, [r7, #8]
 800bb64:	68f8      	ldr	r0, [r7, #12]
 800bb66:	f000 fab5 	bl	800c0d4 <UART_Start_Receive_IT>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	e000      	b.n	800bb70 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800bb6e:	2302      	movs	r3, #2
  }
}
 800bb70:	4618      	mov	r0, r3
 800bb72:	3710      	adds	r7, #16
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}

0800bb78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b0ba      	sub	sp, #232	; 0xe8
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	68db      	ldr	r3, [r3, #12]
 800bb90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	695b      	ldr	r3, [r3, #20]
 800bb9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800bb9e:	2300      	movs	r3, #0
 800bba0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800bba4:	2300      	movs	r3, #0
 800bba6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800bbaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bbae:	f003 030f 	and.w	r3, r3, #15
 800bbb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800bbb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d10f      	bne.n	800bbde <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bbbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bbc2:	f003 0320 	and.w	r3, r3, #32
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d009      	beq.n	800bbde <HAL_UART_IRQHandler+0x66>
 800bbca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bbce:	f003 0320 	and.w	r3, r3, #32
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d003      	beq.n	800bbde <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800bbd6:	6878      	ldr	r0, [r7, #4]
 800bbd8:	f000 fb95 	bl	800c306 <UART_Receive_IT>
      return;
 800bbdc:	e256      	b.n	800c08c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800bbde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	f000 80de 	beq.w	800bda4 <HAL_UART_IRQHandler+0x22c>
 800bbe8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bbec:	f003 0301 	and.w	r3, r3, #1
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d106      	bne.n	800bc02 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800bbf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bbf8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	f000 80d1 	beq.w	800bda4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800bc02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc06:	f003 0301 	and.w	r3, r3, #1
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d00b      	beq.n	800bc26 <HAL_UART_IRQHandler+0xae>
 800bc0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bc12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d005      	beq.n	800bc26 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc1e:	f043 0201 	orr.w	r2, r3, #1
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bc26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc2a:	f003 0304 	and.w	r3, r3, #4
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d00b      	beq.n	800bc4a <HAL_UART_IRQHandler+0xd2>
 800bc32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bc36:	f003 0301 	and.w	r3, r3, #1
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d005      	beq.n	800bc4a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc42:	f043 0202 	orr.w	r2, r3, #2
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bc4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc4e:	f003 0302 	and.w	r3, r3, #2
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d00b      	beq.n	800bc6e <HAL_UART_IRQHandler+0xf6>
 800bc56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bc5a:	f003 0301 	and.w	r3, r3, #1
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d005      	beq.n	800bc6e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc66:	f043 0204 	orr.w	r2, r3, #4
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800bc6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bc72:	f003 0308 	and.w	r3, r3, #8
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d011      	beq.n	800bc9e <HAL_UART_IRQHandler+0x126>
 800bc7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bc7e:	f003 0320 	and.w	r3, r3, #32
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d105      	bne.n	800bc92 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800bc86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bc8a:	f003 0301 	and.w	r3, r3, #1
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d005      	beq.n	800bc9e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc96:	f043 0208 	orr.w	r2, r3, #8
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	f000 81ed 	beq.w	800c082 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bca8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bcac:	f003 0320 	and.w	r3, r3, #32
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d008      	beq.n	800bcc6 <HAL_UART_IRQHandler+0x14e>
 800bcb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bcb8:	f003 0320 	and.w	r3, r3, #32
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d002      	beq.n	800bcc6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800bcc0:	6878      	ldr	r0, [r7, #4]
 800bcc2:	f000 fb20 	bl	800c306 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	695b      	ldr	r3, [r3, #20]
 800bccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcd0:	2b40      	cmp	r3, #64	; 0x40
 800bcd2:	bf0c      	ite	eq
 800bcd4:	2301      	moveq	r3, #1
 800bcd6:	2300      	movne	r3, #0
 800bcd8:	b2db      	uxtb	r3, r3
 800bcda:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bce2:	f003 0308 	and.w	r3, r3, #8
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d103      	bne.n	800bcf2 <HAL_UART_IRQHandler+0x17a>
 800bcea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d04f      	beq.n	800bd92 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bcf2:	6878      	ldr	r0, [r7, #4]
 800bcf4:	f000 fa28 	bl	800c148 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	695b      	ldr	r3, [r3, #20]
 800bcfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd02:	2b40      	cmp	r3, #64	; 0x40
 800bd04:	d141      	bne.n	800bd8a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	3314      	adds	r3, #20
 800bd0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd10:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bd14:	e853 3f00 	ldrex	r3, [r3]
 800bd18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800bd1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800bd20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bd24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	3314      	adds	r3, #20
 800bd2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800bd32:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800bd36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800bd3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800bd42:	e841 2300 	strex	r3, r2, [r1]
 800bd46:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800bd4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d1d9      	bne.n	800bd06 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d013      	beq.n	800bd82 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd5e:	4a7d      	ldr	r2, [pc, #500]	; (800bf54 <HAL_UART_IRQHandler+0x3dc>)
 800bd60:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd66:	4618      	mov	r0, r3
 800bd68:	f7f9 fff4 	bl	8005d54 <HAL_DMA_Abort_IT>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d016      	beq.n	800bda0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd78:	687a      	ldr	r2, [r7, #4]
 800bd7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800bd7c:	4610      	mov	r0, r2
 800bd7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd80:	e00e      	b.n	800bda0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bd82:	6878      	ldr	r0, [r7, #4]
 800bd84:	f000 f990 	bl	800c0a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd88:	e00a      	b.n	800bda0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bd8a:	6878      	ldr	r0, [r7, #4]
 800bd8c:	f000 f98c 	bl	800c0a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd90:	e006      	b.n	800bda0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f000 f988 	bl	800c0a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800bd9e:	e170      	b.n	800c082 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bda0:	bf00      	nop
    return;
 800bda2:	e16e      	b.n	800c082 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bda8:	2b01      	cmp	r3, #1
 800bdaa:	f040 814a 	bne.w	800c042 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800bdae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdb2:	f003 0310 	and.w	r3, r3, #16
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	f000 8143 	beq.w	800c042 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800bdbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bdc0:	f003 0310 	and.w	r3, r3, #16
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	f000 813c 	beq.w	800c042 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bdca:	2300      	movs	r3, #0
 800bdcc:	60bb      	str	r3, [r7, #8]
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	60bb      	str	r3, [r7, #8]
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	685b      	ldr	r3, [r3, #4]
 800bddc:	60bb      	str	r3, [r7, #8]
 800bdde:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	695b      	ldr	r3, [r3, #20]
 800bde6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdea:	2b40      	cmp	r3, #64	; 0x40
 800bdec:	f040 80b4 	bne.w	800bf58 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	685b      	ldr	r3, [r3, #4]
 800bdf8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bdfc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800be00:	2b00      	cmp	r3, #0
 800be02:	f000 8140 	beq.w	800c086 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800be0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800be0e:	429a      	cmp	r2, r3
 800be10:	f080 8139 	bcs.w	800c086 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800be1a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be20:	69db      	ldr	r3, [r3, #28]
 800be22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be26:	f000 8088 	beq.w	800bf3a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	330c      	adds	r3, #12
 800be30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800be38:	e853 3f00 	ldrex	r3, [r3]
 800be3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800be40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800be44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800be48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	330c      	adds	r3, #12
 800be52:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800be56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800be5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800be62:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800be66:	e841 2300 	strex	r3, r2, [r1]
 800be6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800be6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800be72:	2b00      	cmp	r3, #0
 800be74:	d1d9      	bne.n	800be2a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	3314      	adds	r3, #20
 800be7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800be80:	e853 3f00 	ldrex	r3, [r3]
 800be84:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800be86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800be88:	f023 0301 	bic.w	r3, r3, #1
 800be8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	3314      	adds	r3, #20
 800be96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800be9a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800be9e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bea0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bea2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bea6:	e841 2300 	strex	r3, r2, [r1]
 800beaa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800beac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d1e1      	bne.n	800be76 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	3314      	adds	r3, #20
 800beb8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800beba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bebc:	e853 3f00 	ldrex	r3, [r3]
 800bec0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800bec2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bec4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bec8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	3314      	adds	r3, #20
 800bed2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800bed6:	66fa      	str	r2, [r7, #108]	; 0x6c
 800bed8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beda:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bedc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bede:	e841 2300 	strex	r3, r2, [r1]
 800bee2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800bee4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d1e3      	bne.n	800beb2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2220      	movs	r2, #32
 800beee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2200      	movs	r2, #0
 800bef6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	330c      	adds	r3, #12
 800befe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf02:	e853 3f00 	ldrex	r3, [r3]
 800bf06:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bf08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bf0a:	f023 0310 	bic.w	r3, r3, #16
 800bf0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	330c      	adds	r3, #12
 800bf18:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800bf1c:	65ba      	str	r2, [r7, #88]	; 0x58
 800bf1e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf20:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bf22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bf24:	e841 2300 	strex	r3, r2, [r1]
 800bf28:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800bf2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d1e3      	bne.n	800bef8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf34:	4618      	mov	r0, r3
 800bf36:	f7f9 fe9d 	bl	8005c74 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bf42:	b29b      	uxth	r3, r3
 800bf44:	1ad3      	subs	r3, r2, r3
 800bf46:	b29b      	uxth	r3, r3
 800bf48:	4619      	mov	r1, r3
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f000 f8b6 	bl	800c0bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bf50:	e099      	b.n	800c086 <HAL_UART_IRQHandler+0x50e>
 800bf52:	bf00      	nop
 800bf54:	0800c20f 	.word	0x0800c20f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bf60:	b29b      	uxth	r3, r3
 800bf62:	1ad3      	subs	r3, r2, r3
 800bf64:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bf6c:	b29b      	uxth	r3, r3
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	f000 808b 	beq.w	800c08a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800bf74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	f000 8086 	beq.w	800c08a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	330c      	adds	r3, #12
 800bf84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf88:	e853 3f00 	ldrex	r3, [r3]
 800bf8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bf8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bf94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	330c      	adds	r3, #12
 800bf9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800bfa2:	647a      	str	r2, [r7, #68]	; 0x44
 800bfa4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfa6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bfa8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bfaa:	e841 2300 	strex	r3, r2, [r1]
 800bfae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bfb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d1e3      	bne.n	800bf7e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	3314      	adds	r3, #20
 800bfbc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfc0:	e853 3f00 	ldrex	r3, [r3]
 800bfc4:	623b      	str	r3, [r7, #32]
   return(result);
 800bfc6:	6a3b      	ldr	r3, [r7, #32]
 800bfc8:	f023 0301 	bic.w	r3, r3, #1
 800bfcc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	3314      	adds	r3, #20
 800bfd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800bfda:	633a      	str	r2, [r7, #48]	; 0x30
 800bfdc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfde:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bfe0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bfe2:	e841 2300 	strex	r3, r2, [r1]
 800bfe6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bfe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d1e3      	bne.n	800bfb6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2220      	movs	r2, #32
 800bff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	2200      	movs	r2, #0
 800bffa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	330c      	adds	r3, #12
 800c002:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c004:	693b      	ldr	r3, [r7, #16]
 800c006:	e853 3f00 	ldrex	r3, [r3]
 800c00a:	60fb      	str	r3, [r7, #12]
   return(result);
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	f023 0310 	bic.w	r3, r3, #16
 800c012:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	330c      	adds	r3, #12
 800c01c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800c020:	61fa      	str	r2, [r7, #28]
 800c022:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c024:	69b9      	ldr	r1, [r7, #24]
 800c026:	69fa      	ldr	r2, [r7, #28]
 800c028:	e841 2300 	strex	r3, r2, [r1]
 800c02c:	617b      	str	r3, [r7, #20]
   return(result);
 800c02e:	697b      	ldr	r3, [r7, #20]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d1e3      	bne.n	800bffc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c034:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c038:	4619      	mov	r1, r3
 800c03a:	6878      	ldr	r0, [r7, #4]
 800c03c:	f000 f83e 	bl	800c0bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c040:	e023      	b.n	800c08a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d009      	beq.n	800c062 <HAL_UART_IRQHandler+0x4ea>
 800c04e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c056:	2b00      	cmp	r3, #0
 800c058:	d003      	beq.n	800c062 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800c05a:	6878      	ldr	r0, [r7, #4]
 800c05c:	f000 f8eb 	bl	800c236 <UART_Transmit_IT>
    return;
 800c060:	e014      	b.n	800c08c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d00e      	beq.n	800c08c <HAL_UART_IRQHandler+0x514>
 800c06e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c076:	2b00      	cmp	r3, #0
 800c078:	d008      	beq.n	800c08c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800c07a:	6878      	ldr	r0, [r7, #4]
 800c07c:	f000 f92b 	bl	800c2d6 <UART_EndTransmit_IT>
    return;
 800c080:	e004      	b.n	800c08c <HAL_UART_IRQHandler+0x514>
    return;
 800c082:	bf00      	nop
 800c084:	e002      	b.n	800c08c <HAL_UART_IRQHandler+0x514>
      return;
 800c086:	bf00      	nop
 800c088:	e000      	b.n	800c08c <HAL_UART_IRQHandler+0x514>
      return;
 800c08a:	bf00      	nop
  }
}
 800c08c:	37e8      	adds	r7, #232	; 0xe8
 800c08e:	46bd      	mov	sp, r7
 800c090:	bd80      	pop	{r7, pc}
 800c092:	bf00      	nop

0800c094 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c094:	b480      	push	{r7}
 800c096:	b083      	sub	sp, #12
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c09c:	bf00      	nop
 800c09e:	370c      	adds	r7, #12
 800c0a0:	46bd      	mov	sp, r7
 800c0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a6:	4770      	bx	lr

0800c0a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c0a8:	b480      	push	{r7}
 800c0aa:	b083      	sub	sp, #12
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c0b0:	bf00      	nop
 800c0b2:	370c      	adds	r7, #12
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ba:	4770      	bx	lr

0800c0bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c0bc:	b480      	push	{r7}
 800c0be:	b083      	sub	sp, #12
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	6078      	str	r0, [r7, #4]
 800c0c4:	460b      	mov	r3, r1
 800c0c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c0c8:	bf00      	nop
 800c0ca:	370c      	adds	r7, #12
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d2:	4770      	bx	lr

0800c0d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c0d4:	b480      	push	{r7}
 800c0d6:	b085      	sub	sp, #20
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	60f8      	str	r0, [r7, #12]
 800c0dc:	60b9      	str	r1, [r7, #8]
 800c0de:	4613      	mov	r3, r2
 800c0e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	68ba      	ldr	r2, [r7, #8]
 800c0e6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	88fa      	ldrh	r2, [r7, #6]
 800c0ec:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	88fa      	ldrh	r2, [r7, #6]
 800c0f2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	2222      	movs	r2, #34	; 0x22
 800c0fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	2200      	movs	r2, #0
 800c106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	68da      	ldr	r2, [r3, #12]
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c118:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	695a      	ldr	r2, [r3, #20]
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	f042 0201 	orr.w	r2, r2, #1
 800c128:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	68da      	ldr	r2, [r3, #12]
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	f042 0220 	orr.w	r2, r2, #32
 800c138:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c13a:	2300      	movs	r3, #0
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	3714      	adds	r7, #20
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr

0800c148 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c148:	b480      	push	{r7}
 800c14a:	b095      	sub	sp, #84	; 0x54
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	330c      	adds	r3, #12
 800c156:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c158:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c15a:	e853 3f00 	ldrex	r3, [r3]
 800c15e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c162:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c166:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	330c      	adds	r3, #12
 800c16e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c170:	643a      	str	r2, [r7, #64]	; 0x40
 800c172:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c174:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c176:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c178:	e841 2300 	strex	r3, r2, [r1]
 800c17c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c180:	2b00      	cmp	r3, #0
 800c182:	d1e5      	bne.n	800c150 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	3314      	adds	r3, #20
 800c18a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c18c:	6a3b      	ldr	r3, [r7, #32]
 800c18e:	e853 3f00 	ldrex	r3, [r3]
 800c192:	61fb      	str	r3, [r7, #28]
   return(result);
 800c194:	69fb      	ldr	r3, [r7, #28]
 800c196:	f023 0301 	bic.w	r3, r3, #1
 800c19a:	64bb      	str	r3, [r7, #72]	; 0x48
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	3314      	adds	r3, #20
 800c1a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c1a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c1a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c1aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c1ac:	e841 2300 	strex	r3, r2, [r1]
 800c1b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c1b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d1e5      	bne.n	800c184 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1bc:	2b01      	cmp	r3, #1
 800c1be:	d119      	bne.n	800c1f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	330c      	adds	r3, #12
 800c1c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	e853 3f00 	ldrex	r3, [r3]
 800c1ce:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	f023 0310 	bic.w	r3, r3, #16
 800c1d6:	647b      	str	r3, [r7, #68]	; 0x44
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	330c      	adds	r3, #12
 800c1de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c1e0:	61ba      	str	r2, [r7, #24]
 800c1e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1e4:	6979      	ldr	r1, [r7, #20]
 800c1e6:	69ba      	ldr	r2, [r7, #24]
 800c1e8:	e841 2300 	strex	r3, r2, [r1]
 800c1ec:	613b      	str	r3, [r7, #16]
   return(result);
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d1e5      	bne.n	800c1c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	2220      	movs	r2, #32
 800c1f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2200      	movs	r2, #0
 800c200:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c202:	bf00      	nop
 800c204:	3754      	adds	r7, #84	; 0x54
 800c206:	46bd      	mov	sp, r7
 800c208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20c:	4770      	bx	lr

0800c20e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c20e:	b580      	push	{r7, lr}
 800c210:	b084      	sub	sp, #16
 800c212:	af00      	add	r7, sp, #0
 800c214:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c21a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	2200      	movs	r2, #0
 800c220:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	2200      	movs	r2, #0
 800c226:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c228:	68f8      	ldr	r0, [r7, #12]
 800c22a:	f7ff ff3d 	bl	800c0a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c22e:	bf00      	nop
 800c230:	3710      	adds	r7, #16
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}

0800c236 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c236:	b480      	push	{r7}
 800c238:	b085      	sub	sp, #20
 800c23a:	af00      	add	r7, sp, #0
 800c23c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c244:	b2db      	uxtb	r3, r3
 800c246:	2b21      	cmp	r3, #33	; 0x21
 800c248:	d13e      	bne.n	800c2c8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	689b      	ldr	r3, [r3, #8]
 800c24e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c252:	d114      	bne.n	800c27e <UART_Transmit_IT+0x48>
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	691b      	ldr	r3, [r3, #16]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d110      	bne.n	800c27e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	6a1b      	ldr	r3, [r3, #32]
 800c260:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	881b      	ldrh	r3, [r3, #0]
 800c266:	461a      	mov	r2, r3
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c270:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	6a1b      	ldr	r3, [r3, #32]
 800c276:	1c9a      	adds	r2, r3, #2
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	621a      	str	r2, [r3, #32]
 800c27c:	e008      	b.n	800c290 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	6a1b      	ldr	r3, [r3, #32]
 800c282:	1c59      	adds	r1, r3, #1
 800c284:	687a      	ldr	r2, [r7, #4]
 800c286:	6211      	str	r1, [r2, #32]
 800c288:	781a      	ldrb	r2, [r3, #0]
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c294:	b29b      	uxth	r3, r3
 800c296:	3b01      	subs	r3, #1
 800c298:	b29b      	uxth	r3, r3
 800c29a:	687a      	ldr	r2, [r7, #4]
 800c29c:	4619      	mov	r1, r3
 800c29e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d10f      	bne.n	800c2c4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	68da      	ldr	r2, [r3, #12]
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c2b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	68da      	ldr	r2, [r3, #12]
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c2c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	e000      	b.n	800c2ca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c2c8:	2302      	movs	r3, #2
  }
}
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	3714      	adds	r7, #20
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d4:	4770      	bx	lr

0800c2d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c2d6:	b580      	push	{r7, lr}
 800c2d8:	b082      	sub	sp, #8
 800c2da:	af00      	add	r7, sp, #0
 800c2dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	68da      	ldr	r2, [r3, #12]
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c2ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2220      	movs	r2, #32
 800c2f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f7ff fecc 	bl	800c094 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c2fc:	2300      	movs	r3, #0
}
 800c2fe:	4618      	mov	r0, r3
 800c300:	3708      	adds	r7, #8
 800c302:	46bd      	mov	sp, r7
 800c304:	bd80      	pop	{r7, pc}

0800c306 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c306:	b580      	push	{r7, lr}
 800c308:	b08c      	sub	sp, #48	; 0x30
 800c30a:	af00      	add	r7, sp, #0
 800c30c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c314:	b2db      	uxtb	r3, r3
 800c316:	2b22      	cmp	r3, #34	; 0x22
 800c318:	f040 80ab 	bne.w	800c472 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	689b      	ldr	r3, [r3, #8]
 800c320:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c324:	d117      	bne.n	800c356 <UART_Receive_IT+0x50>
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	691b      	ldr	r3, [r3, #16]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d113      	bne.n	800c356 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c32e:	2300      	movs	r3, #0
 800c330:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c336:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	685b      	ldr	r3, [r3, #4]
 800c33e:	b29b      	uxth	r3, r3
 800c340:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c344:	b29a      	uxth	r2, r3
 800c346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c348:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c34e:	1c9a      	adds	r2, r3, #2
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	629a      	str	r2, [r3, #40]	; 0x28
 800c354:	e026      	b.n	800c3a4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c35a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800c35c:	2300      	movs	r3, #0
 800c35e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	689b      	ldr	r3, [r3, #8]
 800c364:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c368:	d007      	beq.n	800c37a <UART_Receive_IT+0x74>
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	689b      	ldr	r3, [r3, #8]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d10a      	bne.n	800c388 <UART_Receive_IT+0x82>
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	691b      	ldr	r3, [r3, #16]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d106      	bne.n	800c388 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	b2da      	uxtb	r2, r3
 800c382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c384:	701a      	strb	r2, [r3, #0]
 800c386:	e008      	b.n	800c39a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	685b      	ldr	r3, [r3, #4]
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c394:	b2da      	uxtb	r2, r3
 800c396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c398:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c39e:	1c5a      	adds	r2, r3, #1
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c3a8:	b29b      	uxth	r3, r3
 800c3aa:	3b01      	subs	r3, #1
 800c3ac:	b29b      	uxth	r3, r3
 800c3ae:	687a      	ldr	r2, [r7, #4]
 800c3b0:	4619      	mov	r1, r3
 800c3b2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d15a      	bne.n	800c46e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	68da      	ldr	r2, [r3, #12]
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	f022 0220 	bic.w	r2, r2, #32
 800c3c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	68da      	ldr	r2, [r3, #12]
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c3d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	695a      	ldr	r2, [r3, #20]
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	f022 0201 	bic.w	r2, r2, #1
 800c3e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2220      	movs	r2, #32
 800c3ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3f4:	2b01      	cmp	r3, #1
 800c3f6:	d135      	bne.n	800c464 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	330c      	adds	r3, #12
 800c404:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c406:	697b      	ldr	r3, [r7, #20]
 800c408:	e853 3f00 	ldrex	r3, [r3]
 800c40c:	613b      	str	r3, [r7, #16]
   return(result);
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	f023 0310 	bic.w	r3, r3, #16
 800c414:	627b      	str	r3, [r7, #36]	; 0x24
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	330c      	adds	r3, #12
 800c41c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c41e:	623a      	str	r2, [r7, #32]
 800c420:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c422:	69f9      	ldr	r1, [r7, #28]
 800c424:	6a3a      	ldr	r2, [r7, #32]
 800c426:	e841 2300 	strex	r3, r2, [r1]
 800c42a:	61bb      	str	r3, [r7, #24]
   return(result);
 800c42c:	69bb      	ldr	r3, [r7, #24]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d1e5      	bne.n	800c3fe <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f003 0310 	and.w	r3, r3, #16
 800c43c:	2b10      	cmp	r3, #16
 800c43e:	d10a      	bne.n	800c456 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c440:	2300      	movs	r3, #0
 800c442:	60fb      	str	r3, [r7, #12]
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	60fb      	str	r3, [r7, #12]
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	685b      	ldr	r3, [r3, #4]
 800c452:	60fb      	str	r3, [r7, #12]
 800c454:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c45a:	4619      	mov	r1, r3
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f7ff fe2d 	bl	800c0bc <HAL_UARTEx_RxEventCallback>
 800c462:	e002      	b.n	800c46a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c464:	6878      	ldr	r0, [r7, #4]
 800c466:	f7f4 fef1 	bl	800124c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c46a:	2300      	movs	r3, #0
 800c46c:	e002      	b.n	800c474 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800c46e:	2300      	movs	r3, #0
 800c470:	e000      	b.n	800c474 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800c472:	2302      	movs	r3, #2
  }
}
 800c474:	4618      	mov	r0, r3
 800c476:	3730      	adds	r7, #48	; 0x30
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}

0800c47c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c47c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c480:	b09f      	sub	sp, #124	; 0x7c
 800c482:	af00      	add	r7, sp, #0
 800c484:	66f8      	str	r0, [r7, #108]	; 0x6c
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800c486:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c488:	685a      	ldr	r2, [r3, #4]
 800c48a:	4b9b      	ldr	r3, [pc, #620]	; (800c6f8 <UART_SetConfig+0x27c>)
 800c48c:	429a      	cmp	r2, r3
 800c48e:	d904      	bls.n	800c49a <UART_SetConfig+0x1e>
 800c490:	f640 6156 	movw	r1, #3670	; 0xe56
 800c494:	4899      	ldr	r0, [pc, #612]	; (800c6fc <UART_SetConfig+0x280>)
 800c496:	f7f8 fa84 	bl	80049a2 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800c49a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c49c:	68db      	ldr	r3, [r3, #12]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d009      	beq.n	800c4b6 <UART_SetConfig+0x3a>
 800c4a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c4a4:	68db      	ldr	r3, [r3, #12]
 800c4a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c4aa:	d004      	beq.n	800c4b6 <UART_SetConfig+0x3a>
 800c4ac:	f640 6157 	movw	r1, #3671	; 0xe57
 800c4b0:	4892      	ldr	r0, [pc, #584]	; (800c6fc <UART_SetConfig+0x280>)
 800c4b2:	f7f8 fa76 	bl	80049a2 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800c4b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c4b8:	691b      	ldr	r3, [r3, #16]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d00e      	beq.n	800c4dc <UART_SetConfig+0x60>
 800c4be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c4c0:	691b      	ldr	r3, [r3, #16]
 800c4c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c4c6:	d009      	beq.n	800c4dc <UART_SetConfig+0x60>
 800c4c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c4ca:	691b      	ldr	r3, [r3, #16]
 800c4cc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c4d0:	d004      	beq.n	800c4dc <UART_SetConfig+0x60>
 800c4d2:	f640 6158 	movw	r1, #3672	; 0xe58
 800c4d6:	4889      	ldr	r0, [pc, #548]	; (800c6fc <UART_SetConfig+0x280>)
 800c4d8:	f7f8 fa63 	bl	80049a2 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800c4dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c4de:	695a      	ldr	r2, [r3, #20]
 800c4e0:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800c4e4:	4013      	ands	r3, r2
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d103      	bne.n	800c4f2 <UART_SetConfig+0x76>
 800c4ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c4ec:	695b      	ldr	r3, [r3, #20]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d104      	bne.n	800c4fc <UART_SetConfig+0x80>
 800c4f2:	f640 6159 	movw	r1, #3673	; 0xe59
 800c4f6:	4881      	ldr	r0, [pc, #516]	; (800c6fc <UART_SetConfig+0x280>)
 800c4f8:	f7f8 fa53 	bl	80049a2 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c4fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	691b      	ldr	r3, [r3, #16]
 800c502:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c506:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c508:	68d9      	ldr	r1, [r3, #12]
 800c50a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c50c:	681a      	ldr	r2, [r3, #0]
 800c50e:	ea40 0301 	orr.w	r3, r0, r1
 800c512:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c514:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c516:	689a      	ldr	r2, [r3, #8]
 800c518:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c51a:	691b      	ldr	r3, [r3, #16]
 800c51c:	431a      	orrs	r2, r3
 800c51e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c520:	695b      	ldr	r3, [r3, #20]
 800c522:	431a      	orrs	r2, r3
 800c524:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c526:	69db      	ldr	r3, [r3, #28]
 800c528:	4313      	orrs	r3, r2
 800c52a:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800c52c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	68db      	ldr	r3, [r3, #12]
 800c532:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c536:	f021 010c 	bic.w	r1, r1, #12
 800c53a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c53c:	681a      	ldr	r2, [r3, #0]
 800c53e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c540:	430b      	orrs	r3, r1
 800c542:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c544:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	695b      	ldr	r3, [r3, #20]
 800c54a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c54e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c550:	6999      	ldr	r1, [r3, #24]
 800c552:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c554:	681a      	ldr	r2, [r3, #0]
 800c556:	ea40 0301 	orr.w	r3, r0, r1
 800c55a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c55c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c55e:	681a      	ldr	r2, [r3, #0]
 800c560:	4b67      	ldr	r3, [pc, #412]	; (800c700 <UART_SetConfig+0x284>)
 800c562:	429a      	cmp	r2, r3
 800c564:	d004      	beq.n	800c570 <UART_SetConfig+0xf4>
 800c566:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c568:	681a      	ldr	r2, [r3, #0]
 800c56a:	4b66      	ldr	r3, [pc, #408]	; (800c704 <UART_SetConfig+0x288>)
 800c56c:	429a      	cmp	r2, r3
 800c56e:	d103      	bne.n	800c578 <UART_SetConfig+0xfc>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c570:	f7fb fbf0 	bl	8007d54 <HAL_RCC_GetPCLK2Freq>
 800c574:	6778      	str	r0, [r7, #116]	; 0x74
 800c576:	e002      	b.n	800c57e <UART_SetConfig+0x102>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c578:	f7fb fbd8 	bl	8007d2c <HAL_RCC_GetPCLK1Freq>
 800c57c:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c57e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c580:	69db      	ldr	r3, [r3, #28]
 800c582:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c586:	f040 80c1 	bne.w	800c70c <UART_SetConfig+0x290>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c58a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c58c:	461c      	mov	r4, r3
 800c58e:	f04f 0500 	mov.w	r5, #0
 800c592:	4622      	mov	r2, r4
 800c594:	462b      	mov	r3, r5
 800c596:	1891      	adds	r1, r2, r2
 800c598:	6439      	str	r1, [r7, #64]	; 0x40
 800c59a:	415b      	adcs	r3, r3
 800c59c:	647b      	str	r3, [r7, #68]	; 0x44
 800c59e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800c5a2:	1912      	adds	r2, r2, r4
 800c5a4:	eb45 0303 	adc.w	r3, r5, r3
 800c5a8:	f04f 0000 	mov.w	r0, #0
 800c5ac:	f04f 0100 	mov.w	r1, #0
 800c5b0:	00d9      	lsls	r1, r3, #3
 800c5b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c5b6:	00d0      	lsls	r0, r2, #3
 800c5b8:	4602      	mov	r2, r0
 800c5ba:	460b      	mov	r3, r1
 800c5bc:	1911      	adds	r1, r2, r4
 800c5be:	6639      	str	r1, [r7, #96]	; 0x60
 800c5c0:	416b      	adcs	r3, r5
 800c5c2:	667b      	str	r3, [r7, #100]	; 0x64
 800c5c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c5c6:	685b      	ldr	r3, [r3, #4]
 800c5c8:	461a      	mov	r2, r3
 800c5ca:	f04f 0300 	mov.w	r3, #0
 800c5ce:	1891      	adds	r1, r2, r2
 800c5d0:	63b9      	str	r1, [r7, #56]	; 0x38
 800c5d2:	415b      	adcs	r3, r3
 800c5d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c5d6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c5da:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800c5de:	f7f4 fad9 	bl	8000b94 <__aeabi_uldivmod>
 800c5e2:	4602      	mov	r2, r0
 800c5e4:	460b      	mov	r3, r1
 800c5e6:	4b48      	ldr	r3, [pc, #288]	; (800c708 <UART_SetConfig+0x28c>)
 800c5e8:	fba3 2302 	umull	r2, r3, r3, r2
 800c5ec:	095b      	lsrs	r3, r3, #5
 800c5ee:	011e      	lsls	r6, r3, #4
 800c5f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c5f2:	461c      	mov	r4, r3
 800c5f4:	f04f 0500 	mov.w	r5, #0
 800c5f8:	4622      	mov	r2, r4
 800c5fa:	462b      	mov	r3, r5
 800c5fc:	1891      	adds	r1, r2, r2
 800c5fe:	6339      	str	r1, [r7, #48]	; 0x30
 800c600:	415b      	adcs	r3, r3
 800c602:	637b      	str	r3, [r7, #52]	; 0x34
 800c604:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c608:	1912      	adds	r2, r2, r4
 800c60a:	eb45 0303 	adc.w	r3, r5, r3
 800c60e:	f04f 0000 	mov.w	r0, #0
 800c612:	f04f 0100 	mov.w	r1, #0
 800c616:	00d9      	lsls	r1, r3, #3
 800c618:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c61c:	00d0      	lsls	r0, r2, #3
 800c61e:	4602      	mov	r2, r0
 800c620:	460b      	mov	r3, r1
 800c622:	1911      	adds	r1, r2, r4
 800c624:	65b9      	str	r1, [r7, #88]	; 0x58
 800c626:	416b      	adcs	r3, r5
 800c628:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c62a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c62c:	685b      	ldr	r3, [r3, #4]
 800c62e:	461a      	mov	r2, r3
 800c630:	f04f 0300 	mov.w	r3, #0
 800c634:	1891      	adds	r1, r2, r2
 800c636:	62b9      	str	r1, [r7, #40]	; 0x28
 800c638:	415b      	adcs	r3, r3
 800c63a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c63c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c640:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800c644:	f7f4 faa6 	bl	8000b94 <__aeabi_uldivmod>
 800c648:	4602      	mov	r2, r0
 800c64a:	460b      	mov	r3, r1
 800c64c:	4b2e      	ldr	r3, [pc, #184]	; (800c708 <UART_SetConfig+0x28c>)
 800c64e:	fba3 1302 	umull	r1, r3, r3, r2
 800c652:	095b      	lsrs	r3, r3, #5
 800c654:	2164      	movs	r1, #100	; 0x64
 800c656:	fb01 f303 	mul.w	r3, r1, r3
 800c65a:	1ad3      	subs	r3, r2, r3
 800c65c:	00db      	lsls	r3, r3, #3
 800c65e:	3332      	adds	r3, #50	; 0x32
 800c660:	4a29      	ldr	r2, [pc, #164]	; (800c708 <UART_SetConfig+0x28c>)
 800c662:	fba2 2303 	umull	r2, r3, r2, r3
 800c666:	095b      	lsrs	r3, r3, #5
 800c668:	005b      	lsls	r3, r3, #1
 800c66a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c66e:	441e      	add	r6, r3
 800c670:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c672:	4618      	mov	r0, r3
 800c674:	f04f 0100 	mov.w	r1, #0
 800c678:	4602      	mov	r2, r0
 800c67a:	460b      	mov	r3, r1
 800c67c:	1894      	adds	r4, r2, r2
 800c67e:	623c      	str	r4, [r7, #32]
 800c680:	415b      	adcs	r3, r3
 800c682:	627b      	str	r3, [r7, #36]	; 0x24
 800c684:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c688:	1812      	adds	r2, r2, r0
 800c68a:	eb41 0303 	adc.w	r3, r1, r3
 800c68e:	f04f 0400 	mov.w	r4, #0
 800c692:	f04f 0500 	mov.w	r5, #0
 800c696:	00dd      	lsls	r5, r3, #3
 800c698:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c69c:	00d4      	lsls	r4, r2, #3
 800c69e:	4622      	mov	r2, r4
 800c6a0:	462b      	mov	r3, r5
 800c6a2:	1814      	adds	r4, r2, r0
 800c6a4:	653c      	str	r4, [r7, #80]	; 0x50
 800c6a6:	414b      	adcs	r3, r1
 800c6a8:	657b      	str	r3, [r7, #84]	; 0x54
 800c6aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c6ac:	685b      	ldr	r3, [r3, #4]
 800c6ae:	461a      	mov	r2, r3
 800c6b0:	f04f 0300 	mov.w	r3, #0
 800c6b4:	1891      	adds	r1, r2, r2
 800c6b6:	61b9      	str	r1, [r7, #24]
 800c6b8:	415b      	adcs	r3, r3
 800c6ba:	61fb      	str	r3, [r7, #28]
 800c6bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c6c0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800c6c4:	f7f4 fa66 	bl	8000b94 <__aeabi_uldivmod>
 800c6c8:	4602      	mov	r2, r0
 800c6ca:	460b      	mov	r3, r1
 800c6cc:	4b0e      	ldr	r3, [pc, #56]	; (800c708 <UART_SetConfig+0x28c>)
 800c6ce:	fba3 1302 	umull	r1, r3, r3, r2
 800c6d2:	095b      	lsrs	r3, r3, #5
 800c6d4:	2164      	movs	r1, #100	; 0x64
 800c6d6:	fb01 f303 	mul.w	r3, r1, r3
 800c6da:	1ad3      	subs	r3, r2, r3
 800c6dc:	00db      	lsls	r3, r3, #3
 800c6de:	3332      	adds	r3, #50	; 0x32
 800c6e0:	4a09      	ldr	r2, [pc, #36]	; (800c708 <UART_SetConfig+0x28c>)
 800c6e2:	fba2 2303 	umull	r2, r3, r2, r3
 800c6e6:	095b      	lsrs	r3, r3, #5
 800c6e8:	f003 0207 	and.w	r2, r3, #7
 800c6ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	4432      	add	r2, r6
 800c6f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c6f4:	e0c4      	b.n	800c880 <UART_SetConfig+0x404>
 800c6f6:	bf00      	nop
 800c6f8:	00a037a0 	.word	0x00a037a0
 800c6fc:	0801242c 	.word	0x0801242c
 800c700:	40011000 	.word	0x40011000
 800c704:	40011400 	.word	0x40011400
 800c708:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c70c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c70e:	461c      	mov	r4, r3
 800c710:	f04f 0500 	mov.w	r5, #0
 800c714:	4622      	mov	r2, r4
 800c716:	462b      	mov	r3, r5
 800c718:	1891      	adds	r1, r2, r2
 800c71a:	6139      	str	r1, [r7, #16]
 800c71c:	415b      	adcs	r3, r3
 800c71e:	617b      	str	r3, [r7, #20]
 800c720:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c724:	1912      	adds	r2, r2, r4
 800c726:	eb45 0303 	adc.w	r3, r5, r3
 800c72a:	f04f 0000 	mov.w	r0, #0
 800c72e:	f04f 0100 	mov.w	r1, #0
 800c732:	00d9      	lsls	r1, r3, #3
 800c734:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c738:	00d0      	lsls	r0, r2, #3
 800c73a:	4602      	mov	r2, r0
 800c73c:	460b      	mov	r3, r1
 800c73e:	eb12 0804 	adds.w	r8, r2, r4
 800c742:	eb43 0905 	adc.w	r9, r3, r5
 800c746:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c748:	685b      	ldr	r3, [r3, #4]
 800c74a:	4618      	mov	r0, r3
 800c74c:	f04f 0100 	mov.w	r1, #0
 800c750:	f04f 0200 	mov.w	r2, #0
 800c754:	f04f 0300 	mov.w	r3, #0
 800c758:	008b      	lsls	r3, r1, #2
 800c75a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c75e:	0082      	lsls	r2, r0, #2
 800c760:	4640      	mov	r0, r8
 800c762:	4649      	mov	r1, r9
 800c764:	f7f4 fa16 	bl	8000b94 <__aeabi_uldivmod>
 800c768:	4602      	mov	r2, r0
 800c76a:	460b      	mov	r3, r1
 800c76c:	4b47      	ldr	r3, [pc, #284]	; (800c88c <UART_SetConfig+0x410>)
 800c76e:	fba3 2302 	umull	r2, r3, r3, r2
 800c772:	095b      	lsrs	r3, r3, #5
 800c774:	011e      	lsls	r6, r3, #4
 800c776:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c778:	4618      	mov	r0, r3
 800c77a:	f04f 0100 	mov.w	r1, #0
 800c77e:	4602      	mov	r2, r0
 800c780:	460b      	mov	r3, r1
 800c782:	1894      	adds	r4, r2, r2
 800c784:	60bc      	str	r4, [r7, #8]
 800c786:	415b      	adcs	r3, r3
 800c788:	60fb      	str	r3, [r7, #12]
 800c78a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c78e:	1812      	adds	r2, r2, r0
 800c790:	eb41 0303 	adc.w	r3, r1, r3
 800c794:	f04f 0400 	mov.w	r4, #0
 800c798:	f04f 0500 	mov.w	r5, #0
 800c79c:	00dd      	lsls	r5, r3, #3
 800c79e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c7a2:	00d4      	lsls	r4, r2, #3
 800c7a4:	4622      	mov	r2, r4
 800c7a6:	462b      	mov	r3, r5
 800c7a8:	1814      	adds	r4, r2, r0
 800c7aa:	64bc      	str	r4, [r7, #72]	; 0x48
 800c7ac:	414b      	adcs	r3, r1
 800c7ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c7b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c7b2:	685b      	ldr	r3, [r3, #4]
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	f04f 0100 	mov.w	r1, #0
 800c7ba:	f04f 0200 	mov.w	r2, #0
 800c7be:	f04f 0300 	mov.w	r3, #0
 800c7c2:	008b      	lsls	r3, r1, #2
 800c7c4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c7c8:	0082      	lsls	r2, r0, #2
 800c7ca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800c7ce:	f7f4 f9e1 	bl	8000b94 <__aeabi_uldivmod>
 800c7d2:	4602      	mov	r2, r0
 800c7d4:	460b      	mov	r3, r1
 800c7d6:	4b2d      	ldr	r3, [pc, #180]	; (800c88c <UART_SetConfig+0x410>)
 800c7d8:	fba3 1302 	umull	r1, r3, r3, r2
 800c7dc:	095b      	lsrs	r3, r3, #5
 800c7de:	2164      	movs	r1, #100	; 0x64
 800c7e0:	fb01 f303 	mul.w	r3, r1, r3
 800c7e4:	1ad3      	subs	r3, r2, r3
 800c7e6:	011b      	lsls	r3, r3, #4
 800c7e8:	3332      	adds	r3, #50	; 0x32
 800c7ea:	4a28      	ldr	r2, [pc, #160]	; (800c88c <UART_SetConfig+0x410>)
 800c7ec:	fba2 2303 	umull	r2, r3, r2, r3
 800c7f0:	095b      	lsrs	r3, r3, #5
 800c7f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c7f6:	441e      	add	r6, r3
 800c7f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	f04f 0100 	mov.w	r1, #0
 800c800:	4602      	mov	r2, r0
 800c802:	460b      	mov	r3, r1
 800c804:	1894      	adds	r4, r2, r2
 800c806:	603c      	str	r4, [r7, #0]
 800c808:	415b      	adcs	r3, r3
 800c80a:	607b      	str	r3, [r7, #4]
 800c80c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c810:	1812      	adds	r2, r2, r0
 800c812:	eb41 0303 	adc.w	r3, r1, r3
 800c816:	f04f 0400 	mov.w	r4, #0
 800c81a:	f04f 0500 	mov.w	r5, #0
 800c81e:	00dd      	lsls	r5, r3, #3
 800c820:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c824:	00d4      	lsls	r4, r2, #3
 800c826:	4622      	mov	r2, r4
 800c828:	462b      	mov	r3, r5
 800c82a:	eb12 0a00 	adds.w	sl, r2, r0
 800c82e:	eb43 0b01 	adc.w	fp, r3, r1
 800c832:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c834:	685b      	ldr	r3, [r3, #4]
 800c836:	4618      	mov	r0, r3
 800c838:	f04f 0100 	mov.w	r1, #0
 800c83c:	f04f 0200 	mov.w	r2, #0
 800c840:	f04f 0300 	mov.w	r3, #0
 800c844:	008b      	lsls	r3, r1, #2
 800c846:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c84a:	0082      	lsls	r2, r0, #2
 800c84c:	4650      	mov	r0, sl
 800c84e:	4659      	mov	r1, fp
 800c850:	f7f4 f9a0 	bl	8000b94 <__aeabi_uldivmod>
 800c854:	4602      	mov	r2, r0
 800c856:	460b      	mov	r3, r1
 800c858:	4b0c      	ldr	r3, [pc, #48]	; (800c88c <UART_SetConfig+0x410>)
 800c85a:	fba3 1302 	umull	r1, r3, r3, r2
 800c85e:	095b      	lsrs	r3, r3, #5
 800c860:	2164      	movs	r1, #100	; 0x64
 800c862:	fb01 f303 	mul.w	r3, r1, r3
 800c866:	1ad3      	subs	r3, r2, r3
 800c868:	011b      	lsls	r3, r3, #4
 800c86a:	3332      	adds	r3, #50	; 0x32
 800c86c:	4a07      	ldr	r2, [pc, #28]	; (800c88c <UART_SetConfig+0x410>)
 800c86e:	fba2 2303 	umull	r2, r3, r2, r3
 800c872:	095b      	lsrs	r3, r3, #5
 800c874:	f003 020f 	and.w	r2, r3, #15
 800c878:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	4432      	add	r2, r6
 800c87e:	609a      	str	r2, [r3, #8]
}
 800c880:	bf00      	nop
 800c882:	377c      	adds	r7, #124	; 0x7c
 800c884:	46bd      	mov	sp, r7
 800c886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c88a:	bf00      	nop
 800c88c:	51eb851f 	.word	0x51eb851f

0800c890 <VL53L1_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_DataInit(VL53L1_DEV Dev)
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b084      	sub	sp, #16
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800c898:	2300      	movs	r3, #0
 800c89a:	73fb      	strb	r3, [r7, #15]
		Status = VL53L1_WrByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG,
				i);
	}
#endif

	if (Status == VL53L1_ERROR_NONE)
 800c89c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d105      	bne.n	800c8b0 <VL53L1_DataInit+0x20>
		Status = VL53L1_data_init(Dev, 1);
 800c8a4:	2101      	movs	r1, #1
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f001 f824 	bl	800d8f4 <VL53L1_data_init>
 800c8ac:	4603      	mov	r3, r0
 800c8ae:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L1_ERROR_NONE)
 800c8b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d103      	bne.n	800c8c0 <VL53L1_DataInit+0x30>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	/* Enable all check */
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	73bb      	strb	r3, [r7, #14]
 800c8c4:	e012      	b.n	800c8ec <VL53L1_DataInit+0x5c>
		if (Status == VL53L1_ERROR_NONE)
 800c8c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d112      	bne.n	800c8f4 <VL53L1_DataInit+0x64>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 800c8ce:	7bbb      	ldrb	r3, [r7, #14]
 800c8d0:	b29b      	uxth	r3, r3
 800c8d2:	2201      	movs	r2, #1
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f000 fbd3 	bl	800d082 <VL53L1_SetLimitCheckEnable>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	461a      	mov	r2, r3
 800c8e0:	7bfb      	ldrb	r3, [r7, #15]
 800c8e2:	4313      	orrs	r3, r2
 800c8e4:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800c8e6:	7bbb      	ldrb	r3, [r7, #14]
 800c8e8:	3301      	adds	r3, #1
 800c8ea:	73bb      	strb	r3, [r7, #14]
 800c8ec:	7bbb      	ldrb	r3, [r7, #14]
 800c8ee:	2b01      	cmp	r3, #1
 800c8f0:	d9e9      	bls.n	800c8c6 <VL53L1_DataInit+0x36>
 800c8f2:	e000      	b.n	800c8f6 <VL53L1_DataInit+0x66>
		else
			break;
 800c8f4:	bf00      	nop

	}


	LOG_FUNCTION_END(Status);
	return Status;
 800c8f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	3710      	adds	r7, #16
 800c8fe:	46bd      	mov	sp, r7
 800c900:	bd80      	pop	{r7, pc}

0800c902 <VL53L1_StaticInit>:


VL53L1_Error VL53L1_StaticInit(VL53L1_DEV Dev)
{
 800c902:	b580      	push	{r7, lr}
 800c904:	b084      	sub	sp, #16
 800c906:	af00      	add	r7, sp, #0
 800c908:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800c90a:	2300      	movs	r3, #0
 800c90c:	73fb      	strb	r3, [r7, #15]
	uint8_t  measurement_mode;

	LOG_FUNCTION_START("");

	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	2203      	movs	r2, #3
 800c912:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800c916:	2320      	movs	r3, #32
 800c918:	73bb      	strb	r3, [r7, #14]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	7bba      	ldrb	r2, [r7, #14]
 800c91e:	709a      	strb	r2, [r3, #2]

	/* ticket 472728 fix */
	Status = VL53L1_SetPresetMode(Dev,
 800c920:	2108      	movs	r1, #8
 800c922:	6878      	ldr	r0, [r7, #4]
 800c924:	f000 f8f9 	bl	800cb1a <VL53L1_SetPresetMode>
 800c928:	4603      	mov	r3, r0
 800c92a:	73fb      	strb	r3, [r7, #15]
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2208      	movs	r2, #8
 800c930:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	/* end of ticket 472728 fix */

	LOG_FUNCTION_END(Status);
	return Status;
 800c934:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c938:	4618      	mov	r0, r3
 800c93a:	3710      	adds	r7, #16
 800c93c:	46bd      	mov	sp, r7
 800c93e:	bd80      	pop	{r7, pc}

0800c940 <VL53L1_WaitDeviceBooted>:

VL53L1_Error VL53L1_WaitDeviceBooted(VL53L1_DEV Dev)
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b084      	sub	sp, #16
 800c944:	af00      	add	r7, sp, #0
 800c946:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800c948:	2300      	movs	r3, #0
 800c94a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_poll_for_boot_completion(Dev,
 800c94c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f004 ffe0 	bl	8011916 <VL53L1_poll_for_boot_completion>
 800c956:	4603      	mov	r3, r0
 800c958:	73fb      	strb	r3, [r7, #15]
			VL53L1_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800c95a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3710      	adds	r7, #16
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}
	...

0800c968 <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 800c968:	b480      	push	{r7}
 800c96a:	b087      	sub	sp, #28
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	4603      	mov	r3, r0
 800c970:	603a      	str	r2, [r7, #0]
 800c972:	71fb      	strb	r3, [r7, #7]
 800c974:	460b      	mov	r3, r1
 800c976:	71bb      	strb	r3, [r7, #6]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800c978:	2300      	movs	r3, #0
 800c97a:	75fb      	strb	r3, [r7, #23]

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 800c97c:	4a2c      	ldr	r2, [pc, #176]	; (800ca30 <ComputeDevicePresetMode+0xc8>)
 800c97e:	f107 0310 	add.w	r3, r7, #16
 800c982:	6812      	ldr	r2, [r2, #0]
 800c984:	4611      	mov	r1, r2
 800c986:	8019      	strh	r1, [r3, #0]
 800c988:	3302      	adds	r3, #2
 800c98a:	0c12      	lsrs	r2, r2, #16
 800c98c:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 800c98e:	4a29      	ldr	r2, [pc, #164]	; (800ca34 <ComputeDevicePresetMode+0xcc>)
 800c990:	f107 030c 	add.w	r3, r7, #12
 800c994:	6812      	ldr	r2, [r2, #0]
 800c996:	4611      	mov	r1, r2
 800c998:	8019      	strh	r1, [r3, #0]
 800c99a:	3302      	adds	r3, #2
 800c99c:	0c12      	lsrs	r2, r2, #16
 800c99e:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 800c9a0:	4a25      	ldr	r2, [pc, #148]	; (800ca38 <ComputeDevicePresetMode+0xd0>)
 800c9a2:	f107 0308 	add.w	r3, r7, #8
 800c9a6:	6812      	ldr	r2, [r2, #0]
 800c9a8:	4611      	mov	r1, r2
 800c9aa:	8019      	strh	r1, [r3, #0]
 800c9ac:	3302      	adds	r3, #2
 800c9ae:	0c12      	lsrs	r2, r2, #16
 800c9b0:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	2201      	movs	r2, #1
 800c9b6:	701a      	strb	r2, [r3, #0]

	switch (DistanceMode) {
 800c9b8:	79bb      	ldrb	r3, [r7, #6]
 800c9ba:	2b01      	cmp	r3, #1
 800c9bc:	d002      	beq.n	800c9c4 <ComputeDevicePresetMode+0x5c>
 800c9be:	2b02      	cmp	r3, #2
 800c9c0:	d003      	beq.n	800c9ca <ComputeDevicePresetMode+0x62>
 800c9c2:	e005      	b.n	800c9d0 <ComputeDevicePresetMode+0x68>
	case VL53L1_DISTANCEMODE_SHORT:
		DistIdx = 0;
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	75bb      	strb	r3, [r7, #22]
		break;
 800c9c8:	e004      	b.n	800c9d4 <ComputeDevicePresetMode+0x6c>
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	75bb      	strb	r3, [r7, #22]
		break;
 800c9ce:	e001      	b.n	800c9d4 <ComputeDevicePresetMode+0x6c>
	default:
		DistIdx = 2;
 800c9d0:	2302      	movs	r3, #2
 800c9d2:	75bb      	strb	r3, [r7, #22]
	}

	switch (PresetMode) {
 800c9d4:	79fb      	ldrb	r3, [r7, #7]
 800c9d6:	2b08      	cmp	r3, #8
 800c9d8:	d017      	beq.n	800ca0a <ComputeDevicePresetMode+0xa2>
 800c9da:	2b08      	cmp	r3, #8
 800c9dc:	dc1e      	bgt.n	800ca1c <ComputeDevicePresetMode+0xb4>
 800c9de:	2b03      	cmp	r3, #3
 800c9e0:	d00a      	beq.n	800c9f8 <ComputeDevicePresetMode+0x90>
 800c9e2:	2b04      	cmp	r3, #4
 800c9e4:	d11a      	bne.n	800ca1c <ComputeDevicePresetMode+0xb4>
	case VL53L1_PRESETMODE_LITE_RANGING:
		*pDevicePresetMode = LightModes[DistIdx];
 800c9e6:	7dbb      	ldrb	r3, [r7, #22]
 800c9e8:	f107 0218 	add.w	r2, r7, #24
 800c9ec:	4413      	add	r3, r2
 800c9ee:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	701a      	strb	r2, [r3, #0]
		break;
 800c9f6:	e013      	b.n	800ca20 <ComputeDevicePresetMode+0xb8>


	case VL53L1_PRESETMODE_AUTONOMOUS:
		*pDevicePresetMode = TimedModes[DistIdx];
 800c9f8:	7dbb      	ldrb	r3, [r7, #22]
 800c9fa:	f107 0218 	add.w	r2, r7, #24
 800c9fe:	4413      	add	r3, r2
 800ca00:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800ca04:	683b      	ldr	r3, [r7, #0]
 800ca06:	701a      	strb	r2, [r3, #0]
		break;
 800ca08:	e00a      	b.n	800ca20 <ComputeDevicePresetMode+0xb8>

	case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 800ca0a:	7dbb      	ldrb	r3, [r7, #22]
 800ca0c:	f107 0218 	add.w	r2, r7, #24
 800ca10:	4413      	add	r3, r2
 800ca12:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800ca16:	683b      	ldr	r3, [r7, #0]
 800ca18:	701a      	strb	r2, [r3, #0]
		break;
 800ca1a:	e001      	b.n	800ca20 <ComputeDevicePresetMode+0xb8>

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800ca1c:	23f8      	movs	r3, #248	; 0xf8
 800ca1e:	75fb      	strb	r3, [r7, #23]
	}

	return Status;
 800ca20:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	371c      	adds	r7, #28
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2e:	4770      	bx	lr
 800ca30:	08012494 	.word	0x08012494
 800ca34:	08012498 	.word	0x08012498
 800ca38:	0801249c 	.word	0x0801249c

0800ca3c <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 800ca3c:	b5b0      	push	{r4, r5, r7, lr}
 800ca3e:	b08e      	sub	sp, #56	; 0x38
 800ca40:	af04      	add	r7, sp, #16
 800ca42:	60f8      	str	r0, [r7, #12]
 800ca44:	607b      	str	r3, [r7, #4]
 800ca46:	460b      	mov	r3, r1
 800ca48:	72fb      	strb	r3, [r7, #11]
 800ca4a:	4613      	mov	r3, r2
 800ca4c:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ca4e:	2300      	movs	r3, #0
 800ca50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L1_DevicePresetModes   device_preset_mode;
	uint8_t measurement_mode;
	uint16_t dss_config__target_total_rate_mcps = 0;
 800ca54:	2300      	movs	r3, #0
 800ca56:	847b      	strh	r3, [r7, #34]	; 0x22
	uint32_t phasecal_config_timeout_us = 0;
 800ca58:	2300      	movs	r3, #0
 800ca5a:	61fb      	str	r3, [r7, #28]
	uint32_t mm_config_timeout_us = 0;
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	61bb      	str	r3, [r7, #24]
	uint32_t lld_range_config_timeout_us = 0;
 800ca60:	2300      	movs	r3, #0
 800ca62:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 800ca64:	7afb      	ldrb	r3, [r7, #11]
 800ca66:	2b03      	cmp	r3, #3
 800ca68:	d002      	beq.n	800ca70 <SetPresetMode+0x34>
 800ca6a:	7afb      	ldrb	r3, [r7, #11]
 800ca6c:	2b08      	cmp	r3, #8
 800ca6e:	d103      	bne.n	800ca78 <SetPresetMode+0x3c>
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 800ca70:	2340      	movs	r3, #64	; 0x40
 800ca72:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ca76:	e002      	b.n	800ca7e <SetPresetMode+0x42>
	else
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800ca78:	2320      	movs	r3, #32
 800ca7a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 800ca7e:	f107 0225 	add.w	r2, r7, #37	; 0x25
 800ca82:	7ab9      	ldrb	r1, [r7, #10]
 800ca84:	7afb      	ldrb	r3, [r7, #11]
 800ca86:	4618      	mov	r0, r3
 800ca88:	f7ff ff6e 	bl	800c968 <ComputeDevicePresetMode>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 800ca92:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d112      	bne.n	800cac0 <SetPresetMode+0x84>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 800ca9a:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 800ca9e:	f107 001c 	add.w	r0, r7, #28
 800caa2:	f107 0222 	add.w	r2, r7, #34	; 0x22
 800caa6:	f107 0314 	add.w	r3, r7, #20
 800caaa:	9301      	str	r3, [sp, #4]
 800caac:	f107 0318 	add.w	r3, r7, #24
 800cab0:	9300      	str	r3, [sp, #0]
 800cab2:	4603      	mov	r3, r0
 800cab4:	68f8      	ldr	r0, [r7, #12]
 800cab6:	f001 f9dd 	bl	800de74 <VL53L1_get_preset_mode_timing_cfg>
 800caba:	4603      	mov	r3, r0
 800cabc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 800cac0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d112      	bne.n	800caee <SetPresetMode+0xb2>
		Status = VL53L1_set_preset_mode(
 800cac8:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 800cacc:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 800cace:	69fd      	ldr	r5, [r7, #28]
 800cad0:	69bb      	ldr	r3, [r7, #24]
 800cad2:	697a      	ldr	r2, [r7, #20]
 800cad4:	6879      	ldr	r1, [r7, #4]
 800cad6:	9102      	str	r1, [sp, #8]
 800cad8:	9201      	str	r2, [sp, #4]
 800cada:	9300      	str	r3, [sp, #0]
 800cadc:	462b      	mov	r3, r5
 800cade:	4622      	mov	r2, r4
 800cae0:	4601      	mov	r1, r0
 800cae2:	68f8      	ldr	r0, [r7, #12]
 800cae4:	f001 fa70 	bl	800dfc8 <VL53L1_set_preset_mode>
 800cae8:	4603      	mov	r3, r0
 800caea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 800caee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d103      	bne.n	800cafe <SetPresetMode+0xc2>
		VL53L1DevDataSet(Dev, LLData.measurement_mode,
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cafc:	709a      	strb	r2, [r3, #2]
				measurement_mode);

	if (Status == VL53L1_ERROR_NONE)
 800cafe:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d103      	bne.n	800cb0e <SetPresetMode+0xd2>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	7afa      	ldrb	r2, [r7, #11]
 800cb0a:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
 800cb0e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800cb12:	4618      	mov	r0, r3
 800cb14:	3728      	adds	r7, #40	; 0x28
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bdb0      	pop	{r4, r5, r7, pc}

0800cb1a <VL53L1_SetPresetMode>:
	return Status;
}


VL53L1_Error VL53L1_SetPresetMode(VL53L1_DEV Dev, VL53L1_PresetModes PresetMode)
{
 800cb1a:	b580      	push	{r7, lr}
 800cb1c:	b084      	sub	sp, #16
 800cb1e:	af00      	add	r7, sp, #0
 800cb20:	6078      	str	r0, [r7, #4]
 800cb22:	460b      	mov	r3, r1
 800cb24:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800cb26:	2300      	movs	r3, #0
 800cb28:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes DistanceMode = VL53L1_DISTANCEMODE_LONG;
 800cb2a:	2303      	movs	r3, #3
 800cb2c:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	/* fix for bug 495690 */
	Status = VL53L1_low_power_auto_data_init(Dev);
 800cb2e:	6878      	ldr	r0, [r7, #4]
 800cb30:	f003 fd2c 	bl	801058c <VL53L1_low_power_auto_data_init>
 800cb34:	4603      	mov	r3, r0
 800cb36:	73fb      	strb	r3, [r7, #15]

	Status = SetPresetMode(Dev,
 800cb38:	7bba      	ldrb	r2, [r7, #14]
 800cb3a:	78f9      	ldrb	r1, [r7, #3]
 800cb3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800cb40:	6878      	ldr	r0, [r7, #4]
 800cb42:	f7ff ff7b 	bl	800ca3c <SetPresetMode>
 800cb46:	4603      	mov	r3, r0
 800cb48:	73fb      	strb	r3, [r7, #15]
			PresetMode,
			DistanceMode,
			1000);

	if (Status == VL53L1_ERROR_NONE) {
 800cb4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d117      	bne.n	800cb82 <VL53L1_SetPresetMode+0x68>
		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 800cb52:	78fb      	ldrb	r3, [r7, #3]
 800cb54:	2b04      	cmp	r3, #4
 800cb56:	d005      	beq.n	800cb64 <VL53L1_SetPresetMode+0x4a>
 800cb58:	78fb      	ldrb	r3, [r7, #3]
 800cb5a:	2b03      	cmp	r3, #3
 800cb5c:	d002      	beq.n	800cb64 <VL53L1_SetPresetMode+0x4a>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 800cb5e:	78fb      	ldrb	r3, [r7, #3]
 800cb60:	2b08      	cmp	r3, #8
 800cb62:	d107      	bne.n	800cb74 <VL53L1_SetPresetMode+0x5a>
			(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800cb64:	f24a 0128 	movw	r1, #41000	; 0xa028
 800cb68:	6878      	ldr	r0, [r7, #4]
 800cb6a:	f000 f891 	bl	800cc90 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 800cb6e:	4603      	mov	r3, r0
 800cb70:	73fb      	strb	r3, [r7, #15]
 800cb72:	e006      	b.n	800cb82 <VL53L1_SetPresetMode+0x68>
				Dev, 41000);
		else
			/* Set default timing budget to 30Hz (33.33 ms)*/
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800cb74:	f248 2135 	movw	r1, #33333	; 0x8235
 800cb78:	6878      	ldr	r0, [r7, #4]
 800cb7a:	f000 f889 	bl	800cc90 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 800cb7e:	4603      	mov	r3, r0
 800cb80:	73fb      	strb	r3, [r7, #15]
				Dev, 33333);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800cb82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d106      	bne.n	800cb98 <VL53L1_SetPresetMode+0x7e>
		/* Set default intermeasurement period to 1000 ms */
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 800cb8a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800cb8e:	6878      	ldr	r0, [r7, #4]
 800cb90:	f000 fa0a 	bl	800cfa8 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 800cb94:	4603      	mov	r3, r0
 800cb96:	73fb      	strb	r3, [r7, #15]
				1000);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800cb98:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	3710      	adds	r7, #16
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bd80      	pop	{r7, pc}

0800cba4 <VL53L1_SetDistanceMode>:
	return Status;
}

VL53L1_Error VL53L1_SetDistanceMode(VL53L1_DEV Dev,
		VL53L1_DistanceModes DistanceMode)
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b088      	sub	sp, #32
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
 800cbac:	460b      	mov	r3, r1
 800cbae:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	77fb      	strb	r3, [r7, #31]
	VL53L1_PresetModes PresetMode;
	uint32_t inter_measurement_period_ms;
	uint32_t TimingBudget = 0;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 800cbb8:	2300      	movs	r3, #0
 800cbba:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	60fb      	str	r3, [r7, #12]
	VL53L1_user_zone_t user_zone;

	LOG_FUNCTION_START("%d", (int)DistanceMode);

	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800cbc6:	77bb      	strb	r3, [r7, #30]
	/* when the distance mode is valid:
	 * Manual Mode: all modes
	 * AUTO AUTO_LITE : LITE_RANGING, RANGING
	 */

	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 800cbc8:	78fb      	ldrb	r3, [r7, #3]
 800cbca:	2b01      	cmp	r3, #1
 800cbcc:	d008      	beq.n	800cbe0 <VL53L1_SetDistanceMode+0x3c>
 800cbce:	78fb      	ldrb	r3, [r7, #3]
 800cbd0:	2b02      	cmp	r3, #2
 800cbd2:	d005      	beq.n	800cbe0 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 800cbd4:	78fb      	ldrb	r3, [r7, #3]
 800cbd6:	2b03      	cmp	r3, #3
 800cbd8:	d002      	beq.n	800cbe0 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_LONG))
		return VL53L1_ERROR_INVALID_PARAMS;
 800cbda:	f06f 0303 	mvn.w	r3, #3
 800cbde:	e052      	b.n	800cc86 <VL53L1_SetDistanceMode+0xe2>

	if (Status == VL53L1_ERROR_NONE)
 800cbe0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d107      	bne.n	800cbf8 <VL53L1_SetDistanceMode+0x54>
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 800cbe8:	f107 0308 	add.w	r3, r7, #8
 800cbec:	4619      	mov	r1, r3
 800cbee:	6878      	ldr	r0, [r7, #4]
 800cbf0:	f001 f8e9 	bl	800ddc6 <VL53L1_get_user_zone>
 800cbf4:	4603      	mov	r3, r0
 800cbf6:	77fb      	strb	r3, [r7, #31]

	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	695b      	ldr	r3, [r3, #20]
 800cbfc:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 800cbfe:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d10a      	bne.n	800cc1c <VL53L1_SetDistanceMode+0x78>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 800cc06:	f107 0314 	add.w	r3, r7, #20
 800cc0a:	f107 0210 	add.w	r2, r7, #16
 800cc0e:	f107 010c 	add.w	r1, r7, #12
 800cc12:	6878      	ldr	r0, [r7, #4]
 800cc14:	f001 f812 	bl	800dc3c <VL53L1_get_timeouts_us>
 800cc18:	4603      	mov	r3, r0
 800cc1a:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 800cc1c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d107      	bne.n	800cc34 <VL53L1_SetDistanceMode+0x90>
		Status = SetPresetMode(Dev,
 800cc24:	78fa      	ldrb	r2, [r7, #3]
 800cc26:	7fb9      	ldrb	r1, [r7, #30]
 800cc28:	69bb      	ldr	r3, [r7, #24]
 800cc2a:	6878      	ldr	r0, [r7, #4]
 800cc2c:	f7ff ff06 	bl	800ca3c <SetPresetMode>
 800cc30:	4603      	mov	r3, r0
 800cc32:	77fb      	strb	r3, [r7, #31]
				PresetMode,
				DistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE) {
 800cc34:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d103      	bne.n	800cc44 <VL53L1_SetDistanceMode+0xa0>
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	78fa      	ldrb	r2, [r7, #3]
 800cc40:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
				DistanceMode);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800cc44:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d10e      	bne.n	800cc6a <VL53L1_SetDistanceMode+0xc6>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 800cc4c:	68f9      	ldr	r1, [r7, #12]
 800cc4e:	693a      	ldr	r2, [r7, #16]
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	6878      	ldr	r0, [r7, #4]
 800cc54:	f000 ffba 	bl	800dbcc <VL53L1_set_timeouts_us>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 800cc5c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d102      	bne.n	800cc6a <VL53L1_SetDistanceMode+0xc6>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 800cc64:	697a      	ldr	r2, [r7, #20]
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 800cc6a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d107      	bne.n	800cc82 <VL53L1_SetDistanceMode+0xde>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 800cc72:	f107 0308 	add.w	r3, r7, #8
 800cc76:	4619      	mov	r1, r3
 800cc78:	6878      	ldr	r0, [r7, #4]
 800cc7a:	f001 f881 	bl	800dd80 <VL53L1_set_user_zone>
 800cc7e:	4603      	mov	r3, r0
 800cc80:	77fb      	strb	r3, [r7, #31]

	LOG_FUNCTION_END(Status);
	return Status;
 800cc82:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800cc86:	4618      	mov	r0, r3
 800cc88:	3720      	adds	r7, #32
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	bd80      	pop	{r7, pc}
	...

0800cc90 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:



VL53L1_Error VL53L1_SetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b08c      	sub	sp, #48	; 0x30
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	6078      	str	r0, [r7, #4]
 800cc98:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 800cca0:	2300      	movs	r3, #0
 800cca2:	76bb      	strb	r3, [r7, #26]
	uint8_t Mm2Enabled = 0;
 800cca4:	2300      	movs	r3, #0
 800cca6:	767b      	strb	r3, [r7, #25]
	uint32_t TimingGuard;
	uint32_t divisor;
	uint32_t TimingBudget = 0;
 800cca8:	2300      	movs	r3, #0
 800ccaa:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 800ccac:	2300      	movs	r3, #0
 800ccae:	613b      	str	r3, [r7, #16]
	VL53L1_PresetModes PresetMode;
	uint32_t PhaseCalTimeoutUs = 0;
 800ccb0:	2300      	movs	r3, #0
 800ccb2:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 800ccb4:	4b64      	ldr	r3, [pc, #400]	; (800ce48 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1b8>)
 800ccb6:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	/* Timing budget is limited to 10 seconds */
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 800ccb8:	683b      	ldr	r3, [r7, #0]
 800ccba:	4a64      	ldr	r2, [pc, #400]	; (800ce4c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1bc>)
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d902      	bls.n	800ccc6 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x36>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800ccc0:	23fc      	movs	r3, #252	; 0xfc
 800ccc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L1_ERROR_NONE) {
 800ccc6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d109      	bne.n	800cce2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x52>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800ccce:	f107 031a 	add.w	r3, r7, #26
 800ccd2:	461a      	mov	r2, r3
 800ccd4:	2105      	movs	r1, #5
 800ccd6:	6878      	ldr	r0, [r7, #4]
 800ccd8:	f000 fa8d 	bl	800d1f6 <VL53L1_GetSequenceStepEnable>
 800ccdc:	4603      	mov	r3, r0
 800ccde:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800cce2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d109      	bne.n	800ccfe <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x6e>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800ccea:	f107 0319 	add.w	r3, r7, #25
 800ccee:	461a      	mov	r2, r3
 800ccf0:	2106      	movs	r1, #6
 800ccf2:	6878      	ldr	r0, [r7, #4]
 800ccf4:	f000 fa7f 	bl	800d1f6 <VL53L1_GetSequenceStepEnable>
 800ccf8:	4603      	mov	r3, r0
 800ccfa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);
	}

	if (Status == VL53L1_ERROR_NONE)
 800ccfe:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d10b      	bne.n	800cd1e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x8e>
		Status = VL53L1_get_timeouts_us(Dev,
 800cd06:	f107 0314 	add.w	r3, r7, #20
 800cd0a:	f107 0210 	add.w	r2, r7, #16
 800cd0e:	f107 010c 	add.w	r1, r7, #12
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f000 ff92 	bl	800dc3c <VL53L1_get_timeouts_us>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	if (Status == VL53L1_ERROR_NONE) {
 800cd1e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	f040 8081 	bne.w	800ce2a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
		PresetMode = VL53L1DevDataGet(Dev,
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800cd2e:	76fb      	strb	r3, [r7, #27]
				CurrentParameters.PresetMode);

		TimingGuard = 0;
 800cd30:	2300      	movs	r3, #0
 800cd32:	62bb      	str	r3, [r7, #40]	; 0x28
		divisor = 1;
 800cd34:	2301      	movs	r3, #1
 800cd36:	627b      	str	r3, [r7, #36]	; 0x24
		switch (PresetMode) {
 800cd38:	7efb      	ldrb	r3, [r7, #27]
 800cd3a:	2b08      	cmp	r3, #8
 800cd3c:	d026      	beq.n	800cd8c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xfc>
 800cd3e:	2b08      	cmp	r3, #8
 800cd40:	dc43      	bgt.n	800cdca <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
 800cd42:	2b03      	cmp	r3, #3
 800cd44:	d00f      	beq.n	800cd66 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
 800cd46:	2b04      	cmp	r3, #4
 800cd48:	d13f      	bne.n	800cdca <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800cd4a:	7ebb      	ldrb	r3, [r7, #26]
 800cd4c:	2b01      	cmp	r3, #1
 800cd4e:	d002      	beq.n	800cd56 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xc6>
 800cd50:	7e7b      	ldrb	r3, [r7, #25]
 800cd52:	2b01      	cmp	r3, #1
 800cd54:	d103      	bne.n	800cd5e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xce>
				TimingGuard = 5000;
 800cd56:	f241 3388 	movw	r3, #5000	; 0x1388
 800cd5a:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				TimingGuard = 1000;
		break;
 800cd5c:	e038      	b.n	800cdd0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>
				TimingGuard = 1000;
 800cd5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800cd62:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800cd64:	e034      	b.n	800cdd0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 800cd66:	69fb      	ldr	r3, [r7, #28]
 800cd68:	005b      	lsls	r3, r3, #1
 800cd6a:	61fb      	str	r3, [r7, #28]
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800cd6c:	7ebb      	ldrb	r3, [r7, #26]
 800cd6e:	2b01      	cmp	r3, #1
 800cd70:	d002      	beq.n	800cd78 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe8>
 800cd72:	7e7b      	ldrb	r3, [r7, #25]
 800cd74:	2b01      	cmp	r3, #1
 800cd76:	d103      	bne.n	800cd80 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
				TimingGuard = 26600;
 800cd78:	f246 73e8 	movw	r3, #26600	; 0x67e8
 800cd7c:	62bb      	str	r3, [r7, #40]	; 0x28
 800cd7e:	e002      	b.n	800cd86 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf6>
			else
				TimingGuard = 21600;
 800cd80:	f245 4360 	movw	r3, #21600	; 0x5460
 800cd84:	62bb      	str	r3, [r7, #40]	; 0x28
			divisor = 2;
 800cd86:	2302      	movs	r3, #2
 800cd88:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 800cd8a:	e021      	b.n	800cdd0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 800cd8c:	69fb      	ldr	r3, [r7, #28]
 800cd8e:	005b      	lsls	r3, r3, #1
 800cd90:	61fb      	str	r3, [r7, #28]
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 800cd92:	23f5      	movs	r3, #245	; 0xf5
 800cd94:	623b      	str	r3, [r7, #32]
			VL53L1_get_tuning_parm(Dev,
 800cd96:	f107 0308 	add.w	r3, r7, #8
 800cd9a:	461a      	mov	r2, r3
 800cd9c:	f248 0136 	movw	r1, #32822	; 0x8036
 800cda0:	6878      	ldr	r0, [r7, #4]
 800cda2:	f001 ff75 	bl	800ec90 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 800cda6:	68bb      	ldr	r3, [r7, #8]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	dd07      	ble.n	800cdbc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12c>
				vhv += vhv_loops *
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	22f5      	movs	r2, #245	; 0xf5
 800cdb0:	fb02 f303 	mul.w	r3, r2, r3
 800cdb4:	461a      	mov	r2, r3
 800cdb6:	6a3b      	ldr	r3, [r7, #32]
 800cdb8:	4413      	add	r3, r2
 800cdba:	623b      	str	r3, [r7, #32]
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 800cdbc:	6a3b      	ldr	r3, [r7, #32]
 800cdbe:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 800cdc2:	62bb      	str	r3, [r7, #40]	; 0x28
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			divisor = 2;
 800cdc4:	2302      	movs	r3, #2
 800cdc6:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 800cdc8:	e002      	b.n	800cdd0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800cdca:	23f8      	movs	r3, #248	; 0xf8
 800cdcc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}

		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 800cdd0:	683a      	ldr	r2, [r7, #0]
 800cdd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdd4:	429a      	cmp	r2, r3
 800cdd6:	d803      	bhi.n	800cde0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x150>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 800cdd8:	23fc      	movs	r3, #252	; 0xfc
 800cdda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cdde:	e003      	b.n	800cde8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x158>
		else {
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
					- TimingGuard);
 800cde0:	683a      	ldr	r2, [r7, #0]
 800cde2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cde4:	1ad3      	subs	r3, r2, r3
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 800cde6:	617b      	str	r3, [r7, #20]
		}

		if (Status == VL53L1_ERROR_NONE) {
 800cde8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d11c      	bne.n	800ce2a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	69fa      	ldr	r2, [r7, #28]
 800cdf4:	429a      	cmp	r2, r3
 800cdf6:	d203      	bcs.n	800ce00 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x170>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 800cdf8:	23fc      	movs	r3, #252	; 0xfc
 800cdfa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cdfe:	e00d      	b.n	800ce1c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x18c>
			else {
				TimingBudget /= divisor;
 800ce00:	697a      	ldr	r2, [r7, #20]
 800ce02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce04:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce08:	617b      	str	r3, [r7, #20]
				Status = VL53L1_set_timeouts_us(
 800ce0a:	68f9      	ldr	r1, [r7, #12]
 800ce0c:	693a      	ldr	r2, [r7, #16]
 800ce0e:	697b      	ldr	r3, [r7, #20]
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f000 fedb 	bl	800dbcc <VL53L1_set_timeouts_us>
 800ce16:	4603      	mov	r3, r0
 800ce18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					PhaseCalTimeoutUs,
					MmTimeoutUs,
					TimingBudget);
			}

			if (Status == VL53L1_ERROR_NONE)
 800ce1c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d102      	bne.n	800ce2a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
				VL53L1DevDataSet(Dev,
 800ce24:	697a      	ldr	r2, [r7, #20]
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	611a      	str	r2, [r3, #16]
					LLData.range_config_timeout_us,
					TimingBudget);
		}
	}
	if (Status == VL53L1_ERROR_NONE) {
 800ce2a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d103      	bne.n	800ce3a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1aa>
		VL53L1DevDataSet(Dev,
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	683a      	ldr	r2, [r7, #0]
 800ce36:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ce3a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ce3e:	4618      	mov	r0, r3
 800ce40:	3730      	adds	r7, #48	; 0x30
 800ce42:	46bd      	mov	sp, r7
 800ce44:	bd80      	pop	{r7, pc}
 800ce46:	bf00      	nop
 800ce48:	00086470 	.word	0x00086470
 800ce4c:	00989680 	.word	0x00989680

0800ce50 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:


VL53L1_Error VL53L1_GetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b08c      	sub	sp, #48	; 0x30
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
 800ce58:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 800ce60:	2300      	movs	r3, #0
 800ce62:	76fb      	strb	r3, [r7, #27]
	uint8_t Mm2Enabled = 0;
 800ce64:	2300      	movs	r3, #0
 800ce66:	76bb      	strb	r3, [r7, #26]
	uint32_t  MmTimeoutUs = 0;
 800ce68:	2300      	movs	r3, #0
 800ce6a:	617b      	str	r3, [r7, #20]
	uint32_t  RangeTimeoutUs = 0;
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	613b      	str	r3, [r7, #16]
	uint32_t  MeasTimingBdg = 0;
 800ce70:	2300      	movs	r3, #0
 800ce72:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PhaseCalTimeoutUs = 0;
 800ce74:	2300      	movs	r3, #0
 800ce76:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;

	LOG_FUNCTION_START("");

	*pMeasurementTimingBudgetMicroSeconds = 0;
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	601a      	str	r2, [r3, #0]

	if (Status == VL53L1_ERROR_NONE)
 800ce7e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d109      	bne.n	800ce9a <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x4a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800ce86:	f107 031b 	add.w	r3, r7, #27
 800ce8a:	461a      	mov	r2, r3
 800ce8c:	2105      	movs	r1, #5
 800ce8e:	6878      	ldr	r0, [r7, #4]
 800ce90:	f000 f9b1 	bl	800d1f6 <VL53L1_GetSequenceStepEnable>
 800ce94:	4603      	mov	r3, r0
 800ce96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);

	if (Status == VL53L1_ERROR_NONE)
 800ce9a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d109      	bne.n	800ceb6 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x66>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800cea2:	f107 031a 	add.w	r3, r7, #26
 800cea6:	461a      	mov	r2, r3
 800cea8:	2106      	movs	r1, #6
 800ceaa:	6878      	ldr	r0, [r7, #4]
 800ceac:	f000 f9a3 	bl	800d1f6 <VL53L1_GetSequenceStepEnable>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);

	if (Status == VL53L1_ERROR_NONE)
 800ceb6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d10b      	bne.n	800ced6 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x86>
		Status = VL53L1_get_timeouts_us(Dev,
 800cebe:	f107 0310 	add.w	r3, r7, #16
 800cec2:	f107 0214 	add.w	r2, r7, #20
 800cec6:	f107 010c 	add.w	r1, r7, #12
 800ceca:	6878      	ldr	r0, [r7, #4]
 800cecc:	f000 feb6 	bl	800dc3c <VL53L1_get_timeouts_us>
 800ced0:	4603      	mov	r3, r0
 800ced2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&RangeTimeoutUs);

	if (Status == VL53L1_ERROR_NONE) {
 800ced6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d156      	bne.n	800cf8c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13c>
		PresetMode = VL53L1DevDataGet(Dev,
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800cee4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				CurrentParameters.PresetMode);

		switch (PresetMode) {
 800cee8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ceec:	2b08      	cmp	r3, #8
 800ceee:	d02a      	beq.n	800cf46 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf6>
 800cef0:	2b08      	cmp	r3, #8
 800cef2:	dc47      	bgt.n	800cf84 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
 800cef4:	2b03      	cmp	r3, #3
 800cef6:	d012      	beq.n	800cf1e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
 800cef8:	2b04      	cmp	r3, #4
 800cefa:	d143      	bne.n	800cf84 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800cefc:	7efb      	ldrb	r3, [r7, #27]
 800cefe:	2b01      	cmp	r3, #1
 800cf00:	d002      	beq.n	800cf08 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xb8>
 800cf02:	7ebb      	ldrb	r3, [r7, #26]
 800cf04:	2b01      	cmp	r3, #1
 800cf06:	d105      	bne.n	800cf14 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xc4>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 800cf08:	693b      	ldr	r3, [r7, #16]
 800cf0a:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800cf0e:	3308      	adds	r3, #8
 800cf10:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = RangeTimeoutUs + 1000;

		break;
 800cf12:	e03c      	b.n	800cf8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800cf1a:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800cf1c:	e037      	b.n	800cf8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800cf1e:	7efb      	ldrb	r3, [r7, #27]
 800cf20:	2b01      	cmp	r3, #1
 800cf22:	d002      	beq.n	800cf2a <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
 800cf24:	7ebb      	ldrb	r3, [r7, #26]
 800cf26:	2b01      	cmp	r3, #1
 800cf28:	d106      	bne.n	800cf38 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe8>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 800cf2a:	693b      	ldr	r3, [r7, #16]
 800cf2c:	f503 534f 	add.w	r3, r3, #13248	; 0x33c0
 800cf30:	3334      	adds	r3, #52	; 0x34
 800cf32:	005b      	lsls	r3, r3, #1
 800cf34:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;

		break;
 800cf36:	e02a      	b.n	800cf8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 800cf38:	693b      	ldr	r3, [r7, #16]
 800cf3a:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 800cf3e:	3330      	adds	r3, #48	; 0x30
 800cf40:	005b      	lsls	r3, r3, #1
 800cf42:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800cf44:	e023      	b.n	800cf8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 800cf46:	23f5      	movs	r3, #245	; 0xf5
 800cf48:	627b      	str	r3, [r7, #36]	; 0x24
			VL53L1_get_tuning_parm(Dev,
 800cf4a:	f107 0308 	add.w	r3, r7, #8
 800cf4e:	461a      	mov	r2, r3
 800cf50:	f248 0136 	movw	r1, #32822	; 0x8036
 800cf54:	6878      	ldr	r0, [r7, #4]
 800cf56:	f001 fe9b 	bl	800ec90 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 800cf5a:	68bb      	ldr	r3, [r7, #8]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	dd07      	ble.n	800cf70 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x120>
				vhv += vhv_loops *
 800cf60:	68bb      	ldr	r3, [r7, #8]
 800cf62:	22f5      	movs	r2, #245	; 0xf5
 800cf64:	fb02 f303 	mul.w	r3, r2, r3
 800cf68:	461a      	mov	r2, r3
 800cf6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf6c:	4413      	add	r3, r2
 800cf6e:	627b      	str	r3, [r7, #36]	; 0x24
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 800cf70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf72:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 800cf76:	61fb      	str	r3, [r7, #28]
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 800cf78:	693b      	ldr	r3, [r7, #16]
 800cf7a:	005b      	lsls	r3, r3, #1
 800cf7c:	69fa      	ldr	r2, [r7, #28]
 800cf7e:	4413      	add	r3, r2
 800cf80:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800cf82:	e004      	b.n	800cf8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800cf84:	23f8      	movs	r3, #248	; 0xf8
 800cf86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cf8a:	e000      	b.n	800cf8e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
		}
	}
 800cf8c:	bf00      	nop
	if (Status == VL53L1_ERROR_NONE)
 800cf8e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d102      	bne.n	800cf9c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x14c>
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf9a:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800cf9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	3730      	adds	r7, #48	; 0x30
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	bd80      	pop	{r7, pc}

0800cfa8 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:



VL53L1_Error VL53L1_SetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b084      	sub	sp, #16
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
 800cfb0:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP = InterMeasurementPeriodMilliSeconds;
 800cfb6:	683b      	ldr	r3, [r7, #0]
 800cfb8:	60bb      	str	r3, [r7, #8]
	adjustedIMP += (adjustedIMP * 64) / 1000;
 800cfba:	68bb      	ldr	r3, [r7, #8]
 800cfbc:	019b      	lsls	r3, r3, #6
 800cfbe:	4a09      	ldr	r2, [pc, #36]	; (800cfe4 <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x3c>)
 800cfc0:	fba2 2303 	umull	r2, r3, r2, r3
 800cfc4:	099b      	lsrs	r3, r3, #6
 800cfc6:	68ba      	ldr	r2, [r7, #8]
 800cfc8:	4413      	add	r3, r2
 800cfca:	60bb      	str	r3, [r7, #8]
	/* End of fix for Ticket 468205 */
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 800cfcc:	68b9      	ldr	r1, [r7, #8]
 800cfce:	6878      	ldr	r0, [r7, #4]
 800cfd0:	f000 fdad 	bl	800db2e <VL53L1_set_inter_measurement_period_ms>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	73fb      	strb	r3, [r7, #15]
			adjustedIMP);

	LOG_FUNCTION_END(Status);
	return Status;
 800cfd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cfdc:	4618      	mov	r0, r3
 800cfde:	3710      	adds	r7, #16
 800cfe0:	46bd      	mov	sp, r7
 800cfe2:	bd80      	pop	{r7, pc}
 800cfe4:	10624dd3 	.word	0x10624dd3

0800cfe8 <VL53L1_GetInterMeasurementPeriodMilliSeconds>:

VL53L1_Error VL53L1_GetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b084      	sub	sp, #16
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
 800cff0:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800cff2:	2300      	movs	r3, #0
 800cff4:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 800cff6:	f107 0308 	add.w	r3, r7, #8
 800cffa:	4619      	mov	r1, r3
 800cffc:	6878      	ldr	r0, [r7, #4]
 800cffe:	f000 fdbf 	bl	800db80 <VL53L1_get_inter_measurement_period_ms>
 800d002:	4603      	mov	r3, r0
 800d004:	73fb      	strb	r3, [r7, #15]
	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 800d006:	68ba      	ldr	r2, [r7, #8]
 800d008:	68bb      	ldr	r3, [r7, #8]
 800d00a:	019b      	lsls	r3, r3, #6
 800d00c:	4907      	ldr	r1, [pc, #28]	; (800d02c <VL53L1_GetInterMeasurementPeriodMilliSeconds+0x44>)
 800d00e:	fba1 1303 	umull	r1, r3, r1, r3
 800d012:	099b      	lsrs	r3, r3, #6
 800d014:	1ad3      	subs	r3, r2, r3
 800d016:	60bb      	str	r3, [r7, #8]
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 800d018:	68ba      	ldr	r2, [r7, #8]
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	601a      	str	r2, [r3, #0]
	/* End of fix for Ticket 468205 */

	LOG_FUNCTION_END(Status);
	return Status;
 800d01e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d022:	4618      	mov	r0, r3
 800d024:	3710      	adds	r7, #16
 800d026:	46bd      	mov	sp, r7
 800d028:	bd80      	pop	{r7, pc}
 800d02a:	bf00      	nop
 800d02c:	10624dd3 	.word	0x10624dd3

0800d030 <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 800d030:	b580      	push	{r7, lr}
 800d032:	b086      	sub	sp, #24
 800d034:	af00      	add	r7, sp, #0
 800d036:	60f8      	str	r0, [r7, #12]
 800d038:	460b      	mov	r3, r1
 800d03a:	607a      	str	r2, [r7, #4]
 800d03c:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800d03e:	2300      	movs	r3, #0
 800d040:	75fb      	strb	r3, [r7, #23]
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800d042:	897b      	ldrh	r3, [r7, #10]
 800d044:	2b00      	cmp	r3, #0
 800d046:	d002      	beq.n	800d04e <SetLimitValue+0x1e>
 800d048:	2b01      	cmp	r3, #1
 800d04a:	d009      	beq.n	800d060 <SetLimitValue+0x30>
 800d04c:	e011      	b.n	800d072 <SetLimitValue+0x42>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	0b9b      	lsrs	r3, r3, #14
 800d052:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 800d054:	8abb      	ldrh	r3, [r7, #20]
 800d056:	4619      	mov	r1, r3
 800d058:	68f8      	ldr	r0, [r7, #12]
 800d05a:	f001 f941 	bl	800e2e0 <VL53L1_set_lite_sigma_threshold>
		break;
 800d05e:	e00a      	b.n	800d076 <SetLimitValue+0x46>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	0a5b      	lsrs	r3, r3, #9
 800d064:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 800d066:	8abb      	ldrh	r3, [r7, #20]
 800d068:	4619      	mov	r1, r3
 800d06a:	68f8      	ldr	r0, [r7, #12]
 800d06c:	f001 f964 	bl	800e338 <VL53L1_set_lite_min_count_rate>
		break;
 800d070:	e001      	b.n	800d076 <SetLimitValue+0x46>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800d072:	23fc      	movs	r3, #252	; 0xfc
 800d074:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d076:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d07a:	4618      	mov	r0, r3
 800d07c:	3718      	adds	r7, #24
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}

0800d082 <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800d082:	b580      	push	{r7, lr}
 800d084:	b084      	sub	sp, #16
 800d086:	af00      	add	r7, sp, #0
 800d088:	6078      	str	r0, [r7, #4]
 800d08a:	460b      	mov	r3, r1
 800d08c:	807b      	strh	r3, [r7, #2]
 800d08e:	4613      	mov	r3, r2
 800d090:	707b      	strb	r3, [r7, #1]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800d092:	2300      	movs	r3, #0
 800d094:	73fb      	strb	r3, [r7, #15]
	FixPoint1616_t TempFix1616 = 0;
 800d096:	2300      	movs	r3, #0
 800d098:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 800d09a:	887b      	ldrh	r3, [r7, #2]
 800d09c:	2b01      	cmp	r3, #1
 800d09e:	d902      	bls.n	800d0a6 <VL53L1_SetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800d0a0:	23fc      	movs	r3, #252	; 0xfc
 800d0a2:	73fb      	strb	r3, [r7, #15]
 800d0a4:	e014      	b.n	800d0d0 <VL53L1_SetLimitCheckEnable+0x4e>
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 800d0a6:	787b      	ldrb	r3, [r7, #1]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d102      	bne.n	800d0b2 <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	60bb      	str	r3, [r7, #8]
 800d0b0:	e006      	b.n	800d0c0 <VL53L1_SetLimitCheckEnable+0x3e>
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800d0b2:	887b      	ldrh	r3, [r7, #2]
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	33e0      	adds	r3, #224	; 0xe0
 800d0b8:	009b      	lsls	r3, r3, #2
 800d0ba:	4413      	add	r3, r2
 800d0bc:	689b      	ldr	r3, [r3, #8]
 800d0be:	60bb      	str	r3, [r7, #8]
				LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 800d0c0:	887b      	ldrh	r3, [r7, #2]
 800d0c2:	68ba      	ldr	r2, [r7, #8]
 800d0c4:	4619      	mov	r1, r3
 800d0c6:	6878      	ldr	r0, [r7, #4]
 800d0c8:	f7ff ffb2 	bl	800d030 <SetLimitValue>
 800d0cc:	4603      	mov	r3, r0
 800d0ce:	73fb      	strb	r3, [r7, #15]
	}

	if (Status == VL53L1_ERROR_NONE)
 800d0d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d10c      	bne.n	800d0f2 <VL53L1_SetLimitCheckEnable+0x70>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800d0d8:	787b      	ldrb	r3, [r7, #1]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	bf14      	ite	ne
 800d0de:	2301      	movne	r3, #1
 800d0e0:	2300      	moveq	r3, #0
 800d0e2:	b2da      	uxtb	r2, r3
 800d0e4:	887b      	ldrh	r3, [r7, #2]
 800d0e6:	4611      	mov	r1, r2
 800d0e8:	687a      	ldr	r2, [r7, #4]
 800d0ea:	4413      	add	r3, r2
 800d0ec:	460a      	mov	r2, r1
 800d0ee:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
			((LimitCheckEnable == 0) ? 0 : 1));



	LOG_FUNCTION_END(Status);
	return Status;
 800d0f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	3710      	adds	r7, #16
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	bd80      	pop	{r7, pc}

0800d0fe <VL53L1_GetLimitCheckEnable>:

VL53L1_Error VL53L1_GetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800d0fe:	b480      	push	{r7}
 800d100:	b087      	sub	sp, #28
 800d102:	af00      	add	r7, sp, #0
 800d104:	60f8      	str	r0, [r7, #12]
 800d106:	460b      	mov	r3, r1
 800d108:	607a      	str	r2, [r7, #4]
 800d10a:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800d10c:	2300      	movs	r3, #0
 800d10e:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 800d110:	897b      	ldrh	r3, [r7, #10]
 800d112:	2b01      	cmp	r3, #1
 800d114:	d905      	bls.n	800d122 <VL53L1_GetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800d116:	23fc      	movs	r3, #252	; 0xfc
 800d118:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	2200      	movs	r2, #0
 800d11e:	701a      	strb	r2, [r3, #0]
 800d120:	e008      	b.n	800d134 <VL53L1_GetLimitCheckEnable+0x36>
	} else {
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800d122:	897b      	ldrh	r3, [r7, #10]
 800d124:	68fa      	ldr	r2, [r7, #12]
 800d126:	4413      	add	r3, r2
 800d128:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 800d12c:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	7dba      	ldrb	r2, [r7, #22]
 800d132:	701a      	strb	r2, [r3, #0]
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800d134:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d138:	4618      	mov	r0, r3
 800d13a:	371c      	adds	r7, #28
 800d13c:	46bd      	mov	sp, r7
 800d13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d142:	4770      	bx	lr

0800d144 <VL53L1_GetLimitCheckValue>:
	return Status;
}

VL53L1_Error VL53L1_GetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800d144:	b580      	push	{r7, lr}
 800d146:	b088      	sub	sp, #32
 800d148:	af00      	add	r7, sp, #0
 800d14a:	60f8      	str	r0, [r7, #12]
 800d14c:	460b      	mov	r3, r1
 800d14e:	607a      	str	r2, [r7, #4]
 800d150:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800d152:	2300      	movs	r3, #0
 800d154:	77fb      	strb	r3, [r7, #31]
	uint16_t MinCountRate;
	FixPoint1616_t TempFix1616 = 0;
 800d156:	2300      	movs	r3, #0
 800d158:	61bb      	str	r3, [r7, #24]
	uint16_t SigmaThresh;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800d15a:	897b      	ldrh	r3, [r7, #10]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d002      	beq.n	800d166 <VL53L1_GetLimitCheckValue+0x22>
 800d160:	2b01      	cmp	r3, #1
 800d162:	d00c      	beq.n	800d17e <VL53L1_GetLimitCheckValue+0x3a>
 800d164:	e017      	b.n	800d196 <VL53L1_GetLimitCheckValue+0x52>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 800d166:	f107 0314 	add.w	r3, r7, #20
 800d16a:	4619      	mov	r1, r3
 800d16c:	68f8      	ldr	r0, [r7, #12]
 800d16e:	f001 f8a1 	bl	800e2b4 <VL53L1_get_lite_sigma_threshold>
 800d172:	4603      	mov	r3, r0
 800d174:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 800d176:	8abb      	ldrh	r3, [r7, #20]
 800d178:	039b      	lsls	r3, r3, #14
 800d17a:	61bb      	str	r3, [r7, #24]
		break;
 800d17c:	e00d      	b.n	800d19a <VL53L1_GetLimitCheckValue+0x56>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 800d17e:	f107 0316 	add.w	r3, r7, #22
 800d182:	4619      	mov	r1, r3
 800d184:	68f8      	ldr	r0, [r7, #12]
 800d186:	f001 f8c1 	bl	800e30c <VL53L1_get_lite_min_count_rate>
 800d18a:	4603      	mov	r3, r0
 800d18c:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 800d18e:	8afb      	ldrh	r3, [r7, #22]
 800d190:	025b      	lsls	r3, r3, #9
 800d192:	61bb      	str	r3, [r7, #24]
		break;
 800d194:	e001      	b.n	800d19a <VL53L1_GetLimitCheckValue+0x56>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800d196:	23fc      	movs	r3, #252	; 0xfc
 800d198:	77fb      	strb	r3, [r7, #31]
	}

	if (Status == VL53L1_ERROR_NONE) {
 800d19a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d123      	bne.n	800d1ea <VL53L1_GetLimitCheckValue+0xa6>

		if (TempFix1616 == 0) {
 800d1a2:	69bb      	ldr	r3, [r7, #24]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d110      	bne.n	800d1ca <VL53L1_GetLimitCheckValue+0x86>
			/* disabled: return value from memory */
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 800d1a8:	897b      	ldrh	r3, [r7, #10]
 800d1aa:	68fa      	ldr	r2, [r7, #12]
 800d1ac:	33e0      	adds	r3, #224	; 0xe0
 800d1ae:	009b      	lsls	r3, r3, #2
 800d1b0:	4413      	add	r3, r2
 800d1b2:	689b      	ldr	r3, [r3, #8]
 800d1b4:	61bb      	str	r3, [r7, #24]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			*pLimitCheckValue = TempFix1616;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	69ba      	ldr	r2, [r7, #24]
 800d1ba:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800d1bc:	897b      	ldrh	r3, [r7, #10]
 800d1be:	68fa      	ldr	r2, [r7, #12]
 800d1c0:	4413      	add	r3, r2
 800d1c2:	2200      	movs	r2, #0
 800d1c4:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
 800d1c8:	e00f      	b.n	800d1ea <VL53L1_GetLimitCheckValue+0xa6>
				LimitChecksEnable, LimitCheckId, 0);
		} else {
			*pLimitCheckValue = TempFix1616;
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	69ba      	ldr	r2, [r7, #24]
 800d1ce:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800d1d0:	897b      	ldrh	r3, [r7, #10]
 800d1d2:	68fa      	ldr	r2, [r7, #12]
 800d1d4:	33e0      	adds	r3, #224	; 0xe0
 800d1d6:	009b      	lsls	r3, r3, #2
 800d1d8:	4413      	add	r3, r2
 800d1da:	69ba      	ldr	r2, [r7, #24]
 800d1dc:	609a      	str	r2, [r3, #8]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800d1de:	897b      	ldrh	r3, [r7, #10]
 800d1e0:	68fa      	ldr	r2, [r7, #12]
 800d1e2:	4413      	add	r3, r2
 800d1e4:	2201      	movs	r2, #1
 800d1e6:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
				LimitChecksEnable, LimitCheckId, 1);
		}
	}
	LOG_FUNCTION_END(Status);
	return Status;
 800d1ea:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	3720      	adds	r7, #32
 800d1f2:	46bd      	mov	sp, r7
 800d1f4:	bd80      	pop	{r7, pc}

0800d1f6 <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
	VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 800d1f6:	b580      	push	{r7, lr}
 800d1f8:	b086      	sub	sp, #24
 800d1fa:	af00      	add	r7, sp, #0
 800d1fc:	60f8      	str	r0, [r7, #12]
 800d1fe:	460b      	mov	r3, r1
 800d200:	607a      	str	r2, [r7, #4]
 800d202:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800d204:	2300      	movs	r3, #0
 800d206:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 800d208:	7afb      	ldrb	r3, [r7, #11]
 800d20a:	687a      	ldr	r2, [r7, #4]
 800d20c:	4619      	mov	r1, r3
 800d20e:	68f8      	ldr	r0, [r7, #12]
 800d210:	f000 fd7f 	bl	800dd12 <VL53L1_get_sequence_config_bit>
 800d214:	4603      	mov	r3, r0
 800d216:	75fb      	strb	r3, [r7, #23]
		(VL53L1_DeviceSequenceConfig)SequenceStepId,
		pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
 800d218:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d21c:	4618      	mov	r0, r3
 800d21e:	3718      	adds	r7, #24
 800d220:	46bd      	mov	sp, r7
 800d222:	bd80      	pop	{r7, pc}

0800d224 <VL53L1_StartMeasurement>:
/* Group PAL Measurement Functions */



VL53L1_Error VL53L1_StartMeasurement(VL53L1_DEV Dev)
{
 800d224:	b580      	push	{r7, lr}
 800d226:	b086      	sub	sp, #24
 800d228:	af00      	add	r7, sp, #0
 800d22a:	6078      	str	r0, [r7, #4]
#define TIMED_MODE_TIMING_GUARD_MILLISECONDS 4
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800d22c:	2300      	movs	r3, #0
 800d22e:	75fb      	strb	r3, [r7, #23]
	uint32_t MTBus, IMPms;


	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	789b      	ldrb	r3, [r3, #2]
 800d234:	75bb      	strb	r3, [r7, #22]
	if (DeviceMeasurementMode != VL53L1_DEVICEMEASUREMENTMODE_TIMED)
 800d236:	7dbb      	ldrb	r3, [r7, #22]
 800d238:	2b40      	cmp	r3, #64	; 0x40
 800d23a:	d002      	beq.n	800d242 <VL53L1_StartMeasurement+0x1e>
		VL53L1_LoadPatch(Dev);
 800d23c:	6878      	ldr	r0, [r7, #4]
 800d23e:	f000 fa6b 	bl	800d718 <VL53L1_LoadPatch>
	CurrPalState = VL53L1DevDataGet(Dev, PalState);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	f893 3378 	ldrb.w	r3, [r3, #888]	; 0x378
 800d248:	757b      	strb	r3, [r7, #21]
	switch (CurrPalState) {
 800d24a:	7d7b      	ldrb	r3, [r7, #21]
 800d24c:	2b63      	cmp	r3, #99	; 0x63
 800d24e:	dc12      	bgt.n	800d276 <VL53L1_StartMeasurement+0x52>
 800d250:	2b62      	cmp	r3, #98	; 0x62
 800d252:	da0d      	bge.n	800d270 <VL53L1_StartMeasurement+0x4c>
 800d254:	2b05      	cmp	r3, #5
 800d256:	dc0e      	bgt.n	800d276 <VL53L1_StartMeasurement+0x52>
 800d258:	2b04      	cmp	r3, #4
 800d25a:	da09      	bge.n	800d270 <VL53L1_StartMeasurement+0x4c>
 800d25c:	2b02      	cmp	r3, #2
 800d25e:	dc02      	bgt.n	800d266 <VL53L1_StartMeasurement+0x42>
 800d260:	2b00      	cmp	r3, #0
 800d262:	da05      	bge.n	800d270 <VL53L1_StartMeasurement+0x4c>
 800d264:	e007      	b.n	800d276 <VL53L1_StartMeasurement+0x52>
 800d266:	2b03      	cmp	r3, #3
 800d268:	d105      	bne.n	800d276 <VL53L1_StartMeasurement+0x52>
	case VL53L1_STATE_IDLE:
		Status = VL53L1_ERROR_NONE;
 800d26a:	2300      	movs	r3, #0
 800d26c:	75fb      	strb	r3, [r7, #23]
		break;
 800d26e:	e004      	b.n	800d27a <VL53L1_StartMeasurement+0x56>
	case VL53L1_STATE_STANDBY:
	case VL53L1_STATE_RUNNING:
	case VL53L1_STATE_RESET:
	case VL53L1_STATE_UNKNOWN:
	case VL53L1_STATE_ERROR:
		Status = VL53L1_ERROR_INVALID_COMMAND;
 800d270:	23f2      	movs	r3, #242	; 0xf2
 800d272:	75fb      	strb	r3, [r7, #23]
		break;
 800d274:	e001      	b.n	800d27a <VL53L1_StartMeasurement+0x56>
	default:
		Status = VL53L1_ERROR_UNDEFINED;
 800d276:	23fd      	movs	r3, #253	; 0xfd
 800d278:	75fb      	strb	r3, [r7, #23]
	}

	/* Check timing configuration between timing budget and
	 * inter measurement period */
	if ((Status == VL53L1_ERROR_NONE) &&
 800d27a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d11f      	bne.n	800d2c2 <VL53L1_StartMeasurement+0x9e>
 800d282:	7dbb      	ldrb	r3, [r7, #22]
 800d284:	2b40      	cmp	r3, #64	; 0x40
 800d286:	d11c      	bne.n	800d2c2 <VL53L1_StartMeasurement+0x9e>
		(DeviceMeasurementMode == VL53L1_DEVICEMEASUREMENTMODE_TIMED)) {
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800d288:	f107 0310 	add.w	r3, r7, #16
 800d28c:	4619      	mov	r1, r3
 800d28e:	6878      	ldr	r0, [r7, #4]
 800d290:	f7ff fdde 	bl	800ce50 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
 800d294:	4603      	mov	r3, r0
 800d296:	753b      	strb	r3, [r7, #20]
				&MTBus);
		/* convert timing budget in ms */
		MTBus /= 1000;
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	4a17      	ldr	r2, [pc, #92]	; (800d2f8 <VL53L1_StartMeasurement+0xd4>)
 800d29c:	fba2 2303 	umull	r2, r3, r2, r3
 800d2a0:	099b      	lsrs	r3, r3, #6
 800d2a2:	613b      	str	r3, [r7, #16]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 800d2a4:	f107 030c 	add.w	r3, r7, #12
 800d2a8:	4619      	mov	r1, r3
 800d2aa:	6878      	ldr	r0, [r7, #4]
 800d2ac:	f7ff fe9c 	bl	800cfe8 <VL53L1_GetInterMeasurementPeriodMilliSeconds>
 800d2b0:	4603      	mov	r3, r0
 800d2b2:	753b      	strb	r3, [r7, #20]
				&IMPms);
		/* trick to get rid of compiler "set but not used" warning */
		SUPPRESS_UNUSED_WARNING(lStatus);
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 800d2b4:	693b      	ldr	r3, [r7, #16]
 800d2b6:	1d1a      	adds	r2, r3, #4
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	429a      	cmp	r2, r3
 800d2bc:	d901      	bls.n	800d2c2 <VL53L1_StartMeasurement+0x9e>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 800d2be:	23fc      	movs	r3, #252	; 0xfc
 800d2c0:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L1_ERROR_NONE)
 800d2c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d107      	bne.n	800d2da <VL53L1_StartMeasurement+0xb6>
		Status = VL53L1_init_and_start_range(
 800d2ca:	7dbb      	ldrb	r3, [r7, #22]
 800d2cc:	2206      	movs	r2, #6
 800d2ce:	4619      	mov	r1, r3
 800d2d0:	6878      	ldr	r0, [r7, #4]
 800d2d2:	f001 f867 	bl	800e3a4 <VL53L1_init_and_start_range>
 800d2d6:	4603      	mov	r3, r0
 800d2d8:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);

	/* Set PAL State to Running */
	if (Status == VL53L1_ERROR_NONE)
 800d2da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d103      	bne.n	800d2ea <VL53L1_StartMeasurement+0xc6>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	2204      	movs	r2, #4
 800d2e6:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378


	LOG_FUNCTION_END(Status);
	return Status;
 800d2ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	3718      	adds	r7, #24
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	bd80      	pop	{r7, pc}
 800d2f6:	bf00      	nop
 800d2f8:	10624dd3 	.word	0x10624dd3

0800d2fc <VL53L1_ClearInterruptAndStartMeasurement>:
	return Status;
}


VL53L1_Error VL53L1_ClearInterruptAndStartMeasurement(VL53L1_DEV Dev)
{
 800d2fc:	b580      	push	{r7, lr}
 800d2fe:	b084      	sub	sp, #16
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800d304:	2300      	movs	r3, #0
 800d306:	73fb      	strb	r3, [r7, #15]
	uint8_t DeviceMeasurementMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	789b      	ldrb	r3, [r3, #2]
 800d30c:	73bb      	strb	r3, [r7, #14]

	Status = VL53L1_clear_interrupt_and_enable_next_range(Dev,
 800d30e:	7bbb      	ldrb	r3, [r7, #14]
 800d310:	4619      	mov	r1, r3
 800d312:	6878      	ldr	r0, [r7, #4]
 800d314:	f001 fb87 	bl	800ea26 <VL53L1_clear_interrupt_and_enable_next_range>
 800d318:	4603      	mov	r3, r0
 800d31a:	73fb      	strb	r3, [r7, #15]
			DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 800d31c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d320:	4618      	mov	r0, r3
 800d322:	3710      	adds	r7, #16
 800d324:	46bd      	mov	sp, r7
 800d326:	bd80      	pop	{r7, pc}

0800d328 <VL53L1_WaitMeasurementDataReady>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_WaitMeasurementDataReady(VL53L1_DEV Dev)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b084      	sub	sp, #16
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800d330:	2300      	movs	r3, #0
 800d332:	73fb      	strb	r3, [r7, #15]

	/* Note that the timeout is given by:
	* VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS defined in def.h
	*/

	Status = VL53L1_poll_for_range_completion(Dev,
 800d334:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800d338:	6878      	ldr	r0, [r7, #4]
 800d33a:	f004 fb18 	bl	801196e <VL53L1_poll_for_range_completion>
 800d33e:	4603      	mov	r3, r0
 800d340:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800d342:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d346:	4618      	mov	r0, r3
 800d348:	3710      	adds	r7, #16
 800d34a:	46bd      	mov	sp, r7
 800d34c:	bd80      	pop	{r7, pc}
	...

0800d350 <ComputeRQL>:


static uint8_t ComputeRQL(uint8_t active_results,
		uint8_t FilteredRangeStatus,
		VL53L1_range_data_t *presults_data)
{
 800d350:	b480      	push	{r7}
 800d352:	b08d      	sub	sp, #52	; 0x34
 800d354:	af00      	add	r7, sp, #0
 800d356:	4603      	mov	r3, r0
 800d358:	603a      	str	r2, [r7, #0]
 800d35a:	71fb      	strb	r3, [r7, #7]
 800d35c:	460b      	mov	r3, r1
 800d35e:	71bb      	strb	r3, [r7, #6]
	int16_t SRL = 300;
 800d360:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800d364:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t SRAS = 30;
 800d366:	231e      	movs	r3, #30
 800d368:	847b      	strh	r3, [r7, #34]	; 0x22
	FixPoint1616_t RAS;
	FixPoint1616_t SRQL;
	FixPoint1616_t GI =   7713587; /* 117.7 * 65536 */
 800d36a:	4b33      	ldr	r3, [pc, #204]	; (800d438 <ComputeRQL+0xe8>)
 800d36c:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t GGm =  3198157; /* 48.8 * 65536 */
 800d36e:	4b33      	ldr	r3, [pc, #204]	; (800d43c <ComputeRQL+0xec>)
 800d370:	61bb      	str	r3, [r7, #24]
	FixPoint1616_t LRAP = 6554;    /* 0.1 * 65536 */
 800d372:	f641 139a 	movw	r3, #6554	; 0x199a
 800d376:	617b      	str	r3, [r7, #20]
	FixPoint1616_t partial;
	uint8_t finalvalue;
	uint8_t returnvalue;

	if (active_results == 0)
 800d378:	79fb      	ldrb	r3, [r7, #7]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d103      	bne.n	800d386 <ComputeRQL+0x36>
		returnvalue = 0;
 800d37e:	2300      	movs	r3, #0
 800d380:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d384:	e04f      	b.n	800d426 <ComputeRQL+0xd6>
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 800d386:	79bb      	ldrb	r3, [r7, #6]
 800d388:	2b07      	cmp	r3, #7
 800d38a:	d103      	bne.n	800d394 <ComputeRQL+0x44>
		returnvalue = 50;
 800d38c:	2332      	movs	r3, #50	; 0x32
 800d38e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d392:	e048      	b.n	800d426 <ComputeRQL+0xd6>
	else {
		if (presults_data->median_range_mm < SRL)
 800d394:	683b      	ldr	r3, [r7, #0]
 800d396:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800d39a:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 800d39e:	429a      	cmp	r2, r3
 800d3a0:	dd03      	ble.n	800d3aa <ComputeRQL+0x5a>
			RAS = SRAS * 65536;
 800d3a2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d3a4:	041b      	lsls	r3, r3, #16
 800d3a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d3a8:	e007      	b.n	800d3ba <ComputeRQL+0x6a>
		else
			RAS = LRAP * presults_data->median_range_mm;
 800d3aa:	683b      	ldr	r3, [r7, #0]
 800d3ac:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800d3b0:	461a      	mov	r2, r3
 800d3b2:	697b      	ldr	r3, [r7, #20]
 800d3b4:	fb02 f303 	mul.w	r3, r2, r3
 800d3b8:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Fix1616 + (fix1616 * uint16_t / fix1616) * 65536 = fix1616 */
		if (RAS != 0) {
 800d3ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d020      	beq.n	800d402 <ComputeRQL+0xb2>
			partial = (GGm * presults_data->sigma_mm);
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800d3c4:	461a      	mov	r2, r3
 800d3c6:	69bb      	ldr	r3, [r7, #24]
 800d3c8:	fb02 f303 	mul.w	r3, r2, r3
 800d3cc:	613b      	str	r3, [r7, #16]
			partial = partial + (RAS >> 1);
 800d3ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3d0:	085b      	lsrs	r3, r3, #1
 800d3d2:	693a      	ldr	r2, [r7, #16]
 800d3d4:	4413      	add	r3, r2
 800d3d6:	613b      	str	r3, [r7, #16]
			partial = partial / RAS;
 800d3d8:	693a      	ldr	r2, [r7, #16]
 800d3da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3e0:	613b      	str	r3, [r7, #16]
			partial = partial * 65536;
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	041b      	lsls	r3, r3, #16
 800d3e6:	613b      	str	r3, [r7, #16]
			if (partial <= GI)
 800d3e8:	693a      	ldr	r2, [r7, #16]
 800d3ea:	69fb      	ldr	r3, [r7, #28]
 800d3ec:	429a      	cmp	r2, r3
 800d3ee:	d804      	bhi.n	800d3fa <ComputeRQL+0xaa>
				SRQL = GI - partial;
 800d3f0:	69fa      	ldr	r2, [r7, #28]
 800d3f2:	693b      	ldr	r3, [r7, #16]
 800d3f4:	1ad3      	subs	r3, r2, r3
 800d3f6:	62bb      	str	r3, [r7, #40]	; 0x28
 800d3f8:	e006      	b.n	800d408 <ComputeRQL+0xb8>
			else
				SRQL = 50 * 65536;
 800d3fa:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800d3fe:	62bb      	str	r3, [r7, #40]	; 0x28
 800d400:	e002      	b.n	800d408 <ComputeRQL+0xb8>
		} else
			SRQL = 100 * 65536;
 800d402:	f44f 03c8 	mov.w	r3, #6553600	; 0x640000
 800d406:	62bb      	str	r3, [r7, #40]	; 0x28

		finalvalue = (uint8_t)(SRQL >> 16);
 800d408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d40a:	0c1b      	lsrs	r3, r3, #16
 800d40c:	73fb      	strb	r3, [r7, #15]
		returnvalue = MAX(50, MIN(100, finalvalue));
 800d40e:	7bfb      	ldrb	r3, [r7, #15]
 800d410:	2b32      	cmp	r3, #50	; 0x32
 800d412:	d905      	bls.n	800d420 <ComputeRQL+0xd0>
 800d414:	7bfb      	ldrb	r3, [r7, #15]
 800d416:	2b64      	cmp	r3, #100	; 0x64
 800d418:	bf28      	it	cs
 800d41a:	2364      	movcs	r3, #100	; 0x64
 800d41c:	b2db      	uxtb	r3, r3
 800d41e:	e000      	b.n	800d422 <ComputeRQL+0xd2>
 800d420:	2332      	movs	r3, #50	; 0x32
 800d422:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return returnvalue;
 800d426:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3734      	adds	r7, #52	; 0x34
 800d42e:	46bd      	mov	sp, r7
 800d430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d434:	4770      	bx	lr
 800d436:	bf00      	nop
 800d438:	0075b333 	.word	0x0075b333
 800d43c:	0030cccd 	.word	0x0030cccd

0800d440 <ConvertStatusLite>:


static uint8_t ConvertStatusLite(uint8_t FilteredRangeStatus)
{
 800d440:	b480      	push	{r7}
 800d442:	b085      	sub	sp, #20
 800d444:	af00      	add	r7, sp, #0
 800d446:	4603      	mov	r3, r0
 800d448:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 800d44a:	79fb      	ldrb	r3, [r7, #7]
 800d44c:	3b04      	subs	r3, #4
 800d44e:	2b0f      	cmp	r3, #15
 800d450:	d83d      	bhi.n	800d4ce <ConvertStatusLite+0x8e>
 800d452:	a201      	add	r2, pc, #4	; (adr r2, 800d458 <ConvertStatusLite+0x18>)
 800d454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d458:	0800d4ab 	.word	0x0800d4ab
 800d45c:	0800d4a5 	.word	0x0800d4a5
 800d460:	0800d4b1 	.word	0x0800d4b1
 800d464:	0800d4b7 	.word	0x0800d4b7
 800d468:	0800d4c3 	.word	0x0800d4c3
 800d46c:	0800d4c9 	.word	0x0800d4c9
 800d470:	0800d4cf 	.word	0x0800d4cf
 800d474:	0800d4cf 	.word	0x0800d4cf
 800d478:	0800d4bd 	.word	0x0800d4bd
 800d47c:	0800d4cf 	.word	0x0800d4cf
 800d480:	0800d4cf 	.word	0x0800d4cf
 800d484:	0800d4cf 	.word	0x0800d4cf
 800d488:	0800d4cf 	.word	0x0800d4cf
 800d48c:	0800d4cf 	.word	0x0800d4cf
 800d490:	0800d499 	.word	0x0800d499
 800d494:	0800d49f 	.word	0x0800d49f
	case VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY:
		RangeStatus = VL53L1_RANGESTATUS_SYNCRONISATION_INT;
 800d498:	230a      	movs	r3, #10
 800d49a:	73fb      	strb	r3, [r7, #15]
		break;
 800d49c:	e019      	b.n	800d4d2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
 800d49e:	2306      	movs	r3, #6
 800d4a0:	73fb      	strb	r3, [r7, #15]
		break;
 800d4a2:	e016      	b.n	800d4d2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53L1_RANGESTATUS_OUTOFBOUNDS_FAIL;
 800d4a4:	2304      	movs	r3, #4
 800d4a6:	73fb      	strb	r3, [r7, #15]
		break;
 800d4a8:	e013      	b.n	800d4d2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MSRCNOTARGET:
		RangeStatus = VL53L1_RANGESTATUS_SIGNAL_FAIL;
 800d4aa:	2302      	movs	r3, #2
 800d4ac:	73fb      	strb	r3, [r7, #15]
		break;
 800d4ae:	e010      	b.n	800d4d2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53L1_RANGESTATUS_SIGMA_FAIL;
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	73fb      	strb	r3, [r7, #15]
		break;
 800d4b4:	e00d      	b.n	800d4d2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53L1_RANGESTATUS_WRAP_TARGET_FAIL;
 800d4b6:	2307      	movs	r3, #7
 800d4b8:	73fb      	strb	r3, [r7, #15]
		break;
 800d4ba:	e00a      	b.n	800d4d2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEIGNORETHRESHOLD:
		RangeStatus = VL53L1_RANGESTATUS_XTALK_SIGNAL_FAIL;
 800d4bc:	2309      	movs	r3, #9
 800d4be:	73fb      	strb	r3, [r7, #15]
		break;
 800d4c0:	e007      	b.n	800d4d2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MINCLIP:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_MIN_RANGE_CLIPPED;
 800d4c2:	2303      	movs	r3, #3
 800d4c4:	73fb      	strb	r3, [r7, #15]
		break;
 800d4c6:	e004      	b.n	800d4d2 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 800d4c8:	2300      	movs	r3, #0
 800d4ca:	73fb      	strb	r3, [r7, #15]
		break;
 800d4cc:	e001      	b.n	800d4d2 <ConvertStatusLite+0x92>
	default:
		RangeStatus = VL53L1_RANGESTATUS_NONE;
 800d4ce:	23ff      	movs	r3, #255	; 0xff
 800d4d0:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 800d4d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	3714      	adds	r7, #20
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4de:	4770      	bx	lr

0800d4e0 <SetSimpleData>:

static VL53L1_Error SetSimpleData(VL53L1_DEV Dev,
	uint8_t active_results, uint8_t device_status,
	VL53L1_range_data_t *presults_data,
	VL53L1_RangingMeasurementData_t *pRangeData)
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b08c      	sub	sp, #48	; 0x30
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	60f8      	str	r0, [r7, #12]
 800d4e8:	607b      	str	r3, [r7, #4]
 800d4ea:	460b      	mov	r3, r1
 800d4ec:	72fb      	strb	r3, [r7, #11]
 800d4ee:	4613      	mov	r3, r2
 800d4f0:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	FixPoint1616_t LimitCheckValue;
	int16_t Range;

	pRangeData->TimeStamp = presults_data->time_stamp;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	685a      	ldr	r2, [r3, #4]
 800d4fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4fe:	601a      	str	r2, [r3, #0]

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d506:	f003 031f 	and.w	r3, r3, #31
 800d50a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 800d50e:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 800d512:	7afb      	ldrb	r3, [r7, #11]
 800d514:	687a      	ldr	r2, [r7, #4]
 800d516:	4618      	mov	r0, r3
 800d518:	f7ff ff1a 	bl	800d350 <ComputeRQL>
 800d51c:	4603      	mov	r3, r0
 800d51e:	461a      	mov	r2, r3
 800d520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d522:	715a      	strb	r2, [r3, #5]
					FilteredRangeStatus,
					presults_data);

	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800d528:	025b      	lsls	r3, r3, #9
 800d52a:	62bb      	str	r3, [r7, #40]	; 0x28
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 800d52c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d52e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d530:	609a      	str	r2, [r3, #8]

	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800d536:	025b      	lsls	r3, r3, #9
 800d538:	627b      	str	r3, [r7, #36]	; 0x24
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 800d53a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d53c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d53e:	60da      	str	r2, [r3, #12]

	pRangeData->EffectiveSpadRtnCount =
		presults_data->actual_effective_spads;
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	8a1a      	ldrh	r2, [r3, #16]
	pRangeData->EffectiveSpadRtnCount =
 800d544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d546:	821a      	strh	r2, [r3, #16]

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800d54c:	025b      	lsls	r3, r3, #9
 800d54e:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);

	pRangeData->SigmaMilliMeter = TempFix1616;
 800d550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d552:	6a3a      	ldr	r2, [r7, #32]
 800d554:	615a      	str	r2, [r3, #20]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	; 0x3c
 800d55c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d55e:	831a      	strh	r2, [r3, #24]

	pRangeData->RangeFractionalPart = 0;
 800d560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d562:	2200      	movs	r2, #0
 800d564:	769a      	strb	r2, [r3, #26]

	/* Treat device error status first */
	switch (device_status) {
 800d566:	7abb      	ldrb	r3, [r7, #10]
 800d568:	2b11      	cmp	r3, #17
 800d56a:	d009      	beq.n	800d580 <SetSimpleData+0xa0>
 800d56c:	2b11      	cmp	r3, #17
 800d56e:	dc0f      	bgt.n	800d590 <SetSimpleData+0xb0>
 800d570:	2b03      	cmp	r3, #3
 800d572:	dc02      	bgt.n	800d57a <SetSimpleData+0x9a>
 800d574:	2b00      	cmp	r3, #0
 800d576:	dc03      	bgt.n	800d580 <SetSimpleData+0xa0>
 800d578:	e00a      	b.n	800d590 <SetSimpleData+0xb0>
 800d57a:	2b0d      	cmp	r3, #13
 800d57c:	d004      	beq.n	800d588 <SetSimpleData+0xa8>
 800d57e:	e007      	b.n	800d590 <SetSimpleData+0xb0>
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 800d580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d582:	2205      	movs	r2, #5
 800d584:	76da      	strb	r2, [r3, #27]
		break;
 800d586:	e006      	b.n	800d596 <SetSimpleData+0xb6>
	case VL53L1_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 800d588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d58a:	220d      	movs	r2, #13
 800d58c:	76da      	strb	r2, [r3, #27]
		break;
 800d58e:	e002      	b.n	800d596 <SetSimpleData+0xb6>
	default:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 800d590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d592:	2200      	movs	r2, #0
 800d594:	76da      	strb	r2, [r3, #27]
	}

	/* Now deal with range status according to the ranging preset */
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 800d596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d598:	7edb      	ldrb	r3, [r3, #27]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d108      	bne.n	800d5b0 <SetSimpleData+0xd0>
			pRangeData->RangeStatus =
				ConvertStatusLite(FilteredRangeStatus);
 800d59e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	f7ff ff4c 	bl	800d440 <ConvertStatusLite>
 800d5a8:	4603      	mov	r3, r0
 800d5aa:	461a      	mov	r2, r3
			pRangeData->RangeStatus =
 800d5ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ae:	76da      	strb	r2, [r3, #27]
	}

	/* Update current Limit Check */
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800d5b4:	025b      	lsls	r3, r3, #9
 800d5b6:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	6a3a      	ldr	r2, [r7, #32]
 800d5bc:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
		TempFix1616);

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800d5c4:	025b      	lsls	r3, r3, #9
 800d5c6:	623b      	str	r3, [r7, #32]
			presults_data->peak_signal_count_rate_mcps);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	6a3a      	ldr	r2, [r7, #32]
 800d5cc:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
		TempFix1616);

	/* Update Limit Check Status */
	/* Sigma */
	VL53L1_GetLimitCheckValue(Dev,
 800d5d0:	f107 0314 	add.w	r3, r7, #20
 800d5d4:	461a      	mov	r2, r3
 800d5d6:	2100      	movs	r1, #0
 800d5d8:	68f8      	ldr	r0, [r7, #12]
 800d5da:	f7ff fdb3 	bl	800d144 <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&LimitCheckValue);

	SigmaLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK)
			? 1 : 0;
 800d5de:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d5e2:	2b06      	cmp	r3, #6
 800d5e4:	bf0c      	ite	eq
 800d5e6:	2301      	moveq	r3, #1
 800d5e8:	2300      	movne	r3, #0
 800d5ea:	b2db      	uxtb	r3, r3
	SigmaLimitflag = (FilteredRangeStatus ==
 800d5ec:	77fb      	strb	r3, [r7, #31]

	VL53L1_GetLimitCheckEnable(Dev,
 800d5ee:	f107 0319 	add.w	r3, r7, #25
 800d5f2:	461a      	mov	r2, r3
 800d5f4:	2100      	movs	r1, #0
 800d5f6:	68f8      	ldr	r0, [r7, #12]
 800d5f8:	f7ff fd81 	bl	800d0fe <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 800d5fc:	7e7b      	ldrb	r3, [r7, #25]
 800d5fe:	2b01      	cmp	r3, #1
 800d600:	d104      	bne.n	800d60c <SetSimpleData+0x12c>
 800d602:	7ffb      	ldrb	r3, [r7, #31]
 800d604:	2b01      	cmp	r3, #1
 800d606:	d101      	bne.n	800d60c <SetSimpleData+0x12c>
 800d608:	2301      	movs	r3, #1
 800d60a:	e000      	b.n	800d60e <SetSimpleData+0x12e>
 800d60c:	2300      	movs	r3, #0
 800d60e:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	7fba      	ldrb	r2, [r7, #30]
 800d614:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

	/* Signal Rate */
	VL53L1_GetLimitCheckValue(Dev,
 800d618:	f107 0314 	add.w	r3, r7, #20
 800d61c:	461a      	mov	r2, r3
 800d61e:	2101      	movs	r1, #1
 800d620:	68f8      	ldr	r0, [r7, #12]
 800d622:	f7ff fd8f 	bl	800d144 <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&LimitCheckValue);

	SignalLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_MSRCNOTARGET)
			? 1 : 0;
 800d626:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d62a:	2b04      	cmp	r3, #4
 800d62c:	bf0c      	ite	eq
 800d62e:	2301      	moveq	r3, #1
 800d630:	2300      	movne	r3, #0
 800d632:	b2db      	uxtb	r3, r3
	SignalLimitflag = (FilteredRangeStatus ==
 800d634:	777b      	strb	r3, [r7, #29]

	VL53L1_GetLimitCheckEnable(Dev,
 800d636:	f107 0319 	add.w	r3, r7, #25
 800d63a:	461a      	mov	r2, r3
 800d63c:	2101      	movs	r1, #1
 800d63e:	68f8      	ldr	r0, [r7, #12]
 800d640:	f7ff fd5d 	bl	800d0fe <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 800d644:	7e7b      	ldrb	r3, [r7, #25]
 800d646:	2b01      	cmp	r3, #1
 800d648:	d104      	bne.n	800d654 <SetSimpleData+0x174>
 800d64a:	7f7b      	ldrb	r3, [r7, #29]
 800d64c:	2b01      	cmp	r3, #1
 800d64e:	d101      	bne.n	800d654 <SetSimpleData+0x174>
 800d650:	2301      	movs	r3, #1
 800d652:	e000      	b.n	800d656 <SetSimpleData+0x176>
 800d654:	2300      	movs	r3, #0
 800d656:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	7fba      	ldrb	r2, [r7, #30]
 800d65c:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, Temp8);

	Range = pRangeData->RangeMilliMeter;
 800d660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d662:	8b1b      	ldrh	r3, [r3, #24]
 800d664:	837b      	strh	r3, [r7, #26]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 800d666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d668:	7edb      	ldrb	r3, [r3, #27]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d110      	bne.n	800d690 <SetSimpleData+0x1b0>
 800d66e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800d672:	2b00      	cmp	r3, #0
 800d674:	da0c      	bge.n	800d690 <SetSimpleData+0x1b0>
		(Range < 0)) {
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 800d676:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800d67a:	4b08      	ldr	r3, [pc, #32]	; (800d69c <SetSimpleData+0x1bc>)
 800d67c:	685b      	ldr	r3, [r3, #4]
 800d67e:	429a      	cmp	r2, r3
 800d680:	da03      	bge.n	800d68a <SetSimpleData+0x1aa>
			pRangeData->RangeStatus =
 800d682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d684:	220e      	movs	r2, #14
 800d686:	76da      	strb	r2, [r3, #27]
 800d688:	e002      	b.n	800d690 <SetSimpleData+0x1b0>
					VL53L1_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 800d68a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d68c:	2200      	movs	r2, #0
 800d68e:	831a      	strh	r2, [r3, #24]
	}

	return Status;
 800d690:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d694:	4618      	mov	r0, r3
 800d696:	3730      	adds	r7, #48	; 0x30
 800d698:	46bd      	mov	sp, r7
 800d69a:	bd80      	pop	{r7, pc}
 800d69c:	200001c8 	.word	0x200001c8

0800d6a0 <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b0a8      	sub	sp, #160	; 0xa0
 800d6a4:	af02      	add	r7, sp, #8
 800d6a6:	6078      	str	r0, [r7, #4]
 800d6a8:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	VL53L1_range_results_t results;
	VL53L1_range_results_t *presults = &results;
 800d6b0:	f107 0308 	add.w	r3, r7, #8
 800d6b4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 800d6b8:	221c      	movs	r2, #28
 800d6ba:	21ff      	movs	r1, #255	; 0xff
 800d6bc:	6838      	ldr	r0, [r7, #0]
 800d6be:	f004 fd89 	bl	80121d4 <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 800d6c2:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800d6c6:	2102      	movs	r1, #2
 800d6c8:	6878      	ldr	r0, [r7, #4]
 800d6ca:	f001 f93c 	bl	800e946 <VL53L1_get_device_results>
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 800d6d4:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d117      	bne.n	800d70c <VL53L1_GetRangingMeasurementData+0x6c>
		pRangingMeasurementData->StreamCount = presults->stream_count;
 800d6dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d6e0:	789a      	ldrb	r2, [r3, #2]
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	711a      	strb	r2, [r3, #4]

		/* in case of lite ranging or autonomous the following function
		 * returns index = 0
		 */
		presults_data = &(presults->data[0]);
 800d6e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d6ea:	3304      	adds	r3, #4
 800d6ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		Status = SetSimpleData(Dev, 1,
 800d6f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d6f4:	78da      	ldrb	r2, [r3, #3]
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	9300      	str	r3, [sp, #0]
 800d6fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d6fe:	2101      	movs	r1, #1
 800d700:	6878      	ldr	r0, [r7, #4]
 800d702:	f7ff feed 	bl	800d4e0 <SetSimpleData>
 800d706:	4603      	mov	r3, r0
 800d708:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				presults_data,
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d70c:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
}
 800d710:	4618      	mov	r0, r3
 800d712:	3798      	adds	r7, #152	; 0x98
 800d714:	46bd      	mov	sp, r7
 800d716:	bd80      	pop	{r7, pc}

0800d718 <VL53L1_LoadPatch>:

/* End Group PAL IRQ Triggered events Functions */


static VL53L1_Error VL53L1_LoadPatch(VL53L1_DEV Dev)
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b0c6      	sub	sp, #280	; 0x118
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	1d3b      	adds	r3, r7, #4
 800d720:	6018      	str	r0, [r3, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800d722:	2300      	movs	r3, #0
 800d724:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	uint32_t patch_tuning = 0;
 800d728:	2300      	movs	r3, #0
 800d72a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	uint8_t comms_buffer[256];
	uint32_t patch_power;
	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 800d72e:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800d732:	2b00      	cmp	r3, #0
 800d734:	d108      	bne.n	800d748 <VL53L1_LoadPatch+0x30>
		status = VL53L1_WrByte(
 800d736:	1d3b      	adds	r3, r7, #4
 800d738:	2200      	movs	r2, #0
 800d73a:	2185      	movs	r1, #133	; 0x85
 800d73c:	6818      	ldr	r0, [r3, #0]
 800d73e:	f004 f9f1 	bl	8011b24 <VL53L1_WrByte>
 800d742:	4603      	mov	r3, r0
 800d744:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_FIRMWARE__ENABLE,
				0x00);
	/* Force GO1 on */
	if (status == VL53L1_ERROR_NONE)
 800d748:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d103      	bne.n	800d758 <VL53L1_LoadPatch+0x40>
		VL53L1_enable_powerforce(Dev);
 800d750:	1d3b      	adds	r3, r7, #4
 800d752:	6818      	ldr	r0, [r3, #0]
 800d754:	f002 fce1 	bl	801011a <VL53L1_enable_powerforce>

	patch_tuning = BDTable[VL53L1_TUNING_PHASECAL_PATCH_POWER];
 800d758:	4b65      	ldr	r3, [pc, #404]	; (800d8f0 <VL53L1_LoadPatch+0x1d8>)
 800d75a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d75c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800d760:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800d764:	2b03      	cmp	r3, #3
 800d766:	d81b      	bhi.n	800d7a0 <VL53L1_LoadPatch+0x88>
 800d768:	a201      	add	r2, pc, #4	; (adr r2, 800d770 <VL53L1_LoadPatch+0x58>)
 800d76a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d76e:	bf00      	nop
 800d770:	0800d781 	.word	0x0800d781
 800d774:	0800d789 	.word	0x0800d789
 800d778:	0800d791 	.word	0x0800d791
 800d77c:	0800d799 	.word	0x0800d799

	switch(patch_tuning) {
	case 0:
		patch_power = 0x00;
 800d780:	2300      	movs	r3, #0
 800d782:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800d786:	e00e      	b.n	800d7a6 <VL53L1_LoadPatch+0x8e>
	case 1:
		patch_power = 0x10;
 800d788:	2310      	movs	r3, #16
 800d78a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800d78e:	e00a      	b.n	800d7a6 <VL53L1_LoadPatch+0x8e>
	case 2:
		patch_power = 0x20;
 800d790:	2320      	movs	r3, #32
 800d792:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800d796:	e006      	b.n	800d7a6 <VL53L1_LoadPatch+0x8e>
	case 3:
		patch_power = 0x40;
 800d798:	2340      	movs	r3, #64	; 0x40
 800d79a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800d79e:	e002      	b.n	800d7a6 <VL53L1_LoadPatch+0x8e>
	default:
		patch_power = 0x00;
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	}
	/* Set patch RAM offsets */
	if (status == VL53L1_ERROR_NONE) {
 800d7a6:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d125      	bne.n	800d7fa <VL53L1_LoadPatch+0xe2>
		/* Package up MultiByte transaction */
		comms_buffer[0] = 0x29;
 800d7ae:	f107 030c 	add.w	r3, r7, #12
 800d7b2:	2229      	movs	r2, #41	; 0x29
 800d7b4:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0xC9;
 800d7b6:	f107 030c 	add.w	r3, r7, #12
 800d7ba:	22c9      	movs	r2, #201	; 0xc9
 800d7bc:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x0E;
 800d7be:	f107 030c 	add.w	r3, r7, #12
 800d7c2:	220e      	movs	r2, #14
 800d7c4:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x40;
 800d7c6:	f107 030c 	add.w	r3, r7, #12
 800d7ca:	2240      	movs	r2, #64	; 0x40
 800d7cc:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x28;
 800d7ce:	f107 030c 	add.w	r3, r7, #12
 800d7d2:	2228      	movs	r2, #40	; 0x28
 800d7d4:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = patch_power;
 800d7d6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800d7da:	b2da      	uxtb	r2, r3
 800d7dc:	f107 030c 	add.w	r3, r7, #12
 800d7e0:	715a      	strb	r2, [r3, #5]
		/* 0x10 for 60ms, 0x20 for 240ms and 0x40 for 3580ms */
		status = VL53L1_WriteMulti(
 800d7e2:	f107 020c 	add.w	r2, r7, #12
 800d7e6:	1d38      	adds	r0, r7, #4
 800d7e8:	2306      	movs	r3, #6
 800d7ea:	f240 4176 	movw	r1, #1142	; 0x476
 800d7ee:	6800      	ldr	r0, [r0, #0]
 800d7f0:	f004 f92c 	bl	8011a4c <VL53L1_WriteMulti>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__OFFSET_0,
				comms_buffer,
				6);
	}
	/* Set patch breakpoints */
	if (status == VL53L1_ERROR_NONE) {
 800d7fa:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d123      	bne.n	800d84a <VL53L1_LoadPatch+0x132>
		comms_buffer[0] = 0x03;
 800d802:	f107 030c 	add.w	r3, r7, #12
 800d806:	2203      	movs	r2, #3
 800d808:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x6D;
 800d80a:	f107 030c 	add.w	r3, r7, #12
 800d80e:	226d      	movs	r2, #109	; 0x6d
 800d810:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x03;
 800d812:	f107 030c 	add.w	r3, r7, #12
 800d816:	2203      	movs	r2, #3
 800d818:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x6F;
 800d81a:	f107 030c 	add.w	r3, r7, #12
 800d81e:	226f      	movs	r2, #111	; 0x6f
 800d820:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x07;
 800d822:	f107 030c 	add.w	r3, r7, #12
 800d826:	2207      	movs	r2, #7
 800d828:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = 0x29;
 800d82a:	f107 030c 	add.w	r3, r7, #12
 800d82e:	2229      	movs	r2, #41	; 0x29
 800d830:	715a      	strb	r2, [r3, #5]
		status = VL53L1_WriteMulti(
 800d832:	f107 020c 	add.w	r2, r7, #12
 800d836:	1d38      	adds	r0, r7, #4
 800d838:	2306      	movs	r3, #6
 800d83a:	f240 4196 	movw	r1, #1174	; 0x496
 800d83e:	6800      	ldr	r0, [r0, #0]
 800d840:	f004 f904 	bl	8011a4c <VL53L1_WriteMulti>
 800d844:	4603      	mov	r3, r0
 800d846:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__ADDRESS_0,
				comms_buffer,
				6);
	}
	/* Enable patch JMP patches */
	if (status == VL53L1_ERROR_NONE) {
 800d84a:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d113      	bne.n	800d87a <VL53L1_LoadPatch+0x162>
		comms_buffer[0] = 0x00;
 800d852:	f107 030c 	add.w	r3, r7, #12
 800d856:	2200      	movs	r2, #0
 800d858:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 800d85a:	f107 030c 	add.w	r3, r7, #12
 800d85e:	2207      	movs	r2, #7
 800d860:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 800d862:	f107 020c 	add.w	r2, r7, #12
 800d866:	1d38      	adds	r0, r7, #4
 800d868:	2302      	movs	r3, #2
 800d86a:	f240 4172 	movw	r1, #1138	; 0x472
 800d86e:	6800      	ldr	r0, [r0, #0]
 800d870:	f004 f8ec 	bl	8011a4c <VL53L1_WriteMulti>
 800d874:	4603      	mov	r3, r0
 800d876:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__JMP_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable patch DATA patches */
	if (status == VL53L1_ERROR_NONE) {
 800d87a:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d113      	bne.n	800d8aa <VL53L1_LoadPatch+0x192>
		comms_buffer[0] = 0x00;
 800d882:	f107 030c 	add.w	r3, r7, #12
 800d886:	2200      	movs	r2, #0
 800d888:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 800d88a:	f107 030c 	add.w	r3, r7, #12
 800d88e:	2207      	movs	r2, #7
 800d890:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 800d892:	f107 020c 	add.w	r2, r7, #12
 800d896:	1d38      	adds	r0, r7, #4
 800d898:	2302      	movs	r3, #2
 800d89a:	f240 4174 	movw	r1, #1140	; 0x474
 800d89e:	6800      	ldr	r0, [r0, #0]
 800d8a0:	f004 f8d4 	bl	8011a4c <VL53L1_WriteMulti>
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__DATA_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable firmware patching */
	if (status == VL53L1_ERROR_NONE)
 800d8aa:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d109      	bne.n	800d8c6 <VL53L1_LoadPatch+0x1ae>
		status = VL53L1_WrByte(
 800d8b2:	1d3b      	adds	r3, r7, #4
 800d8b4:	2201      	movs	r2, #1
 800d8b6:	f44f 618e 	mov.w	r1, #1136	; 0x470
 800d8ba:	6818      	ldr	r0, [r3, #0]
 800d8bc:	f004 f932 	bl	8011b24 <VL53L1_WrByte>
 800d8c0:	4603      	mov	r3, r0
 800d8c2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_PATCH__CTRL,
				0x01);
	/* Enable Firmware */
	if (status == VL53L1_ERROR_NONE)
 800d8c6:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d108      	bne.n	800d8e0 <VL53L1_LoadPatch+0x1c8>
		status = VL53L1_WrByte(
 800d8ce:	1d3b      	adds	r3, r7, #4
 800d8d0:	2201      	movs	r2, #1
 800d8d2:	2185      	movs	r1, #133	; 0x85
 800d8d4:	6818      	ldr	r0, [r3, #0]
 800d8d6:	f004 f925 	bl	8011b24 <VL53L1_WrByte>
 800d8da:	4603      	mov	r3, r0
 800d8dc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_FIRMWARE__ENABLE,
				0x01);

	LOG_FUNCTION_END(status);

	return status;
 800d8e0:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
}
 800d8e4:	4618      	mov	r0, r3
 800d8e6:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	bd80      	pop	{r7, pc}
 800d8ee:	bf00      	nop
 800d8f0:	200001c8 	.word	0x200001c8

0800d8f4 <VL53L1_data_init>:


VL53L1_Error VL53L1_data_init(
	VL53L1_DEV        Dev,
	uint8_t           read_p2p_data)
{
 800d8f4:	b5b0      	push	{r4, r5, r7, lr}
 800d8f6:	b088      	sub	sp, #32
 800d8f8:	af04      	add	r7, sp, #16
 800d8fa:	6078      	str	r0, [r7, #4]
 800d8fc:	460b      	mov	r3, r1
 800d8fe:	70fb      	strb	r3, [r7, #3]
	/*
	 * Initialise pdev data structure
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800d900:	2300      	movs	r3, #0
 800d902:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t    *pdev =
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_init_ll_driver_state(
 800d908:	2162      	movs	r1, #98	; 0x62
 800d90a:	6878      	ldr	r0, [r7, #4]
 800d90c:	f002 f8bf 	bl	800fa8e <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_UNKNOWN);

	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 800d910:	68bb      	ldr	r3, [r7, #8]
 800d912:	2200      	movs	r2, #0
 800d914:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800d916:	68bb      	ldr	r3, [r7, #8]
 800d918:	2201      	movs	r2, #1
 800d91a:	705a      	strb	r2, [r3, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 800d91c:	68bb      	ldr	r3, [r7, #8]
 800d91e:	2200      	movs	r2, #0
 800d920:	709a      	strb	r2, [r3, #2]

	pdev->offset_calibration_mode =
 800d922:	68bb      	ldr	r3, [r7, #8]
 800d924:	2201      	movs	r2, #1
 800d926:	70da      	strb	r2, [r3, #3]
		VL53L1_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 800d928:	68bb      	ldr	r3, [r7, #8]
 800d92a:	2201      	movs	r2, #1
 800d92c:	711a      	strb	r2, [r3, #4]
		VL53L1_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;

	pdev->phasecal_config_timeout_us  =  1000;
 800d92e:	68bb      	ldr	r3, [r7, #8]
 800d930:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d934:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 800d936:	68bb      	ldr	r3, [r7, #8]
 800d938:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800d93c:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800d944:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 800d946:	68bb      	ldr	r3, [r7, #8]
 800d948:	2264      	movs	r2, #100	; 0x64
 800d94a:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 800d94c:	68bb      	ldr	r3, [r7, #8]
 800d94e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d952:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	2200      	movs	r2, #0
 800d958:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* initialise gain calibration values to tuning parameter values */

	pdev->gain_cal.standard_ranging_gain_factor =
 800d95c:	68bb      	ldr	r3, [r7, #8]
 800d95e:	f240 72db 	movw	r2, #2011	; 0x7db
 800d962:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
			VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;

	/*
	 * Initialise version structure
	 */
	VL53L1_init_version(Dev);
 800d966:	6878      	ldr	r0, [r7, #4]
 800d968:	f002 f875 	bl	800fa56 <VL53L1_init_version>
	 *
	 *  Contains the key NVM data e.g identification info fast oscillator
	 *  freq, max trim and laser safety info
	 */

	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800d96c:	78fb      	ldrb	r3, [r7, #3]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d008      	beq.n	800d984 <VL53L1_data_init+0x90>
 800d972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d104      	bne.n	800d984 <VL53L1_data_init+0x90>
			status = VL53L1_read_p2p_data(Dev);
 800d97a:	6878      	ldr	r0, [r7, #4]
 800d97c:	f000 f857 	bl	800da2e <VL53L1_read_p2p_data>
 800d980:	4603      	mov	r3, r0
 800d982:	73fb      	strb	r3, [r7, #15]

	/* Initialise Ref SPAD Char configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_refspadchar_config_struct(
 800d984:	68bb      	ldr	r3, [r7, #8]
 800d986:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800d98a:	4618      	mov	r0, r3
 800d98c:	f001 fba4 	bl	800f0d8 <VL53L1_init_refspadchar_config_struct>
 800d990:	4603      	mov	r3, r0
 800d992:	73fb      	strb	r3, [r7, #15]
#endif

	/* Initialise SPAD Self Check (SSC) configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_ssc_config_struct(
 800d994:	68bb      	ldr	r3, [r7, #8]
 800d996:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800d99a:	4618      	mov	r0, r3
 800d99c:	f001 fbc0 	bl	800f120 <VL53L1_init_ssc_config_struct>
 800d9a0:	4603      	mov	r3, r0
 800d9a2:	73fb      	strb	r3, [r7, #15]

	/* Initialise Private Xtalk configuration structure
	 * - Fill with customer NVM data to begin
	 */
	status =
		VL53L1_init_xtalk_config_struct(
 800d9a4:	68bb      	ldr	r3, [r7, #8]
 800d9a6:	f103 0242 	add.w	r2, r3, #66	; 0x42
 800d9aa:	68bb      	ldr	r3, [r7, #8]
 800d9ac:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 800d9b0:	4619      	mov	r1, r3
 800d9b2:	4610      	mov	r0, r2
 800d9b4:	f001 fbd5 	bl	800f162 <VL53L1_init_xtalk_config_struct>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	73fb      	strb	r3, [r7, #15]

	/* Initialise Offset Calibration configuration structure
	 */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_offset_cal_config_struct(
 800d9bc:	68bb      	ldr	r3, [r7, #8]
 800d9be:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	f001 fc2f 	bl	800f226 <VL53L1_init_offset_cal_config_struct>
 800d9c8:	4603      	mov	r3, r0
 800d9ca:	73fb      	strb	r3, [r7, #15]

	/* Initialise Tuning Parameter structure
	 * - Added as part of Patch_AddingTuningParmStorage_11821
	 */
	status =
		VL53L1_init_tuning_parm_storage_struct(
 800d9cc:	68bb      	ldr	r3, [r7, #8]
 800d9ce:	33a4      	adds	r3, #164	; 0xa4
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	f001 fc4f 	bl	800f274 <VL53L1_init_tuning_parm_storage_struct>
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	73fb      	strb	r3, [r7, #15]
			&(pdev->tuning_parms));

	status = VL53L1_set_vhv_loopbound(Dev,
 800d9da:	2120      	movs	r1, #32
 800d9dc:	6878      	ldr	r0, [r7, #4]
 800d9de:	f000 fcc1 	bl	800e364 <VL53L1_set_vhv_loopbound>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	73fb      	strb	r3, [r7, #15]
	/*
	 * Initialise default settings - much happen *after*
	 * reading /setting  of static_nvm_managed
	 */

	if (status == VL53L1_ERROR_NONE)
 800d9e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d116      	bne.n	800da1c <VL53L1_data_init+0x128>
		status = VL53L1_set_preset_mode(
 800d9ee:	68bb      	ldr	r3, [r7, #8]
 800d9f0:	7858      	ldrb	r0, [r3, #1]
 800d9f2:	68bb      	ldr	r3, [r7, #8]
 800d9f4:	8b1c      	ldrh	r4, [r3, #24]
 800d9f6:	68bb      	ldr	r3, [r7, #8]
 800d9f8:	689d      	ldr	r5, [r3, #8]
 800d9fa:	68bb      	ldr	r3, [r7, #8]
 800d9fc:	68db      	ldr	r3, [r3, #12]
 800d9fe:	68ba      	ldr	r2, [r7, #8]
 800da00:	6912      	ldr	r2, [r2, #16]
 800da02:	68b9      	ldr	r1, [r7, #8]
 800da04:	6949      	ldr	r1, [r1, #20]
 800da06:	9102      	str	r1, [sp, #8]
 800da08:	9201      	str	r2, [sp, #4]
 800da0a:	9300      	str	r3, [sp, #0]
 800da0c:	462b      	mov	r3, r5
 800da0e:	4622      	mov	r2, r4
 800da10:	4601      	mov	r1, r0
 800da12:	6878      	ldr	r0, [r7, #4]
 800da14:	f000 fad8 	bl	800dfc8 <VL53L1_set_preset_mode>
 800da18:	4603      	mov	r3, r0
 800da1a:	73fb      	strb	r3, [r7, #15]
						pdev->range_config_timeout_us,
						pdev->inter_measurement_period_ms);

	/* Initial Low Power Auto Mode data structures */
	/* Added for Patch_LowPowerAutoMode */
	VL53L1_low_power_auto_data_init(
 800da1c:	6878      	ldr	r0, [r7, #4]
 800da1e:	f002 fdb5 	bl	801058c <VL53L1_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 800da22:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800da26:	4618      	mov	r0, r3
 800da28:	3710      	adds	r7, #16
 800da2a:	46bd      	mov	sp, r7
 800da2c:	bdb0      	pop	{r4, r5, r7, pc}

0800da2e <VL53L1_read_p2p_data>:


VL53L1_Error VL53L1_read_p2p_data(
	VL53L1_DEV        Dev)
{
 800da2e:	b580      	push	{r7, lr}
 800da30:	b084      	sub	sp, #16
 800da32:	af00      	add	r7, sp, #0
 800da34:	6078      	str	r0, [r7, #4]
	 *
	 *  Contains the key NVM data e.g identification info
	 *  fast oscillator freq, max trim and laser safety info
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800da36:	2300      	movs	r3, #0
 800da38:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 800da3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d108      	bne.n	800da58 <VL53L1_read_p2p_data+0x2a>
		status = VL53L1_get_static_nvm_managed(
 800da46:	68bb      	ldr	r3, [r7, #8]
 800da48:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800da4c:	4619      	mov	r1, r3
 800da4e:	6878      	ldr	r0, [r7, #4]
 800da50:	f002 ff39 	bl	80108c6 <VL53L1_get_static_nvm_managed>
 800da54:	4603      	mov	r3, r0
 800da56:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53L1_ERROR_NONE)
 800da58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d107      	bne.n	800da70 <VL53L1_read_p2p_data+0x42>
		status = VL53L1_get_customer_nvm_managed(
 800da60:	68bb      	ldr	r3, [r7, #8]
 800da62:	3342      	adds	r3, #66	; 0x42
 800da64:	4619      	mov	r1, r3
 800da66:	6878      	ldr	r0, [r7, #4]
 800da68:	f003 f86b 	bl	8010b42 <VL53L1_get_customer_nvm_managed>
 800da6c:	4603      	mov	r3, r0
 800da6e:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->customer));

	if (status == VL53L1_ERROR_NONE) {
 800da70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d115      	bne.n	800daa4 <VL53L1_read_p2p_data+0x76>

		status = VL53L1_get_nvm_copy_data(
 800da78:	68bb      	ldr	r3, [r7, #8]
 800da7a:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 800da7e:	4619      	mov	r1, r3
 800da80:	6878      	ldr	r0, [r7, #4]
 800da82:	f003 ff1d 	bl	80118c0 <VL53L1_get_nvm_copy_data>
 800da86:	4603      	mov	r3, r0
 800da88:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->nvm_copy_data));

		/* copy Return Good SPADs to buffer */
		if (status == VL53L1_ERROR_NONE)
 800da8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d108      	bne.n	800daa4 <VL53L1_read_p2p_data+0x76>
			VL53L1_copy_rtn_good_spads_to_buffer(
 800da92:	68bb      	ldr	r3, [r7, #8]
 800da94:	f503 72fd 	add.w	r2, r3, #506	; 0x1fa
 800da98:	68bb      	ldr	r3, [r7, #8]
 800da9a:	33f0      	adds	r3, #240	; 0xf0
 800da9c:	4619      	mov	r1, r3
 800da9e:	4610      	mov	r0, r2
 800daa0:	f002 f957 	bl	800fd52 <VL53L1_copy_rtn_good_spads_to_buffer>

	/*
	 * read slow osc calibration value
	 * counts per ms
	 */
	if (status == VL53L1_ERROR_NONE)
 800daa4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d109      	bne.n	800dac0 <VL53L1_read_p2p_data+0x92>
		status =
			VL53L1_RdWord(
 800daac:	68bb      	ldr	r3, [r7, #8]
 800daae:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 800dab2:	461a      	mov	r2, r3
 800dab4:	21de      	movs	r1, #222	; 0xde
 800dab6:	6878      	ldr	r0, [r7, #4]
 800dab8:	f004 f892 	bl	8011be0 <VL53L1_RdWord>
 800dabc:	4603      	mov	r3, r0
 800dabe:	73fb      	strb	r3, [r7, #15]

	/*
	 * Check if there a sensible value for osc_measured__fast_osc__frequency
	 */

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 800dac0:	68bb      	ldr	r3, [r7, #8]
 800dac2:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800dac6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800daca:	d204      	bcs.n	800dad6 <VL53L1_read_p2p_data+0xa8>
			VL53L1_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 800dacc:	68bb      	ldr	r3, [r7, #8]
 800dace:	f64b 42cc 	movw	r2, #48332	; 0xbccc
 800dad2:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e

	/*
	 * Get MM ROI - contains optical centre as SPAD number
	 */

	if (status == VL53L1_ERROR_NONE)
 800dad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d107      	bne.n	800daee <VL53L1_read_p2p_data+0xc0>
		status =
			VL53L1_get_mode_mitigation_roi(
 800dade:	68bb      	ldr	r3, [r7, #8]
 800dae0:	339e      	adds	r3, #158	; 0x9e
 800dae2:	4619      	mov	r1, r3
 800dae4:	6878      	ldr	r0, [r7, #4]
 800dae6:	f000 f990 	bl	800de0a <VL53L1_get_mode_mitigation_roi>
 800daea:	4603      	mov	r3, r0
 800daec:	73fb      	strb	r3, [r7, #15]

	/* catch parts where the optical centre is
	 * no programmed in to the NVM
	 */

	if (pdev->optical_centre.x_centre == 0 &&
 800daee:	68bb      	ldr	r3, [r7, #8]
 800daf0:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d114      	bne.n	800db22 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.y_centre == 0) {
 800daf8:	68bb      	ldr	r3, [r7, #8]
 800dafa:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
	if (pdev->optical_centre.x_centre == 0 &&
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d10f      	bne.n	800db22 <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
 800db08:	011b      	lsls	r3, r3, #4
 800db0a:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 800db0c:	68bb      	ldr	r3, [r7, #8]
 800db0e:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 800db12:	68bb      	ldr	r3, [r7, #8]
 800db14:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 800db18:	011b      	lsls	r3, r3, #4
 800db1a:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 800db1c:	68bb      	ldr	r3, [r7, #8]
 800db1e:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
	}

	LOG_FUNCTION_END(status);

	return status;
 800db22:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800db26:	4618      	mov	r0, r3
 800db28:	3710      	adds	r7, #16
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}

0800db2e <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 800db2e:	b480      	push	{r7}
 800db30:	b085      	sub	sp, #20
 800db32:	af00      	add	r7, sp, #0
 800db34:	6078      	str	r0, [r7, #4]
 800db36:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800db38:	2300      	movs	r3, #0
 800db3a:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 800db40:	68bb      	ldr	r3, [r7, #8]
 800db42:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800db46:	2b00      	cmp	r3, #0
 800db48:	d101      	bne.n	800db4e <VL53L1_set_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800db4a:	23f1      	movs	r3, #241	; 0xf1
 800db4c:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE) {
 800db4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d10c      	bne.n	800db70 <VL53L1_set_inter_measurement_period_ms+0x42>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	683a      	ldr	r2, [r7, #0]
 800db5a:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 800db5c:	68bb      	ldr	r3, [r7, #8]
 800db5e:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800db62:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 800db64:	683b      	ldr	r3, [r7, #0]
 800db66:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period = \
 800db6a:	68bb      	ldr	r3, [r7, #8]
 800db6c:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
 800db70:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800db74:	4618      	mov	r0, r3
 800db76:	3714      	adds	r7, #20
 800db78:	46bd      	mov	sp, r7
 800db7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7e:	4770      	bx	lr

0800db80 <VL53L1_get_inter_measurement_period_ms>:


VL53L1_Error VL53L1_get_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t               *pinter_measurement_period_ms)
{
 800db80:	b480      	push	{r7}
 800db82:	b085      	sub	sp, #20
 800db84:	af00      	add	r7, sp, #0
 800db86:	6078      	str	r0, [r7, #4]
 800db88:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800db8a:	2300      	movs	r3, #0
 800db8c:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 800db92:	68bb      	ldr	r3, [r7, #8]
 800db94:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d101      	bne.n	800dba0 <VL53L1_get_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800db9c:	23f1      	movs	r3, #241	; 0xf1
 800db9e:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE)
 800dba0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d109      	bne.n	800dbbc <VL53L1_get_inter_measurement_period_ms+0x3c>
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 800dba8:	68bb      	ldr	r3, [r7, #8]
 800dbaa:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 800dbae:	68ba      	ldr	r2, [r7, #8]
 800dbb0:	f8b2 22b4 	ldrh.w	r2, [r2, #692]	; 0x2b4
			pdev->tim_cfg.system__intermeasurement_period /
 800dbb4:	fbb3 f2f2 	udiv	r2, r3, r2
		*pinter_measurement_period_ms = \
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	601a      	str	r2, [r3, #0]


	LOG_FUNCTION_END(status);

	return status;
 800dbbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	3714      	adds	r7, #20
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbca:	4770      	bx	lr

0800dbcc <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b088      	sub	sp, #32
 800dbd0:	af02      	add	r7, sp, #8
 800dbd2:	60f8      	str	r0, [r7, #12]
 800dbd4:	60b9      	str	r1, [r7, #8]
 800dbd6:	607a      	str	r2, [r7, #4]
 800dbd8:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for setting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dbda:	2300      	movs	r3, #0
 800dbdc:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 800dbe2:	693b      	ldr	r3, [r7, #16]
 800dbe4:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d101      	bne.n	800dbf0 <VL53L1_set_timeouts_us+0x24>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800dbec:	23f1      	movs	r3, #241	; 0xf1
 800dbee:	75fb      	strb	r3, [r7, #23]

	if (status == VL53L1_ERROR_NONE) {
 800dbf0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d11b      	bne.n	800dc30 <VL53L1_set_timeouts_us+0x64>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 800dbf8:	693b      	ldr	r3, [r7, #16]
 800dbfa:	68ba      	ldr	r2, [r7, #8]
 800dbfc:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 800dbfe:	693b      	ldr	r3, [r7, #16]
 800dc00:	687a      	ldr	r2, [r7, #4]
 800dc02:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 800dc04:	693b      	ldr	r3, [r7, #16]
 800dc06:	683a      	ldr	r2, [r7, #0]
 800dc08:	611a      	str	r2, [r3, #16]

		status =
			VL53L1_calc_timeout_register_values(
 800dc0a:	693b      	ldr	r3, [r7, #16]
 800dc0c:	f8b3 115e 	ldrh.w	r1, [r3, #350]	; 0x15e
 800dc10:	693b      	ldr	r3, [r7, #16]
 800dc12:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800dc16:	693a      	ldr	r2, [r7, #16]
 800dc18:	f502 72ce 	add.w	r2, r2, #412	; 0x19c
 800dc1c:	9201      	str	r2, [sp, #4]
 800dc1e:	9300      	str	r3, [sp, #0]
 800dc20:	460b      	mov	r3, r1
 800dc22:	683a      	ldr	r2, [r7, #0]
 800dc24:	6879      	ldr	r1, [r7, #4]
 800dc26:	68b8      	ldr	r0, [r7, #8]
 800dc28:	f002 fbe2 	bl	80103f0 <VL53L1_calc_timeout_register_values>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	75fb      	strb	r3, [r7, #23]
				&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 800dc30:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3718      	adds	r7, #24
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}

0800dc3c <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b088      	sub	sp, #32
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	60f8      	str	r0, [r7, #12]
 800dc44:	60b9      	str	r1, [r7, #8]
 800dc46:	607a      	str	r2, [r7, #4]
 800dc48:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for getting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t *pdev =
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 800dc52:	2300      	movs	r3, #0
 800dc54:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 800dc56:	2300      	movs	r3, #0
 800dc58:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 800dc5a:	69bb      	ldr	r3, [r7, #24]
 800dc5c:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d101      	bne.n	800dc68 <VL53L1_get_timeouts_us+0x2c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800dc64:	23f1      	movs	r3, #241	; 0xf1
 800dc66:	77fb      	strb	r3, [r7, #31]

	if (status == VL53L1_ERROR_NONE) {
 800dc68:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d14a      	bne.n	800dd06 <VL53L1_get_timeouts_us+0xca>

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 800dc70:	69bb      	ldr	r3, [r7, #24]
 800dc72:	f8b3 215e 	ldrh.w	r2, [r3, #350]	; 0x15e
 800dc76:	69bb      	ldr	r3, [r7, #24]
 800dc78:	f893 31a2 	ldrb.w	r3, [r3, #418]	; 0x1a2
 800dc7c:	4619      	mov	r1, r3
 800dc7e:	4610      	mov	r0, r2
 800dc80:	f002 fa5d 	bl	801013e <VL53L1_calc_macro_period_us>
 800dc84:	6178      	str	r0, [r7, #20]

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 800dc86:	69bb      	ldr	r3, [r7, #24]
 800dc88:	f893 318b 	ldrb.w	r3, [r3, #395]	; 0x18b
			VL53L1_calc_timeout_us(
 800dc8c:	6979      	ldr	r1, [r7, #20]
 800dc8e:	4618      	mov	r0, r3
 800dc90:	f002 fb15 	bl	80102be <VL53L1_calc_timeout_us>
 800dc94:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 800dc9a:	69bb      	ldr	r3, [r7, #24]
 800dc9c:	f893 319c 	ldrb.w	r3, [r3, #412]	; 0x19c
		timeout_encoded =
 800dca0:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 800dca2:	8a7b      	ldrh	r3, [r7, #18]
 800dca4:	021b      	lsls	r3, r3, #8
 800dca6:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 800dca8:	69bb      	ldr	r3, [r7, #24]
 800dcaa:	f893 319d 	ldrb.w	r3, [r3, #413]	; 0x19d
 800dcae:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 800dcb0:	4413      	add	r3, r2
 800dcb2:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 800dcb4:	8a7b      	ldrh	r3, [r7, #18]
 800dcb6:	6979      	ldr	r1, [r7, #20]
 800dcb8:	4618      	mov	r0, r3
 800dcba:	f002 fb3e 	bl	801033a <VL53L1_calc_decoded_timeout_us>
 800dcbe:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 800dcc4:	69bb      	ldr	r3, [r7, #24]
 800dcc6:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
		timeout_encoded =
 800dcca:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 800dccc:	8a7b      	ldrh	r3, [r7, #18]
 800dcce:	021b      	lsls	r3, r3, #8
 800dcd0:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 800dcd2:	69bb      	ldr	r3, [r7, #24]
 800dcd4:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 800dcd8:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 800dcda:	4413      	add	r3, r2
 800dcdc:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 800dcde:	8a7b      	ldrh	r3, [r7, #18]
 800dce0:	6979      	ldr	r1, [r7, #20]
 800dce2:	4618      	mov	r0, r3
 800dce4:	f002 fb29 	bl	801033a <VL53L1_calc_decoded_timeout_us>
 800dce8:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 800dcee:	68bb      	ldr	r3, [r7, #8]
 800dcf0:	681a      	ldr	r2, [r3, #0]
 800dcf2:	69bb      	ldr	r3, [r7, #24]
 800dcf4:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681a      	ldr	r2, [r3, #0]
 800dcfa:	69bb      	ldr	r3, [r7, #24]
 800dcfc:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 800dcfe:	683b      	ldr	r3, [r7, #0]
 800dd00:	681a      	ldr	r2, [r3, #0]
 800dd02:	69bb      	ldr	r3, [r7, #24]
 800dd04:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 800dd06:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	3720      	adds	r7, #32
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bd80      	pop	{r7, pc}

0800dd12 <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 800dd12:	b480      	push	{r7}
 800dd14:	b087      	sub	sp, #28
 800dd16:	af00      	add	r7, sp, #0
 800dd18:	60f8      	str	r0, [r7, #12]
 800dd1a:	460b      	mov	r3, r1
 800dd1c:	607a      	str	r2, [r7, #4]
 800dd1e:	72fb      	strb	r3, [r7, #11]
	/**
	 * Convenience function for getting sequence
	 * config enable bits
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dd20:	2300      	movs	r3, #0
 800dd22:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	613b      	str	r3, [r7, #16]
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;
 800dd28:	2301      	movs	r3, #1
 800dd2a:	75bb      	strb	r3, [r7, #22]

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 800dd2c:	7afb      	ldrb	r3, [r7, #11]
 800dd2e:	2b07      	cmp	r3, #7
 800dd30:	d81c      	bhi.n	800dd6c <VL53L1_get_sequence_config_bit+0x5a>

		if (bit_id > 0) {
 800dd32:	7afb      	ldrb	r3, [r7, #11]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d004      	beq.n	800dd42 <VL53L1_get_sequence_config_bit+0x30>
			bit_mask  = 0x01 << bit_id;
 800dd38:	7afb      	ldrb	r3, [r7, #11]
 800dd3a:	2201      	movs	r2, #1
 800dd3c:	fa02 f303 	lsl.w	r3, r2, r3
 800dd40:	75bb      	strb	r3, [r7, #22]
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 800dd42:	693b      	ldr	r3, [r7, #16]
 800dd44:	f893 21c5 	ldrb.w	r2, [r3, #453]	; 0x1c5
		*pvalue =
 800dd48:	7dbb      	ldrb	r3, [r7, #22]
 800dd4a:	4013      	ands	r3, r2
 800dd4c:	b2da      	uxtb	r2, r3
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	701a      	strb	r2, [r3, #0]

		if (bit_id > 0) {
 800dd52:	7afb      	ldrb	r3, [r7, #11]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d00b      	beq.n	800dd70 <VL53L1_get_sequence_config_bit+0x5e>
			*pvalue  = *pvalue >> bit_id;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	781b      	ldrb	r3, [r3, #0]
 800dd5c:	461a      	mov	r2, r3
 800dd5e:	7afb      	ldrb	r3, [r7, #11]
 800dd60:	fa42 f303 	asr.w	r3, r2, r3
 800dd64:	b2da      	uxtb	r2, r3
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	701a      	strb	r2, [r3, #0]
 800dd6a:	e001      	b.n	800dd70 <VL53L1_get_sequence_config_bit+0x5e>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 800dd6c:	23fc      	movs	r3, #252	; 0xfc
 800dd6e:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 800dd70:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dd74:	4618      	mov	r0, r3
 800dd76:	371c      	adds	r7, #28
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7e:	4770      	bx	lr

0800dd80 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b084      	sub	sp, #16
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
 800dd88:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 800dd92:	683b      	ldr	r3, [r7, #0]
 800dd94:	7858      	ldrb	r0, [r3, #1]
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	7819      	ldrb	r1, [r3, #0]
 800dd9a:	68bb      	ldr	r3, [r7, #8]
 800dd9c:	f203 13c3 	addw	r3, r3, #451	; 0x1c3
 800dda0:	461a      	mov	r2, r3
 800dda2:	f002 fb9e 	bl	80104e2 <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 800dda6:	683b      	ldr	r3, [r7, #0]
 800dda8:	7898      	ldrb	r0, [r3, #2]
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	78d9      	ldrb	r1, [r3, #3]
 800ddae:	68bb      	ldr	r3, [r7, #8]
 800ddb0:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800ddb4:	461a      	mov	r2, r3
 800ddb6:	f002 fbd3 	bl	8010560 <VL53L1_encode_zone_size>

	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
 800ddba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	3710      	adds	r7, #16
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bd80      	pop	{r7, pc}

0800ddc6 <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 800ddc6:	b580      	push	{r7, lr}
 800ddc8:	b084      	sub	sp, #16
 800ddca:	af00      	add	r7, sp, #0
 800ddcc:	6078      	str	r0, [r7, #4]
 800ddce:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 800ddd8:	68bb      	ldr	r3, [r7, #8]
 800ddda:	f893 01c3 	ldrb.w	r0, [r3, #451]	; 0x1c3
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	3301      	adds	r3, #1
 800dde2:	683a      	ldr	r2, [r7, #0]
 800dde4:	4619      	mov	r1, r3
 800dde6:	f002 fc8a 	bl	80106fe <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 800ddea:	68bb      	ldr	r3, [r7, #8]
 800ddec:	f893 01c4 	ldrb.w	r0, [r3, #452]	; 0x1c4
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	1c99      	adds	r1, r3, #2
 800ddf4:	683b      	ldr	r3, [r7, #0]
 800ddf6:	3303      	adds	r3, #3
 800ddf8:	461a      	mov	r2, r3
 800ddfa:	f002 fb99 	bl	8010530 <VL53L1_decode_zone_size>
		&(puser_zone->width),
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
 800ddfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800de02:	4618      	mov	r0, r3
 800de04:	3710      	adds	r7, #16
 800de06:	46bd      	mov	sp, r7
 800de08:	bd80      	pop	{r7, pc}

0800de0a <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 800de0a:	b580      	push	{r7, lr}
 800de0c:	b086      	sub	sp, #24
 800de0e:	af00      	add	r7, sp, #0
 800de10:	6078      	str	r0, [r7, #4]
 800de12:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the mode mitigation ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800de14:	2300      	movs	r3, #0
 800de16:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 800de1c:	2300      	movs	r3, #0
 800de1e:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 800de20:	2300      	movs	r3, #0
 800de22:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 800de24:	2300      	movs	r3, #0
 800de26:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 800de28:	693b      	ldr	r3, [r7, #16]
 800de2a:	f893 322a 	ldrb.w	r3, [r3, #554]	; 0x22a
 800de2e:	f107 020e 	add.w	r2, r7, #14
 800de32:	f107 010d 	add.w	r1, r7, #13
 800de36:	4618      	mov	r0, r3
 800de38:	f002 fc61 	bl	80106fe <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 800de3c:	7bba      	ldrb	r2, [r7, #14]
 800de3e:	683b      	ldr	r3, [r7, #0]
 800de40:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 800de42:	7b7a      	ldrb	r2, [r7, #13]
 800de44:	683b      	ldr	r3, [r7, #0]
 800de46:	705a      	strb	r2, [r3, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 800de48:	693b      	ldr	r3, [r7, #16]
 800de4a:	f893 322b 	ldrb.w	r3, [r3, #555]	; 0x22b
 800de4e:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 800de50:	7bfb      	ldrb	r3, [r7, #15]
 800de52:	091b      	lsrs	r3, r3, #4
 800de54:	b2da      	uxtb	r2, r3
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 800de5a:	7bfb      	ldrb	r3, [r7, #15]
 800de5c:	f003 030f 	and.w	r3, r3, #15
 800de60:	b2da      	uxtb	r2, r3
 800de62:	683b      	ldr	r3, [r7, #0]
 800de64:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 800de66:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800de6a:	4618      	mov	r0, r3
 800de6c:	3718      	adds	r7, #24
 800de6e:	46bd      	mov	sp, r7
 800de70:	bd80      	pop	{r7, pc}
	...

0800de74 <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 800de74:	b480      	push	{r7}
 800de76:	b087      	sub	sp, #28
 800de78:	af00      	add	r7, sp, #0
 800de7a:	60f8      	str	r0, [r7, #12]
 800de7c:	607a      	str	r2, [r7, #4]
 800de7e:	603b      	str	r3, [r7, #0]
 800de80:	460b      	mov	r3, r1
 800de82:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800de84:	2300      	movs	r3, #0
 800de86:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 800de8c:	7afb      	ldrb	r3, [r7, #11]
 800de8e:	3b01      	subs	r3, #1
 800de90:	2b25      	cmp	r3, #37	; 0x25
 800de92:	f200 808e 	bhi.w	800dfb2 <VL53L1_get_preset_mode_timing_cfg+0x13e>
 800de96:	a201      	add	r2, pc, #4	; (adr r2, 800de9c <VL53L1_get_preset_mode_timing_cfg+0x28>)
 800de98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de9c:	0800df35 	.word	0x0800df35
 800dea0:	0800df35 	.word	0x0800df35
 800dea4:	0800df35 	.word	0x0800df35
 800dea8:	0800df35 	.word	0x0800df35
 800deac:	0800df35 	.word	0x0800df35
 800deb0:	0800df5f 	.word	0x0800df5f
 800deb4:	0800df5f 	.word	0x0800df5f
 800deb8:	0800df5f 	.word	0x0800df5f
 800debc:	0800dfb3 	.word	0x0800dfb3
 800dec0:	0800dfb3 	.word	0x0800dfb3
 800dec4:	0800dfb3 	.word	0x0800dfb3
 800dec8:	0800dfb3 	.word	0x0800dfb3
 800decc:	0800dfb3 	.word	0x0800dfb3
 800ded0:	0800dfb3 	.word	0x0800dfb3
 800ded4:	0800dfb3 	.word	0x0800dfb3
 800ded8:	0800dfb3 	.word	0x0800dfb3
 800dedc:	0800df35 	.word	0x0800df35
 800dee0:	0800df5f 	.word	0x0800df5f
 800dee4:	0800dfb3 	.word	0x0800dfb3
 800dee8:	0800dfb3 	.word	0x0800dfb3
 800deec:	0800dfb3 	.word	0x0800dfb3
 800def0:	0800dfb3 	.word	0x0800dfb3
 800def4:	0800dfb3 	.word	0x0800dfb3
 800def8:	0800dfb3 	.word	0x0800dfb3
 800defc:	0800dfb3 	.word	0x0800dfb3
 800df00:	0800dfb3 	.word	0x0800dfb3
 800df04:	0800dfb3 	.word	0x0800dfb3
 800df08:	0800dfb3 	.word	0x0800dfb3
 800df0c:	0800dfb3 	.word	0x0800dfb3
 800df10:	0800dfb3 	.word	0x0800dfb3
 800df14:	0800dfb3 	.word	0x0800dfb3
 800df18:	0800dfb3 	.word	0x0800dfb3
 800df1c:	0800dfb3 	.word	0x0800dfb3
 800df20:	0800dfb3 	.word	0x0800dfb3
 800df24:	0800dfb3 	.word	0x0800dfb3
 800df28:	0800df89 	.word	0x0800df89
 800df2c:	0800df89 	.word	0x0800df89
 800df30:	0800df89 	.word	0x0800df89
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 800df34:	693b      	ldr	r3, [r7, #16]
 800df36:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
		*pdss_config__target_total_rate_mcps =
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800df3e:	693b      	ldr	r3, [r7, #16]
 800df40:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
		*pphasecal_config_timeout_us =
 800df44:	683b      	ldr	r3, [r7, #0]
 800df46:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 800df48:	693b      	ldr	r3, [r7, #16]
 800df4a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
		*pmm_config_timeout_us =
 800df4e:	6a3b      	ldr	r3, [r7, #32]
 800df50:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 800df52:	693b      	ldr	r3, [r7, #16]
 800df54:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
		*prange_config_timeout_us =
 800df58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df5a:	601a      	str	r2, [r3, #0]
	break;
 800df5c:	e02c      	b.n	800dfb8 <VL53L1_get_preset_mode_timing_cfg+0x144>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800df5e:	693b      	ldr	r3, [r7, #16]
 800df60:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800df68:	693b      	ldr	r3, [r7, #16]
 800df6a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800df6e:	683b      	ldr	r3, [r7, #0]
 800df70:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 800df72:	693b      	ldr	r3, [r7, #16]
 800df74:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
		*pmm_config_timeout_us =
 800df78:	6a3b      	ldr	r3, [r7, #32]
 800df7a:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 800df7c:	693b      	ldr	r3, [r7, #16]
 800df7e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
		*prange_config_timeout_us =
 800df82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df84:	601a      	str	r2, [r3, #0]
	break;
 800df86:	e017      	b.n	800dfb8 <VL53L1_get_preset_mode_timing_cfg+0x144>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800df88:	693b      	ldr	r3, [r7, #16]
 800df8a:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800df92:	693b      	ldr	r3, [r7, #16]
 800df94:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800df98:	683b      	ldr	r3, [r7, #0]
 800df9a:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800df9c:	693b      	ldr	r3, [r7, #16]
 800df9e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
		*pmm_config_timeout_us =
 800dfa2:	6a3b      	ldr	r3, [r7, #32]
 800dfa4:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 800dfa6:	693b      	ldr	r3, [r7, #16]
 800dfa8:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
		*prange_config_timeout_us =
 800dfac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfae:	601a      	str	r2, [r3, #0]
	break;
 800dfb0:	e002      	b.n	800dfb8 <VL53L1_get_preset_mode_timing_cfg+0x144>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 800dfb2:	23fc      	movs	r3, #252	; 0xfc
 800dfb4:	75fb      	strb	r3, [r7, #23]
		break;
 800dfb6:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800dfb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	371c      	adds	r7, #28
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc6:	4770      	bx	lr

0800dfc8 <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b092      	sub	sp, #72	; 0x48
 800dfcc:	af04      	add	r7, sp, #16
 800dfce:	60f8      	str	r0, [r7, #12]
 800dfd0:	607b      	str	r3, [r7, #4]
 800dfd2:	460b      	mov	r3, r1
 800dfd4:	72fb      	strb	r3, [r7, #11]
 800dfd6:	4613      	mov	r3, r2
 800dfd8:	813b      	strh	r3, [r7, #8]
	/**
	 * Initializes static and dynamic data structures for
	 * the provided preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dfda:	2300      	movs	r3, #0
 800dfdc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	VL53L1_LLDriverData_t *pdev =
 800dfe0:	68fb      	ldr	r3, [r7, #12]
 800dfe2:	633b      	str	r3, [r7, #48]	; 0x30
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800dfe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfe6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800dfea:	62fb      	str	r3, [r7, #44]	; 0x2c
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800dfec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfee:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800dff2:	62bb      	str	r3, [r7, #40]	; 0x28
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 800dff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dff6:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 800dffa:	627b      	str	r3, [r7, #36]	; 0x24
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 800dffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dffe:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800e002:	623b      	str	r3, [r7, #32]
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 800e004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e006:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800e00a:	61fb      	str	r3, [r7, #28]
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 800e00c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e00e:	33a4      	adds	r3, #164	; 0xa4
 800e010:	61bb      	str	r3, [r7, #24]
	VL53L1_low_power_auto_data_t  *plpadata      =
 800e012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e014:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800e018:	617b      	str	r3, [r7, #20]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 800e01a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e01c:	7afa      	ldrb	r2, [r7, #11]
 800e01e:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 800e020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e022:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e024:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 800e026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e028:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e02a:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800e02c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e02e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e030:	615a      	str	r2, [r3, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 800e032:	2103      	movs	r1, #3
 800e034:	68f8      	ldr	r0, [r7, #12]
 800e036:	f001 fd2a 	bl	800fa8e <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 800e03a:	7afb      	ldrb	r3, [r7, #11]
 800e03c:	3b01      	subs	r3, #1
 800e03e:	2b25      	cmp	r3, #37	; 0x25
 800e040:	f200 810c 	bhi.w	800e25c <VL53L1_set_preset_mode+0x294>
 800e044:	a201      	add	r2, pc, #4	; (adr r2, 800e04c <VL53L1_set_preset_mode+0x84>)
 800e046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e04a:	bf00      	nop
 800e04c:	0800e0e5 	.word	0x0800e0e5
 800e050:	0800e101 	.word	0x0800e101
 800e054:	0800e11d 	.word	0x0800e11d
 800e058:	0800e139 	.word	0x0800e139
 800e05c:	0800e155 	.word	0x0800e155
 800e060:	0800e171 	.word	0x0800e171
 800e064:	0800e18d 	.word	0x0800e18d
 800e068:	0800e1a9 	.word	0x0800e1a9
 800e06c:	0800e25d 	.word	0x0800e25d
 800e070:	0800e25d 	.word	0x0800e25d
 800e074:	0800e25d 	.word	0x0800e25d
 800e078:	0800e25d 	.word	0x0800e25d
 800e07c:	0800e25d 	.word	0x0800e25d
 800e080:	0800e25d 	.word	0x0800e25d
 800e084:	0800e25d 	.word	0x0800e25d
 800e088:	0800e25d 	.word	0x0800e25d
 800e08c:	0800e1c5 	.word	0x0800e1c5
 800e090:	0800e1e1 	.word	0x0800e1e1
 800e094:	0800e25d 	.word	0x0800e25d
 800e098:	0800e25d 	.word	0x0800e25d
 800e09c:	0800e25d 	.word	0x0800e25d
 800e0a0:	0800e25d 	.word	0x0800e25d
 800e0a4:	0800e25d 	.word	0x0800e25d
 800e0a8:	0800e25d 	.word	0x0800e25d
 800e0ac:	0800e25d 	.word	0x0800e25d
 800e0b0:	0800e25d 	.word	0x0800e25d
 800e0b4:	0800e25d 	.word	0x0800e25d
 800e0b8:	0800e25d 	.word	0x0800e25d
 800e0bc:	0800e25d 	.word	0x0800e25d
 800e0c0:	0800e25d 	.word	0x0800e25d
 800e0c4:	0800e25d 	.word	0x0800e25d
 800e0c8:	0800e25d 	.word	0x0800e25d
 800e0cc:	0800e25d 	.word	0x0800e25d
 800e0d0:	0800e25d 	.word	0x0800e25d
 800e0d4:	0800e25d 	.word	0x0800e25d
 800e0d8:	0800e1fd 	.word	0x0800e1fd
 800e0dc:	0800e21d 	.word	0x0800e21d
 800e0e0:	0800e23d 	.word	0x0800e23d

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 800e0e4:	69bb      	ldr	r3, [r7, #24]
 800e0e6:	9301      	str	r3, [sp, #4]
 800e0e8:	69fb      	ldr	r3, [r7, #28]
 800e0ea:	9300      	str	r3, [sp, #0]
 800e0ec:	6a3b      	ldr	r3, [r7, #32]
 800e0ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e0f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e0f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e0f4:	f001 f94d 	bl	800f392 <VL53L1_preset_mode_standard_ranging>
 800e0f8:	4603      	mov	r3, r0
 800e0fa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800e0fe:	e0b1      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_standard_ranging_short_range(
 800e100:	69bb      	ldr	r3, [r7, #24]
 800e102:	9301      	str	r3, [sp, #4]
 800e104:	69fb      	ldr	r3, [r7, #28]
 800e106:	9300      	str	r3, [sp, #0]
 800e108:	6a3b      	ldr	r3, [r7, #32]
 800e10a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e10c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e10e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e110:	f001 fa5d 	bl	800f5ce <VL53L1_preset_mode_standard_ranging_short_range>
 800e114:	4603      	mov	r3, r0
 800e116:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800e11a:	e0a3      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_standard_ranging_long_range(
 800e11c:	69bb      	ldr	r3, [r7, #24]
 800e11e:	9301      	str	r3, [sp, #4]
 800e120:	69fb      	ldr	r3, [r7, #28]
 800e122:	9300      	str	r3, [sp, #0]
 800e124:	6a3b      	ldr	r3, [r7, #32]
 800e126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e128:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e12a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e12c:	f001 fa90 	bl	800f650 <VL53L1_preset_mode_standard_ranging_long_range>
 800e130:	4603      	mov	r3, r0
 800e132:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800e136:	e095      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

#ifndef VL53L1_NOCALIB
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 800e138:	69bb      	ldr	r3, [r7, #24]
 800e13a:	9301      	str	r3, [sp, #4]
 800e13c:	69fb      	ldr	r3, [r7, #28]
 800e13e:	9300      	str	r3, [sp, #0]
 800e140:	6a3b      	ldr	r3, [r7, #32]
 800e142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e144:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e146:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e148:	f001 fac3 	bl	800f6d2 <VL53L1_preset_mode_standard_ranging_mm1_cal>
 800e14c:	4603      	mov	r3, r0
 800e14e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800e152:	e087      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 800e154:	69bb      	ldr	r3, [r7, #24]
 800e156:	9301      	str	r3, [sp, #4]
 800e158:	69fb      	ldr	r3, [r7, #28]
 800e15a:	9300      	str	r3, [sp, #0]
 800e15c:	6a3b      	ldr	r3, [r7, #32]
 800e15e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e160:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e162:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e164:	f001 fada 	bl	800f71c <VL53L1_preset_mode_standard_ranging_mm2_cal>
 800e168:	4603      	mov	r3, r0
 800e16a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800e16e:	e079      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>
#endif

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
		status = VL53L1_preset_mode_timed_ranging(
 800e170:	69bb      	ldr	r3, [r7, #24]
 800e172:	9301      	str	r3, [sp, #4]
 800e174:	69fb      	ldr	r3, [r7, #28]
 800e176:	9300      	str	r3, [sp, #0]
 800e178:	6a3b      	ldr	r3, [r7, #32]
 800e17a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e17c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e17e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e180:	f001 faf1 	bl	800f766 <VL53L1_preset_mode_timed_ranging>
 800e184:	4603      	mov	r3, r0
 800e186:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800e18a:	e06b      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_timed_ranging_short_range(
 800e18c:	69bb      	ldr	r3, [r7, #24]
 800e18e:	9301      	str	r3, [sp, #4]
 800e190:	69fb      	ldr	r3, [r7, #28]
 800e192:	9300      	str	r3, [sp, #0]
 800e194:	6a3b      	ldr	r3, [r7, #32]
 800e196:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e198:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e19a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e19c:	f001 fb1d 	bl	800f7da <VL53L1_preset_mode_timed_ranging_short_range>
 800e1a0:	4603      	mov	r3, r0
 800e1a2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800e1a6:	e05d      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_timed_ranging_long_range(
 800e1a8:	69bb      	ldr	r3, [r7, #24]
 800e1aa:	9301      	str	r3, [sp, #4]
 800e1ac:	69fb      	ldr	r3, [r7, #28]
 800e1ae:	9300      	str	r3, [sp, #0]
 800e1b0:	6a3b      	ldr	r3, [r7, #32]
 800e1b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e1b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e1b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e1b8:	f001 fb49 	bl	800f84e <VL53L1_preset_mode_timed_ranging_long_range>
 800e1bc:	4603      	mov	r3, r0
 800e1be:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800e1c2:	e04f      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_OLT:
		status = VL53L1_preset_mode_olt(
 800e1c4:	69bb      	ldr	r3, [r7, #24]
 800e1c6:	9301      	str	r3, [sp, #4]
 800e1c8:	69fb      	ldr	r3, [r7, #28]
 800e1ca:	9300      	str	r3, [sp, #0]
 800e1cc:	6a3b      	ldr	r3, [r7, #32]
 800e1ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e1d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e1d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e1d4:	f001 fc1d 	bl	800fa12 <VL53L1_preset_mode_olt>
 800e1d8:	4603      	mov	r3, r0
 800e1da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800e1de:	e041      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		status = VL53L1_preset_mode_singleshot_ranging(
 800e1e0:	69bb      	ldr	r3, [r7, #24]
 800e1e2:	9301      	str	r3, [sp, #4]
 800e1e4:	69fb      	ldr	r3, [r7, #28]
 800e1e6:	9300      	str	r3, [sp, #0]
 800e1e8:	6a3b      	ldr	r3, [r7, #32]
 800e1ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e1ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e1ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e1f0:	f001 fbd9 	bl	800f9a6 <VL53L1_preset_mode_singleshot_ranging>
 800e1f4:	4603      	mov	r3, r0
 800e1f6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800e1fa:	e033      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 800e1fc:	697b      	ldr	r3, [r7, #20]
 800e1fe:	9302      	str	r3, [sp, #8]
 800e200:	69bb      	ldr	r3, [r7, #24]
 800e202:	9301      	str	r3, [sp, #4]
 800e204:	69fb      	ldr	r3, [r7, #28]
 800e206:	9300      	str	r3, [sp, #0]
 800e208:	6a3b      	ldr	r3, [r7, #32]
 800e20a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e20c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e20e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e210:	f001 fb7d 	bl	800f90e <VL53L1_preset_mode_low_power_auto_short_ranging>
 800e214:	4603      	mov	r3, r0
 800e216:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800e21a:	e023      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
		status = VL53L1_preset_mode_low_power_auto_ranging(
 800e21c:	697b      	ldr	r3, [r7, #20]
 800e21e:	9302      	str	r3, [sp, #8]
 800e220:	69bb      	ldr	r3, [r7, #24]
 800e222:	9301      	str	r3, [sp, #4]
 800e224:	69fb      	ldr	r3, [r7, #28]
 800e226:	9300      	str	r3, [sp, #0]
 800e228:	6a3b      	ldr	r3, [r7, #32]
 800e22a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e22c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e22e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e230:	f001 fb47 	bl	800f8c2 <VL53L1_preset_mode_low_power_auto_ranging>
 800e234:	4603      	mov	r3, r0
 800e236:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800e23a:	e013      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 800e23c:	697b      	ldr	r3, [r7, #20]
 800e23e:	9302      	str	r3, [sp, #8]
 800e240:	69bb      	ldr	r3, [r7, #24]
 800e242:	9301      	str	r3, [sp, #4]
 800e244:	69fb      	ldr	r3, [r7, #28]
 800e246:	9300      	str	r3, [sp, #0]
 800e248:	6a3b      	ldr	r3, [r7, #32]
 800e24a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e24c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e24e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e250:	f001 fb83 	bl	800f95a <VL53L1_preset_mode_low_power_auto_long_ranging>
 800e254:	4603      	mov	r3, r0
 800e256:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800e25a:	e003      	b.n	800e264 <VL53L1_set_preset_mode+0x29c>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 800e25c:	23fc      	movs	r3, #252	; 0xfc
 800e25e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 800e262:	bf00      	nop

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 800e264:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d105      	bne.n	800e278 <VL53L1_set_preset_mode+0x2b0>

		pstatic->dss_config__target_total_rate_mcps =
 800e26c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e26e:	893a      	ldrh	r2, [r7, #8]
 800e270:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 800e272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e274:	893a      	ldrh	r2, [r7, #8]
 800e276:	831a      	strh	r2, [r3, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 800e278:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d108      	bne.n	800e292 <VL53L1_set_preset_mode+0x2ca>
		status =
			VL53L1_set_timeouts_us(
 800e280:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e282:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e284:	6879      	ldr	r1, [r7, #4]
 800e286:	68f8      	ldr	r0, [r7, #12]
 800e288:	f7ff fca0 	bl	800dbcc <VL53L1_set_timeouts_us>
 800e28c:	4603      	mov	r3, r0
 800e28e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 800e292:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800e296:	2b00      	cmp	r3, #0
 800e298:	d106      	bne.n	800e2a8 <VL53L1_set_preset_mode+0x2e0>
		status =
			VL53L1_set_inter_measurement_period_ms(
 800e29a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e29c:	68f8      	ldr	r0, [r7, #12]
 800e29e:	f7ff fc46 	bl	800db2e <VL53L1_set_inter_measurement_period_ms>
 800e2a2:	4603      	mov	r3, r0
 800e2a4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
 800e2a8:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	3738      	adds	r7, #56	; 0x38
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	bd80      	pop	{r7, pc}

0800e2b4 <VL53L1_get_lite_sigma_threshold>:
}

VL53L1_Error VL53L1_get_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_sigma)
{
 800e2b4:	b480      	push	{r7}
 800e2b6:	b085      	sub	sp, #20
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
 800e2bc:	6039      	str	r1, [r7, #0]
	 * Gets the Sigma Threshold value for Lite Mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e2be:	2300      	movs	r3, #0
 800e2c0:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_sigma =
			pdev->tim_cfg.range_config__sigma_thresh;
 800e2c6:	68bb      	ldr	r3, [r7, #8]
 800e2c8:	f8b3 21a6 	ldrh.w	r2, [r3, #422]	; 0x1a6
	*plite_sigma =
 800e2cc:	683b      	ldr	r3, [r7, #0]
 800e2ce:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800e2d0:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	3714      	adds	r7, #20
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2de:	4770      	bx	lr

0800e2e0 <VL53L1_set_lite_sigma_threshold>:

VL53L1_Error VL53L1_set_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           lite_sigma)
{
 800e2e0:	b480      	push	{r7}
 800e2e2:	b085      	sub	sp, #20
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
 800e2e8:	460b      	mov	r3, r1
 800e2ea:	807b      	strh	r3, [r7, #2]
	 * Sets the Sigma threshold value for Lite mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e2ec:	2300      	movs	r3, #0
 800e2ee:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 800e2f4:	68bb      	ldr	r3, [r7, #8]
 800e2f6:	887a      	ldrh	r2, [r7, #2]
 800e2f8:	f8a3 21a6 	strh.w	r2, [r3, #422]	; 0x1a6

	LOG_FUNCTION_END(status);

	return status;
 800e2fc:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800e300:	4618      	mov	r0, r3
 800e302:	3714      	adds	r7, #20
 800e304:	46bd      	mov	sp, r7
 800e306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30a:	4770      	bx	lr

0800e30c <VL53L1_get_lite_min_count_rate>:

VL53L1_Error VL53L1_get_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_mincountrate)
{
 800e30c:	b480      	push	{r7}
 800e30e:	b085      	sub	sp, #20
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
 800e314:	6039      	str	r1, [r7, #0]
	 * Gets the Min Count Rate value for Lite Mode
	 *
	 * (fixed point 9.7 Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e316:	2300      	movs	r3, #0
 800e318:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_mincountrate =
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 800e31e:	68bb      	ldr	r3, [r7, #8]
 800e320:	f8b3 21a8 	ldrh.w	r2, [r3, #424]	; 0x1a8
	*plite_mincountrate =
 800e324:	683b      	ldr	r3, [r7, #0]
 800e326:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800e328:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800e32c:	4618      	mov	r0, r3
 800e32e:	3714      	adds	r7, #20
 800e330:	46bd      	mov	sp, r7
 800e332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e336:	4770      	bx	lr

0800e338 <VL53L1_set_lite_min_count_rate>:

VL53L1_Error VL53L1_set_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                            lite_mincountrate)
{
 800e338:	b480      	push	{r7}
 800e33a:	b085      	sub	sp, #20
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
 800e340:	460b      	mov	r3, r1
 800e342:	807b      	strh	r3, [r7, #2]
	 * Sets the Min COunt Rate value for Lite mode
	 *
	 * (fixed point 19.7Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e344:	2300      	movs	r3, #0
 800e346:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 800e34c:	68bb      	ldr	r3, [r7, #8]
 800e34e:	887a      	ldrh	r2, [r7, #2]
 800e350:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
 800e354:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800e358:	4618      	mov	r0, r3
 800e35a:	3714      	adds	r7, #20
 800e35c:	46bd      	mov	sp, r7
 800e35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e362:	4770      	bx	lr

0800e364 <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 800e364:	b480      	push	{r7}
 800e366:	b085      	sub	sp, #20
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
 800e36c:	460b      	mov	r3, r1
 800e36e:	70fb      	strb	r3, [r7, #3]
	 * - ensure that any change here is followed by a
	 * init_and_start_range with full i2c packet
	 * configuration.
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800e370:	2300      	movs	r3, #0
 800e372:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800e378:	68bb      	ldr	r3, [r7, #8]
 800e37a:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800e37e:	f003 0303 	and.w	r3, r3, #3
 800e382:	b2da      	uxtb	r2, r3
 800e384:	78fb      	ldrb	r3, [r7, #3]
 800e386:	009b      	lsls	r3, r3, #2
 800e388:	b2db      	uxtb	r3, r3
 800e38a:	4413      	add	r3, r2
 800e38c:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800e38e:	68bb      	ldr	r3, [r7, #8]
 800e390:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
			(vhv_loopbound * 4);

	LOG_FUNCTION_END(status);

	return status;
 800e394:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800e398:	4618      	mov	r0, r3
 800e39a:	3714      	adds	r7, #20
 800e39c:	46bd      	mov	sp, r7
 800e39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a2:	4770      	bx	lr

0800e3a4 <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 800e3a4:	b580      	push	{r7, lr}
 800e3a6:	b0d0      	sub	sp, #320	; 0x140
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	1d3b      	adds	r3, r7, #4
 800e3ac:	6018      	str	r0, [r3, #0]
 800e3ae:	4608      	mov	r0, r1
 800e3b0:	4611      	mov	r1, r2
 800e3b2:	1cfb      	adds	r3, r7, #3
 800e3b4:	4602      	mov	r2, r0
 800e3b6:	701a      	strb	r2, [r3, #0]
 800e3b8:	1cbb      	adds	r3, r7, #2
 800e3ba:	460a      	mov	r2, r1
 800e3bc:	701a      	strb	r2, [r3, #0]
	 * system_control is always sent as the last byte of this
	 * register group (mode_start) either triggers the range
	 * or enables the next range
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800e3be:	2300      	movs	r3, #0
 800e3c0:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e3c4:	1d3b      	adds	r3, r7, #4
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 800e3cc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e3d0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800e3d4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 800e3d8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e3dc:	3342      	adds	r3, #66	; 0x42
 800e3de:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800e3e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e3e6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800e3ea:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800e3ee:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e3f2:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800e3f6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 800e3fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e3fe:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 800e402:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 800e406:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e40a:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800e40e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 800e412:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e416:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800e41a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

	VL53L1_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 800e41e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e422:	332c      	adds	r3, #44	; 0x2c
 800e424:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 800e428:	f107 030c 	add.w	r3, r7, #12
 800e42c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	uint16_t i                          = 0;
 800e430:	2300      	movs	r3, #0
 800e432:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
	uint16_t i2c_index                  = 0;
 800e436:	2300      	movs	r3, #0
 800e438:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
	uint16_t i2c_buffer_offset_bytes    = 0;
 800e43c:	2300      	movs	r3, #0
 800e43e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 800e442:	2300      	movs	r3, #0
 800e444:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 800e448:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e44c:	1cfa      	adds	r2, r7, #3
 800e44e:	7812      	ldrb	r2, [r2, #0]
 800e450:	709a      	strb	r2, [r3, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 800e452:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e456:	791b      	ldrb	r3, [r3, #4]
 800e458:	b25b      	sxtb	r3, r3
 800e45a:	f003 030f 	and.w	r3, r3, #15
 800e45e:	b25a      	sxtb	r2, r3
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 800e460:	1cfb      	adds	r3, r7, #3
 800e462:	f993 3000 	ldrsb.w	r3, [r3]
 800e466:	4313      	orrs	r3, r2
 800e468:	b25b      	sxtb	r3, r3
 800e46a:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 800e46c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e470:	711a      	strb	r2, [r3, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 800e472:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e476:	f8b3 2142 	ldrh.w	r2, [r3, #322]	; 0x142
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 800e47a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e47e:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 800e482:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e486:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800e48a:	2bff      	cmp	r3, #255	; 0xff
 800e48c:	d104      	bne.n	800e498 <VL53L1_init_and_start_range+0xf4>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 800e48e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e492:	2200      	movs	r2, #0
 800e494:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800e498:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e49c:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800e4a0:	2b01      	cmp	r3, #1
 800e4a2:	d133      	bne.n	800e50c <VL53L1_init_and_start_range+0x168>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800e4a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e4a8:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d12d      	bne.n	800e50c <VL53L1_init_and_start_range+0x168>
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 800e4b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e4b4:	f893 2186 	ldrb.w	r2, [r3, #390]	; 0x186
		pdev->low_power_auto_data.saved_interrupt_config =
 800e4b8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e4bc:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 800e4c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e4c4:	2220      	movs	r2, #32
 800e4c6:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 800e4ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e4ce:	f893 31c5 	ldrb.w	r3, [r3, #453]	; 0x1c5
 800e4d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d10c      	bne.n	800e4f4 <VL53L1_init_and_start_range+0x150>
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 800e4da:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e4de:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 800e4e2:	b29b      	uxth	r3, r3
 800e4e4:	009b      	lsls	r3, r3, #2
 800e4e6:	b29b      	uxth	r3, r3
 800e4e8:	b21a      	sxth	r2, r3
			pdev->customer.algo__part_to_part_range_offset_mm =
 800e4ea:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e4ee:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 800e4f2:	e004      	b.n	800e4fe <VL53L1_init_and_start_range+0x15a>
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 800e4f4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
		}

		/* make sure config gets written out */
		if (device_config_level <
 800e4fe:	1cbb      	adds	r3, r7, #2
 800e500:	781b      	ldrb	r3, [r3, #0]
 800e502:	2b04      	cmp	r3, #4
 800e504:	d802      	bhi.n	800e50c <VL53L1_init_and_start_range+0x168>
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 800e506:	1cbb      	adds	r3, r7, #2
 800e508:	2205      	movs	r2, #5
 800e50a:	701a      	strb	r2, [r3, #0]
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800e50c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e510:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800e514:	2b01      	cmp	r3, #1
 800e516:	d110      	bne.n	800e53a <VL53L1_init_and_start_range+0x196>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 800e518:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e51c:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800e520:	2b01      	cmp	r3, #1
 800e522:	d10a      	bne.n	800e53a <VL53L1_init_and_start_range+0x196>
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 800e524:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e528:	f893 22e7 	ldrb.w	r2, [r3, #743]	; 0x2e7
		pdev->gen_cfg.system__interrupt_config_gpio =
 800e52c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800e530:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 800e534:	1cbb      	adds	r3, r7, #2
 800e536:	2206      	movs	r2, #6
 800e538:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 800e53a:	1cbb      	adds	r3, r7, #2
 800e53c:	781b      	ldrb	r3, [r3, #0]
 800e53e:	3b01      	subs	r3, #1
 800e540:	2b05      	cmp	r3, #5
 800e542:	d827      	bhi.n	800e594 <VL53L1_init_and_start_range+0x1f0>
 800e544:	a201      	add	r2, pc, #4	; (adr r2, 800e54c <VL53L1_init_and_start_range+0x1a8>)
 800e546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e54a:	bf00      	nop
 800e54c:	0800e58d 	.word	0x0800e58d
 800e550:	0800e585 	.word	0x0800e585
 800e554:	0800e57d 	.word	0x0800e57d
 800e558:	0800e575 	.word	0x0800e575
 800e55c:	0800e56d 	.word	0x0800e56d
 800e560:	0800e565 	.word	0x0800e565
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 800e564:	2301      	movs	r3, #1
 800e566:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800e56a:	e017      	b.n	800e59c <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 800e56c:	230d      	movs	r3, #13
 800e56e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800e572:	e013      	b.n	800e59c <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 800e574:	2324      	movs	r3, #36	; 0x24
 800e576:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800e57a:	e00f      	b.n	800e59c <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 800e57c:	2344      	movs	r3, #68	; 0x44
 800e57e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800e582:	e00b      	b.n	800e59c <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 800e584:	235a      	movs	r3, #90	; 0x5a
 800e586:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800e58a:	e007      	b.n	800e59c <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 800e58c:	2371      	movs	r3, #113	; 0x71
 800e58e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800e592:	e003      	b.n	800e59c <VL53L1_init_and_start_range+0x1f8>
	default:
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 800e594:	2383      	movs	r3, #131	; 0x83
 800e596:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800e59a:	bf00      	nop
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 800e59c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800e5a0:	f1c3 0388 	rsb	r3, r3, #136	; 0x88
 800e5a4:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
			 VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
 800e5a8:	f107 030c 	add.w	r3, r7, #12
 800e5ac:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800e5b6:	e00b      	b.n	800e5d0 <VL53L1_init_and_start_range+0x22c>
		*pbuffer++ = 0;
 800e5b8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800e5bc:	1c5a      	adds	r2, r3, #1
 800e5be:	f8c7 2138 	str.w	r2, [r7, #312]	; 0x138
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	701a      	strb	r2, [r3, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800e5c6:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 800e5ca:	3301      	adds	r3, #1
 800e5cc:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800e5d0:	f8b7 2136 	ldrh.w	r2, [r7, #310]	; 0x136
 800e5d4:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800e5d8:	429a      	cmp	r2, r3
 800e5da:	d3ed      	bcc.n	800e5b8 <VL53L1_init_and_start_range+0x214>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 800e5dc:	1cbb      	adds	r3, r7, #2
 800e5de:	781b      	ldrb	r3, [r3, #0]
 800e5e0:	2b05      	cmp	r3, #5
 800e5e2:	d917      	bls.n	800e614 <VL53L1_init_and_start_range+0x270>
 800e5e4:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d113      	bne.n	800e614 <VL53L1_init_and_start_range+0x270>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800e5ec:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800e5f0:	f1c3 0301 	rsb	r3, r3, #1
 800e5f4:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800e5f8:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_nvm_managed(
 800e5fc:	f107 020c 	add.w	r2, r7, #12
 800e600:	4413      	add	r3, r2
 800e602:	461a      	mov	r2, r3
 800e604:	210b      	movs	r1, #11
 800e606:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800e60a:	f002 f8a7 	bl	801075c <VL53L1_i2c_encode_static_nvm_managed>
 800e60e:	4603      	mov	r3, r0
 800e610:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 800e614:	1cbb      	adds	r3, r7, #2
 800e616:	781b      	ldrb	r3, [r3, #0]
 800e618:	2b04      	cmp	r3, #4
 800e61a:	d917      	bls.n	800e64c <VL53L1_init_and_start_range+0x2a8>
 800e61c:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800e620:	2b00      	cmp	r3, #0
 800e622:	d113      	bne.n	800e64c <VL53L1_init_and_start_range+0x2a8>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800e624:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800e628:	f1c3 030d 	rsb	r3, r3, #13
 800e62c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800e630:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_customer_nvm_managed(
 800e634:	f107 020c 	add.w	r2, r7, #12
 800e638:	4413      	add	r3, r2
 800e63a:	461a      	mov	r2, r3
 800e63c:	2117      	movs	r1, #23
 800e63e:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800e642:	f002 f967 	bl	8010914 <VL53L1_i2c_encode_customer_nvm_managed>
 800e646:	4603      	mov	r3, r0
 800e648:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 800e64c:	1cbb      	adds	r3, r7, #2
 800e64e:	781b      	ldrb	r3, [r3, #0]
 800e650:	2b03      	cmp	r3, #3
 800e652:	d917      	bls.n	800e684 <VL53L1_init_and_start_range+0x2e0>
 800e654:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d113      	bne.n	800e684 <VL53L1_init_and_start_range+0x2e0>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800e65c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800e660:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
 800e664:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_config(
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800e668:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_config(
 800e66c:	f107 020c 	add.w	r2, r7, #12
 800e670:	4413      	add	r3, r2
 800e672:	461a      	mov	r2, r3
 800e674:	2120      	movs	r1, #32
 800e676:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800e67a:	f002 fa89 	bl	8010b90 <VL53L1_i2c_encode_static_config>
 800e67e:	4603      	mov	r3, r0
 800e680:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 800e684:	1cbb      	adds	r3, r7, #2
 800e686:	781b      	ldrb	r3, [r3, #0]
 800e688:	2b02      	cmp	r3, #2
 800e68a:	d917      	bls.n	800e6bc <VL53L1_init_and_start_range+0x318>
 800e68c:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800e690:	2b00      	cmp	r3, #0
 800e692:	d113      	bne.n	800e6bc <VL53L1_init_and_start_range+0x318>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800e694:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800e698:	f1c3 0344 	rsb	r3, r3, #68	; 0x44
 800e69c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_general_config(
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800e6a0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_general_config(
 800e6a4:	f107 020c 	add.w	r2, r7, #12
 800e6a8:	4413      	add	r3, r2
 800e6aa:	461a      	mov	r2, r3
 800e6ac:	2116      	movs	r1, #22
 800e6ae:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 800e6b2:	f002 fb50 	bl	8010d56 <VL53L1_i2c_encode_general_config>
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 800e6bc:	1cbb      	adds	r3, r7, #2
 800e6be:	781b      	ldrb	r3, [r3, #0]
 800e6c0:	2b01      	cmp	r3, #1
 800e6c2:	d917      	bls.n	800e6f4 <VL53L1_init_and_start_range+0x350>
 800e6c4:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d113      	bne.n	800e6f4 <VL53L1_init_and_start_range+0x350>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800e6cc:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800e6d0:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 800e6d4:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_timing_config(
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800e6d8:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_timing_config(
 800e6dc:	f107 020c 	add.w	r2, r7, #12
 800e6e0:	4413      	add	r3, r2
 800e6e2:	461a      	mov	r2, r3
 800e6e4:	2117      	movs	r1, #23
 800e6e6:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800e6ea:	f002 fbb8 	bl	8010e5e <VL53L1_i2c_encode_timing_config>
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 800e6f4:	1cbb      	adds	r3, r7, #2
 800e6f6:	781b      	ldrb	r3, [r3, #0]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d036      	beq.n	800e76a <VL53L1_init_and_start_range+0x3c6>
 800e6fc:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800e700:	2b00      	cmp	r3, #0
 800e702:	d132      	bne.n	800e76a <VL53L1_init_and_start_range+0x3c6>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800e704:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800e708:	f1c3 0371 	rsb	r3, r3, #113	; 0x71
 800e70c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 800e710:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e714:	791b      	ldrb	r3, [r3, #4]
 800e716:	f003 0320 	and.w	r3, r3, #32
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d017      	beq.n	800e74e <VL53L1_init_and_start_range+0x3aa>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 800e71e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800e722:	789b      	ldrb	r3, [r3, #2]
 800e724:	f043 0301 	orr.w	r3, r3, #1
 800e728:	b2da      	uxtb	r2, r3
 800e72a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e72e:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 800e730:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800e734:	789b      	ldrb	r3, [r3, #2]
 800e736:	f043 0301 	orr.w	r3, r3, #1
 800e73a:	b2da      	uxtb	r2, r3
 800e73c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e740:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 800e742:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800e746:	789a      	ldrb	r2, [r3, #2]
 800e748:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e74c:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800e74e:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_dynamic_config(
 800e752:	f107 020c 	add.w	r2, r7, #12
 800e756:	4413      	add	r3, r2
 800e758:	461a      	mov	r2, r3
 800e75a:	2112      	movs	r1, #18
 800e75c:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 800e760:	f002 fbff 	bl	8010f62 <VL53L1_i2c_encode_dynamic_config>
 800e764:	4603      	mov	r3, r0
 800e766:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (status == VL53L1_ERROR_NONE) {
 800e76a:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d113      	bne.n	800e79a <VL53L1_init_and_start_range+0x3f6>

		i2c_buffer_offset_bytes = \
 800e772:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800e776:	f1c3 0383 	rsb	r3, r3, #131	; 0x83
 800e77a:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_system_control(
				psystem,
				VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800e77e:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_system_control(
 800e782:	f107 020c 	add.w	r2, r7, #12
 800e786:	4413      	add	r3, r2
 800e788:	461a      	mov	r2, r3
 800e78a:	2105      	movs	r1, #5
 800e78c:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 800e790:	f002 fc6c 	bl	801106c <VL53L1_i2c_encode_system_control>
 800e794:	4603      	mov	r3, r0
 800e796:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/* Send I2C Buffer */

	if (status == VL53L1_ERROR_NONE) {
 800e79a:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d10c      	bne.n	800e7bc <VL53L1_init_and_start_range+0x418>
		status =
			VL53L1_WriteMulti(
 800e7a2:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800e7a6:	f107 020c 	add.w	r2, r7, #12
 800e7aa:	f8b7 1134 	ldrh.w	r1, [r7, #308]	; 0x134
 800e7ae:	1d38      	adds	r0, r7, #4
 800e7b0:	6800      	ldr	r0, [r0, #0]
 800e7b2:	f003 f94b 	bl	8011a4c <VL53L1_WriteMulti>
 800e7b6:	4603      	mov	r3, r0
 800e7b8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/*
	 * Update LL Driver State
	 */
	if (status == VL53L1_ERROR_NONE)
 800e7bc:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d106      	bne.n	800e7d2 <VL53L1_init_and_start_range+0x42e>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 800e7c4:	1d3b      	adds	r3, r7, #4
 800e7c6:	6818      	ldr	r0, [r3, #0]
 800e7c8:	f001 f98a 	bl	800fae0 <VL53L1_update_ll_driver_rd_state>
 800e7cc:	4603      	mov	r3, r0
 800e7ce:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	if (status == VL53L1_ERROR_NONE)
 800e7d2:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d106      	bne.n	800e7e8 <VL53L1_init_and_start_range+0x444>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 800e7da:	1d3b      	adds	r3, r7, #4
 800e7dc:	6818      	ldr	r0, [r3, #0]
 800e7de:	f001 fa52 	bl	800fc86 <VL53L1_update_ll_driver_cfg_state>
 800e7e2:	4603      	mov	r3, r0
 800e7e4:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	LOG_FUNCTION_END(status);

	return status;
 800e7e8:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
}
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}
 800e7f6:	bf00      	nop

0800e7f8 <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	b0c8      	sub	sp, #288	; 0x120
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	1d3b      	adds	r3, r7, #4
 800e800:	6018      	str	r0, [r3, #0]
 800e802:	460a      	mov	r2, r1
 800e804:	1cfb      	adds	r3, r7, #3
 800e806:	701a      	strb	r2, [r3, #0]
	/*
	 * Read via a single I2C multiple byte transaction all
	 * of the requested device measurement data results
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800e808:	2300      	movs	r3, #0
 800e80a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e80e:	1d3b      	adds	r3, r7, #4
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_system_results_t   *psystem_results = &(pdev->sys_results);
 800e816:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e81a:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800e81e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	VL53L1_core_results_t     *pcore_results   = &(pdev->core_results);
 800e822:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e826:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800e82a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	VL53L1_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 800e82e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e832:	f503 732b 	add.w	r3, r3, #684	; 0x2ac
 800e836:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	uint16_t i2c_index               = VL53L1_SYSTEM_RESULTS_I2C_INDEX;
 800e83a:	2388      	movs	r3, #136	; 0x88
 800e83c:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 800e840:	2300      	movs	r3, #0
 800e842:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 800e846:	2300      	movs	r3, #0
 800e848:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 800e84c:	1cfb      	adds	r3, r7, #3
 800e84e:	781b      	ldrb	r3, [r3, #0]
 800e850:	2b01      	cmp	r3, #1
 800e852:	d008      	beq.n	800e866 <VL53L1_get_measurement_results+0x6e>
 800e854:	2b02      	cmp	r3, #2
 800e856:	d10d      	bne.n	800e874 <VL53L1_get_measurement_results+0x7c>
	case VL53L1_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 800e858:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800e85c:	f5c3 7387 	rsb	r3, r3, #270	; 0x10e
 800e860:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_DEBUG_RESULTS_I2C_INDEX +
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800e864:	e00a      	b.n	800e87c <VL53L1_get_measurement_results+0x84>
	case VL53L1_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 800e866:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800e86a:	f1c3 03d5 	rsb	r3, r3, #213	; 0xd5
 800e86e:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_CORE_RESULTS_I2C_INDEX +
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800e872:	e003      	b.n	800e87c <VL53L1_get_measurement_results+0x84>
	default:
		i2c_buffer_size_bytes =
 800e874:	232c      	movs	r3, #44	; 0x2c
 800e876:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 800e87a:	bf00      	nop
	}

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800e87c:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800e880:	2b00      	cmp	r3, #0
 800e882:	d10c      	bne.n	800e89e <VL53L1_get_measurement_results+0xa6>
		status =
			VL53L1_ReadMulti(
 800e884:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 800e888:	f107 0208 	add.w	r2, r7, #8
 800e88c:	f8b7 110a 	ldrh.w	r1, [r7, #266]	; 0x10a
 800e890:	1d38      	adds	r0, r7, #4
 800e892:	6800      	ldr	r0, [r0, #0]
 800e894:	f003 f910 	bl	8011ab8 <VL53L1_ReadMulti>
 800e898:	4603      	mov	r3, r0
 800e89a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 800e89e:	1cfb      	adds	r3, r7, #3
 800e8a0:	781b      	ldrb	r3, [r3, #0]
 800e8a2:	2b01      	cmp	r3, #1
 800e8a4:	d917      	bls.n	800e8d6 <VL53L1_get_measurement_results+0xde>
 800e8a6:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d113      	bne.n	800e8d6 <VL53L1_get_measurement_results+0xde>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800e8ae:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800e8b2:	f1c3 03d6 	rsb	r3, r3, #214	; 0xd6
 800e8b6:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_debug_results(
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800e8ba:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_debug_results(
 800e8be:	f107 0208 	add.w	r2, r7, #8
 800e8c2:	4413      	add	r3, r2
 800e8c4:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800e8c8:	4619      	mov	r1, r3
 800e8ca:	2038      	movs	r0, #56	; 0x38
 800e8cc:	f002 fd60 	bl	8011390 <VL53L1_i2c_decode_debug_results>
 800e8d0:	4603      	mov	r3, r0
 800e8d2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 800e8d6:	1cfb      	adds	r3, r7, #3
 800e8d8:	781b      	ldrb	r3, [r3, #0]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d017      	beq.n	800e90e <VL53L1_get_measurement_results+0x116>
 800e8de:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d113      	bne.n	800e90e <VL53L1_get_measurement_results+0x116>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800e8e6:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800e8ea:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 800e8ee:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_core_results(
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800e8f2:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_core_results(
 800e8f6:	f107 0208 	add.w	r2, r7, #8
 800e8fa:	4413      	add	r3, r2
 800e8fc:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800e900:	4619      	mov	r1, r3
 800e902:	2021      	movs	r0, #33	; 0x21
 800e904:	f002 fce3 	bl	80112ce <VL53L1_i2c_decode_core_results>
 800e908:	4603      	mov	r3, r0
 800e90a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 800e90e:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800e912:	2b00      	cmp	r3, #0
 800e914:	d110      	bne.n	800e938 <VL53L1_get_measurement_results+0x140>

		i2c_buffer_offset_bytes = 0;
 800e916:	2300      	movs	r3, #0
 800e918:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
		status =
			VL53L1_i2c_decode_system_results(
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800e91c:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_system_results(
 800e920:	f107 0208 	add.w	r2, r7, #8
 800e924:	4413      	add	r3, r2
 800e926:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800e92a:	4619      	mov	r1, r3
 800e92c:	202c      	movs	r0, #44	; 0x2c
 800e92e:	f002 fbd8 	bl	80110e2 <VL53L1_i2c_decode_system_results>
 800e932:	4603      	mov	r3, r0
 800e934:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 800e938:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
}
 800e93c:	4618      	mov	r0, r3
 800e93e:	f507 7790 	add.w	r7, r7, #288	; 0x120
 800e942:	46bd      	mov	sp, r7
 800e944:	bd80      	pop	{r7, pc}

0800e946 <VL53L1_get_device_results>:

VL53L1_Error VL53L1_get_device_results(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceResultsLevel     device_results_level,
	VL53L1_range_results_t       *prange_results)
{
 800e946:	b580      	push	{r7, lr}
 800e948:	b088      	sub	sp, #32
 800e94a:	af00      	add	r7, sp, #0
 800e94c:	60f8      	str	r0, [r7, #12]
 800e94e:	460b      	mov	r3, r1
 800e950:	607a      	str	r2, [r7, #4]
 800e952:	72fb      	strb	r3, [r7, #11]
	 *  VL53L1_copy_sys_and_core_results_to_range_results()
	 *
	 *  The input measurement mode controls what happens next ...
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800e954:	2300      	movs	r3, #0
 800e956:	77fb      	strb	r3, [r7, #31]

	VL53L1_LLDriverData_t *pdev =
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_LLDriverResults_t *pres =
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	f503 733d 	add.w	r3, r3, #756	; 0x2f4
 800e962:	617b      	str	r3, [r7, #20]
			VL53L1DevStructGetLLResultsHandle(Dev);

	VL53L1_range_results_t   *presults = &(pres->range_results);
 800e964:	697b      	ldr	r3, [r7, #20]
 800e966:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	/* Get device results */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800e968:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d106      	bne.n	800e97e <VL53L1_get_device_results+0x38>
		status = VL53L1_get_measurement_results(
 800e970:	7afb      	ldrb	r3, [r7, #11]
 800e972:	4619      	mov	r1, r3
 800e974:	68f8      	ldr	r0, [r7, #12]
 800e976:	f7ff ff3f 	bl	800e7f8 <VL53L1_get_measurement_results>
 800e97a:	4603      	mov	r3, r0
 800e97c:	77fb      	strb	r3, [r7, #31]
						Dev,
						device_results_level);

	if (status == VL53L1_ERROR_NONE)
 800e97e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e982:	2b00      	cmp	r3, #0
 800e984:	d10c      	bne.n	800e9a0 <VL53L1_get_device_results+0x5a>
		VL53L1_copy_sys_and_core_results_to_range_results(
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 800e986:	69bb      	ldr	r3, [r7, #24]
 800e988:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
		VL53L1_copy_sys_and_core_results_to_range_results(
 800e98c:	4618      	mov	r0, r3
 800e98e:	69bb      	ldr	r3, [r7, #24]
 800e990:	f503 71e7 	add.w	r1, r3, #462	; 0x1ce
 800e994:	69bb      	ldr	r3, [r7, #24]
 800e996:	f503 7222 	add.w	r2, r3, #648	; 0x288
 800e99a:	693b      	ldr	r3, [r7, #16]
 800e99c:	f000 f85e 	bl	800ea5c <VL53L1_copy_sys_and_core_results_to_range_results>
				&(pdev->core_results),
				presults);

	/* Start Patch_LowPowerAutoMode */
	/* process results from first range of low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 800e9a0:	69bb      	ldr	r3, [r7, #24]
 800e9a2:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800e9a6:	2b01      	cmp	r3, #1
 800e9a8:	d11f      	bne.n	800e9ea <VL53L1_get_device_results+0xa4>
		/* change to manual calibrations. Only needed on the
		 * first range out  */
		if ((status == VL53L1_ERROR_NONE) &&
 800e9aa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d10e      	bne.n	800e9d0 <VL53L1_get_device_results+0x8a>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800e9b2:	69bb      	ldr	r3, [r7, #24]
 800e9b4:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		if ((status == VL53L1_ERROR_NONE) &&
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d109      	bne.n	800e9d0 <VL53L1_get_device_results+0x8a>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 800e9bc:	68f8      	ldr	r0, [r7, #12]
 800e9be:	f001 fe32 	bl	8010626 <VL53L1_low_power_auto_setup_manual_calibration>
 800e9c2:	4603      	mov	r3, r0
 800e9c4:	77fb      	strb	r3, [r7, #31]
					Dev);
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 800e9c6:	69bb      	ldr	r3, [r7, #24]
 800e9c8:	2201      	movs	r2, #1
 800e9ca:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 800e9ce:	e00c      	b.n	800e9ea <VL53L1_get_device_results+0xa4>
		} else if ((status == VL53L1_ERROR_NONE) &&
 800e9d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d108      	bne.n	800e9ea <VL53L1_get_device_results+0xa4>
			(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 800e9d8:	69bb      	ldr	r3, [r7, #24]
 800e9da:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		} else if ((status == VL53L1_ERROR_NONE) &&
 800e9de:	2b01      	cmp	r3, #1
 800e9e0:	d103      	bne.n	800e9ea <VL53L1_get_device_results+0xa4>
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 800e9e2:	69bb      	ldr	r3, [r7, #24]
 800e9e4:	2202      	movs	r2, #2
 800e9e6:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}
	/* End Patch_LowPowerAutoMode */

	/* copy current state into results */

	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 800e9ea:	69bb      	ldr	r3, [r7, #24]
 800e9ec:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800e9f0:	693b      	ldr	r3, [r7, #16]
 800e9f2:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 800e9f4:	69bb      	ldr	r3, [r7, #24]
 800e9f6:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800e9fa:	693b      	ldr	r3, [r7, #16]
 800e9fc:	705a      	strb	r2, [r3, #1]

	/* copy internal structure to supplied output pointer */

	memcpy(
 800e9fe:	2284      	movs	r2, #132	; 0x84
 800ea00:	6939      	ldr	r1, [r7, #16]
 800ea02:	6878      	ldr	r0, [r7, #4]
 800ea04:	f003 fbd8 	bl	80121b8 <memcpy>
	/*
	 * Check LL driver and Device are in Sync
	 * If not an error is raised
	 */

	if (status == VL53L1_ERROR_NONE)
 800ea08:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d104      	bne.n	800ea1a <VL53L1_get_device_results+0xd4>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 800ea10:	68f8      	ldr	r0, [r7, #12]
 800ea12:	f001 f8ed 	bl	800fbf0 <VL53L1_check_ll_driver_rd_state>
 800ea16:	4603      	mov	r3, r0
 800ea18:	77fb      	strb	r3, [r7, #31]
			VL53L1_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800ea1a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	3720      	adds	r7, #32
 800ea22:	46bd      	mov	sp, r7
 800ea24:	bd80      	pop	{r7, pc}

0800ea26 <VL53L1_clear_interrupt_and_enable_next_range>:


VL53L1_Error VL53L1_clear_interrupt_and_enable_next_range(
	VL53L1_DEV        Dev,
	uint8_t           measurement_mode)
{
 800ea26:	b580      	push	{r7, lr}
 800ea28:	b084      	sub	sp, #16
 800ea2a:	af00      	add	r7, sp, #0
 800ea2c:	6078      	str	r0, [r7, #4]
 800ea2e:	460b      	mov	r3, r1
 800ea30:	70fb      	strb	r3, [r7, #3]
	/*
	 * Enable next range by sending handshake which
	 * clears the interrupt
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ea32:	2300      	movs	r3, #0
 800ea34:	73fb      	strb	r3, [r7, #15]
	/* Dynamic GPH Management     */
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800ea36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d107      	bne.n	800ea4e <VL53L1_clear_interrupt_and_enable_next_range+0x28>
		status = VL53L1_init_and_start_range(
 800ea3e:	78fb      	ldrb	r3, [r7, #3]
 800ea40:	2203      	movs	r2, #3
 800ea42:	4619      	mov	r1, r3
 800ea44:	6878      	ldr	r0, [r7, #4]
 800ea46:	f7ff fcad 	bl	800e3a4 <VL53L1_init_and_start_range>
 800ea4a:	4603      	mov	r3, r0
 800ea4c:	73fb      	strb	r3, [r7, #15]
					measurement_mode,
					VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 800ea4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ea52:	4618      	mov	r0, r3
 800ea54:	3710      	adds	r7, #16
 800ea56:	46bd      	mov	sp, r7
 800ea58:	bd80      	pop	{r7, pc}
	...

0800ea5c <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 800ea5c:	b480      	push	{r7}
 800ea5e:	b089      	sub	sp, #36	; 0x24
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	60f8      	str	r0, [r7, #12]
 800ea64:	60b9      	str	r1, [r7, #8]
 800ea66:	607a      	str	r2, [r7, #4]
 800ea68:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	77fb      	strb	r3, [r7, #31]

	VL53L1_range_data_t *pdata;
	int32_t range_mm = 0;
 800ea6e:	2300      	movs	r3, #0
 800ea70:	613b      	str	r3, [r7, #16]
	uint32_t tmpu32 = 0;
 800ea72:	2300      	movs	r3, #0
 800ea74:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 800ea76:	68bb      	ldr	r3, [r7, #8]
 800ea78:	78da      	ldrb	r2, [r3, #3]
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	709a      	strb	r2, [r3, #2]

	pdata = &(presults->data[0]);
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	3304      	adds	r3, #4
 800ea82:	61bb      	str	r3, [r7, #24]

	for (i = 0 ; i < 2 ; i++) {
 800ea84:	2300      	movs	r3, #0
 800ea86:	77fb      	strb	r3, [r7, #31]
 800ea88:	e0d0      	b.n	800ec2c <VL53L1_copy_sys_and_core_results_to_range_results+0x1d0>

		pdata->range_id     = i;
 800ea8a:	69bb      	ldr	r3, [r7, #24]
 800ea8c:	7ffa      	ldrb	r2, [r7, #31]
 800ea8e:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 800ea90:	69bb      	ldr	r3, [r7, #24]
 800ea92:	2200      	movs	r2, #0
 800ea94:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 800ea96:	68bb      	ldr	r3, [r7, #8]
 800ea98:	78db      	ldrb	r3, [r3, #3]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d10a      	bne.n	800eab4 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
 800ea9e:	68bb      	ldr	r3, [r7, #8]
 800eaa0:	785b      	ldrb	r3, [r3, #1]
 800eaa2:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 800eaa6:	2b09      	cmp	r3, #9
 800eaa8:	d104      	bne.n	800eab4 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 800eaaa:	69bb      	ldr	r3, [r7, #24]
 800eaac:	2213      	movs	r2, #19
 800eaae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800eab2:	e007      	b.n	800eac4 <VL53L1_copy_sys_and_core_results_to_range_results+0x68>
		} else {
			pdata->range_status =
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	785b      	ldrb	r3, [r3, #1]
 800eab8:	f003 031f 	and.w	r3, r3, #31
 800eabc:	b2da      	uxtb	r2, r3
			pdata->range_status =
 800eabe:	69bb      	ldr	r3, [r7, #24]
 800eac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		}

		switch (i) {
 800eac4:	7ffb      	ldrb	r3, [r7, #31]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d002      	beq.n	800ead0 <VL53L1_copy_sys_and_core_results_to_range_results+0x74>
 800eaca:	2b01      	cmp	r3, #1
 800eacc:	d05d      	beq.n	800eb8a <VL53L1_copy_sys_and_core_results_to_range_results+0x12e>
 800eace:	e0a7      	b.n	800ec20 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>

		case 0:

			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 800ead0:	68bb      	ldr	r3, [r7, #8]
 800ead2:	789b      	ldrb	r3, [r3, #2]
 800ead4:	2b07      	cmp	r3, #7
 800ead6:	d104      	bne.n	800eae2 <VL53L1_copy_sys_and_core_results_to_range_results+0x86>
				pdata->actual_effective_spads =
					psys->result__mm_inner_actual_effective_spads_sd0;
 800ead8:	68bb      	ldr	r3, [r7, #8]
 800eada:	8a5a      	ldrh	r2, [r3, #18]
				pdata->actual_effective_spads =
 800eadc:	69bb      	ldr	r3, [r7, #24]
 800eade:	821a      	strh	r2, [r3, #16]
 800eae0:	e00c      	b.n	800eafc <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 800eae2:	68bb      	ldr	r3, [r7, #8]
 800eae4:	789b      	ldrb	r3, [r3, #2]
 800eae6:	2b08      	cmp	r3, #8
 800eae8:	d104      	bne.n	800eaf4 <VL53L1_copy_sys_and_core_results_to_range_results+0x98>
				pdata->actual_effective_spads =
						psys->result__mm_outer_actual_effective_spads_sd0;
 800eaea:	68bb      	ldr	r3, [r7, #8]
 800eaec:	8a9a      	ldrh	r2, [r3, #20]
				pdata->actual_effective_spads =
 800eaee:	69bb      	ldr	r3, [r7, #24]
 800eaf0:	821a      	strh	r2, [r3, #16]
 800eaf2:	e003      	b.n	800eafc <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else
				pdata->actual_effective_spads =
					psys->result__dss_actual_effective_spads_sd0;
 800eaf4:	68bb      	ldr	r3, [r7, #8]
 800eaf6:	889a      	ldrh	r2, [r3, #4]
				pdata->actual_effective_spads =
 800eaf8:	69bb      	ldr	r3, [r7, #24]
 800eafa:	821a      	strh	r2, [r3, #16]

			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 800eafc:	68bb      	ldr	r3, [r7, #8]
 800eafe:	8a1a      	ldrh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
 800eb00:	69bb      	ldr	r3, [r7, #24]
 800eb02:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 800eb04:	68bb      	ldr	r3, [r7, #8]
 800eb06:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 800eb08:	69bb      	ldr	r3, [r7, #24]
 800eb0a:	85da      	strh	r2, [r3, #46]	; 0x2e
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 800eb0c:	68bb      	ldr	r3, [r7, #8]
 800eb0e:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 800eb10:	69bb      	ldr	r3, [r7, #24]
 800eb12:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 800eb14:	68bb      	ldr	r3, [r7, #8]
 800eb16:	895b      	ldrh	r3, [r3, #10]
 800eb18:	015b      	lsls	r3, r3, #5
 800eb1a:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800eb1c:	697b      	ldr	r3, [r7, #20]
 800eb1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb22:	d302      	bcc.n	800eb2a <VL53L1_copy_sys_and_core_results_to_range_results+0xce>
				tmpu32 = 0xFFFF;
 800eb24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800eb28:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800eb2a:	697b      	ldr	r3, [r7, #20]
 800eb2c:	b29a      	uxth	r2, r3
 800eb2e:	69bb      	ldr	r3, [r7, #24]
 800eb30:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd0;
 800eb32:	68bb      	ldr	r3, [r7, #8]
 800eb34:	899a      	ldrh	r2, [r3, #12]
			pdata->median_phase =
 800eb36:	69bb      	ldr	r3, [r7, #24]
 800eb38:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd0;
 800eb3a:	68bb      	ldr	r3, [r7, #8]
 800eb3c:	89db      	ldrh	r3, [r3, #14]
			range_mm =
 800eb3e:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 800eb40:	693b      	ldr	r3, [r7, #16]
 800eb42:	68fa      	ldr	r2, [r7, #12]
 800eb44:	fb02 f303 	mul.w	r3, r2, r3
 800eb48:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 800eb4a:	693b      	ldr	r3, [r7, #16]
 800eb4c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800eb50:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 800eb52:	693b      	ldr	r3, [r7, #16]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	da01      	bge.n	800eb5c <VL53L1_copy_sys_and_core_results_to_range_results+0x100>
 800eb58:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800eb5c:	12db      	asrs	r3, r3, #11
 800eb5e:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 800eb60:	693b      	ldr	r3, [r7, #16]
 800eb62:	b21a      	sxth	r2, r3
 800eb64:	69bb      	ldr	r3, [r7, #24]
 800eb66:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd0;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	685a      	ldr	r2, [r3, #4]
			pdata->ranging_total_events =
 800eb6c:	69bb      	ldr	r3, [r7, #24]
 800eb6e:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd0;
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	689a      	ldr	r2, [r3, #8]
			pdata->signal_total_events =
 800eb74:	69bb      	ldr	r3, [r7, #24]
 800eb76:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 800eb7c:	69bb      	ldr	r3, [r7, #24]
 800eb7e:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd0;
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	681a      	ldr	r2, [r3, #0]
			pdata->ambient_window_events =
 800eb84:	69bb      	ldr	r3, [r7, #24]
 800eb86:	621a      	str	r2, [r3, #32]

			break;
 800eb88:	e04a      	b.n	800ec20 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>
		case 1:

			pdata->actual_effective_spads =
				psys->result__dss_actual_effective_spads_sd1;
 800eb8a:	68bb      	ldr	r3, [r7, #8]
 800eb8c:	8b1a      	ldrh	r2, [r3, #24]
			pdata->actual_effective_spads =
 800eb8e:	69bb      	ldr	r3, [r7, #24]
 800eb90:	821a      	strh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 800eb92:	68bb      	ldr	r3, [r7, #8]
 800eb94:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 800eb96:	69bb      	ldr	r3, [r7, #24]
 800eb98:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
 800eb9a:	69bb      	ldr	r3, [r7, #24]
 800eb9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800eba0:	85da      	strh	r2, [r3, #46]	; 0x2e
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 800eba2:	68bb      	ldr	r3, [r7, #8]
 800eba4:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 800eba6:	69bb      	ldr	r3, [r7, #24]
 800eba8:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 800ebaa:	68bb      	ldr	r3, [r7, #8]
 800ebac:	8bdb      	ldrh	r3, [r3, #30]
 800ebae:	015b      	lsls	r3, r3, #5
 800ebb0:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800ebb2:	697b      	ldr	r3, [r7, #20]
 800ebb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ebb8:	d302      	bcc.n	800ebc0 <VL53L1_copy_sys_and_core_results_to_range_results+0x164>
				tmpu32 = 0xFFFF;
 800ebba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ebbe:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800ebc0:	697b      	ldr	r3, [r7, #20]
 800ebc2:	b29a      	uxth	r2, r3
 800ebc4:	69bb      	ldr	r3, [r7, #24]
 800ebc6:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd1;
 800ebc8:	68bb      	ldr	r3, [r7, #8]
 800ebca:	8c1a      	ldrh	r2, [r3, #32]
			pdata->median_phase =
 800ebcc:	69bb      	ldr	r3, [r7, #24]
 800ebce:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;
 800ebd0:	68bb      	ldr	r3, [r7, #8]
 800ebd2:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
			range_mm =
 800ebd4:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 800ebd6:	693b      	ldr	r3, [r7, #16]
 800ebd8:	68fa      	ldr	r2, [r7, #12]
 800ebda:	fb02 f303 	mul.w	r3, r2, r3
 800ebde:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 800ebe0:	693b      	ldr	r3, [r7, #16]
 800ebe2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ebe6:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 800ebe8:	693b      	ldr	r3, [r7, #16]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	da01      	bge.n	800ebf2 <VL53L1_copy_sys_and_core_results_to_range_results+0x196>
 800ebee:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800ebf2:	12db      	asrs	r3, r3, #11
 800ebf4:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 800ebf6:	693b      	ldr	r3, [r7, #16]
 800ebf8:	b21a      	sxth	r2, r3
 800ebfa:	69bb      	ldr	r3, [r7, #24]
 800ebfc:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd1;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	695a      	ldr	r2, [r3, #20]
			pdata->ranging_total_events =
 800ec02:	69bb      	ldr	r3, [r7, #24]
 800ec04:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd1;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	699a      	ldr	r2, [r3, #24]
			pdata->signal_total_events =
 800ec0a:	69bb      	ldr	r3, [r7, #24]
 800ec0c:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 800ec12:	69bb      	ldr	r3, [r7, #24]
 800ec14:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd1;
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	691a      	ldr	r2, [r3, #16]
			pdata->ambient_window_events =
 800ec1a:	69bb      	ldr	r3, [r7, #24]
 800ec1c:	621a      	str	r2, [r3, #32]

			break;
 800ec1e:	bf00      	nop
		}

		pdata++;
 800ec20:	69bb      	ldr	r3, [r7, #24]
 800ec22:	3340      	adds	r3, #64	; 0x40
 800ec24:	61bb      	str	r3, [r7, #24]
	for (i = 0 ; i < 2 ; i++) {
 800ec26:	7ffb      	ldrb	r3, [r7, #31]
 800ec28:	3301      	adds	r3, #1
 800ec2a:	77fb      	strb	r3, [r7, #31]
 800ec2c:	7ffb      	ldrb	r3, [r7, #31]
 800ec2e:	2b01      	cmp	r3, #1
 800ec30:	f67f af2b 	bls.w	800ea8a <VL53L1_copy_sys_and_core_results_to_range_results+0x2e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	2200      	movs	r2, #0
 800ec38:	70da      	strb	r2, [r3, #3]
	 * - If device error condition, update device status
	 * - Remove device status from range status output this should
	 * only contain information relating to range data
	 */

	switch (psys->result__range_status &
 800ec3a:	68bb      	ldr	r3, [r7, #8]
 800ec3c:	785b      	ldrb	r3, [r3, #1]
 800ec3e:	f003 031f 	and.w	r3, r3, #31
 800ec42:	2b11      	cmp	r3, #17
 800ec44:	bf8c      	ite	hi
 800ec46:	2201      	movhi	r2, #1
 800ec48:	2200      	movls	r2, #0
 800ec4a:	b2d2      	uxtb	r2, r2
 800ec4c:	2a00      	cmp	r2, #0
 800ec4e:	d116      	bne.n	800ec7e <VL53L1_copy_sys_and_core_results_to_range_results+0x222>
 800ec50:	2201      	movs	r2, #1
 800ec52:	409a      	lsls	r2, r3
 800ec54:	4b0d      	ldr	r3, [pc, #52]	; (800ec8c <VL53L1_copy_sys_and_core_results_to_range_results+0x230>)
 800ec56:	4013      	ands	r3, r2
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	bf14      	ite	ne
 800ec5c:	2301      	movne	r3, #1
 800ec5e:	2300      	moveq	r3, #0
 800ec60:	b2db      	uxtb	r3, r3
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d00b      	beq.n	800ec7e <VL53L1_copy_sys_and_core_results_to_range_results+0x222>
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53L1_DEVICEERROR_USERROICLIP:
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 800ec66:	68bb      	ldr	r3, [r7, #8]
 800ec68:	785b      	ldrb	r3, [r3, #1]
 800ec6a:	f003 031f 	and.w	r3, r3, #31
 800ec6e:	b2da      	uxtb	r2, r3
 800ec70:	683b      	ldr	r3, [r7, #0]
 800ec72:	70da      	strb	r2, [r3, #3]
				VL53L1_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	2200      	movs	r2, #0
 800ec78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	break;
 800ec7c:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 800ec7e:	bf00      	nop
 800ec80:	3724      	adds	r7, #36	; 0x24
 800ec82:	46bd      	mov	sp, r7
 800ec84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec88:	4770      	bx	lr
 800ec8a:	bf00      	nop
 800ec8c:	0002200e 	.word	0x0002200e

0800ec90 <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 800ec90:	b480      	push	{r7}
 800ec92:	b087      	sub	sp, #28
 800ec94:	af00      	add	r7, sp, #0
 800ec96:	60f8      	str	r0, [r7, #12]
 800ec98:	460b      	mov	r3, r1
 800ec9a:	607a      	str	r2, [r7, #4]
 800ec9c:	817b      	strh	r3, [r7, #10]
	 * Gets the requested tuning parm value
	 * - Large case statement for returns
	 * - if key does not match, INVALID parm error returned
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800ec9e:	2300      	movs	r3, #0
 800eca0:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 800eca6:	897b      	ldrh	r3, [r7, #10]
 800eca8:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800ecac:	2b38      	cmp	r3, #56	; 0x38
 800ecae:	f200 8204 	bhi.w	800f0ba <VL53L1_get_tuning_parm+0x42a>
 800ecb2:	a201      	add	r2, pc, #4	; (adr r2, 800ecb8 <VL53L1_get_tuning_parm+0x28>)
 800ecb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecb8:	0800ed9d 	.word	0x0800ed9d
 800ecbc:	0800edab 	.word	0x0800edab
 800ecc0:	0800edb9 	.word	0x0800edb9
 800ecc4:	0800edc7 	.word	0x0800edc7
 800ecc8:	0800edd5 	.word	0x0800edd5
 800eccc:	0800ede3 	.word	0x0800ede3
 800ecd0:	0800edf1 	.word	0x0800edf1
 800ecd4:	0800edff 	.word	0x0800edff
 800ecd8:	0800ee0d 	.word	0x0800ee0d
 800ecdc:	0800ee1b 	.word	0x0800ee1b
 800ece0:	0800ee29 	.word	0x0800ee29
 800ece4:	0800ee37 	.word	0x0800ee37
 800ece8:	0800ee45 	.word	0x0800ee45
 800ecec:	0800ee53 	.word	0x0800ee53
 800ecf0:	0800ee61 	.word	0x0800ee61
 800ecf4:	0800ee6f 	.word	0x0800ee6f
 800ecf8:	0800ee7d 	.word	0x0800ee7d
 800ecfc:	0800ee8b 	.word	0x0800ee8b
 800ed00:	0800ee99 	.word	0x0800ee99
 800ed04:	0800eea7 	.word	0x0800eea7
 800ed08:	0800eeb5 	.word	0x0800eeb5
 800ed0c:	0800eec3 	.word	0x0800eec3
 800ed10:	0800eed1 	.word	0x0800eed1
 800ed14:	0800eedf 	.word	0x0800eedf
 800ed18:	0800eeed 	.word	0x0800eeed
 800ed1c:	0800eefb 	.word	0x0800eefb
 800ed20:	0800ef09 	.word	0x0800ef09
 800ed24:	0800ef17 	.word	0x0800ef17
 800ed28:	0800ef25 	.word	0x0800ef25
 800ed2c:	0800ef33 	.word	0x0800ef33
 800ed30:	0800ef41 	.word	0x0800ef41
 800ed34:	0800ef4f 	.word	0x0800ef4f
 800ed38:	0800ef5d 	.word	0x0800ef5d
 800ed3c:	0800ef6b 	.word	0x0800ef6b
 800ed40:	0800ef79 	.word	0x0800ef79
 800ed44:	0800ef87 	.word	0x0800ef87
 800ed48:	0800ef95 	.word	0x0800ef95
 800ed4c:	0800efa3 	.word	0x0800efa3
 800ed50:	0800efb1 	.word	0x0800efb1
 800ed54:	0800efbf 	.word	0x0800efbf
 800ed58:	0800efcd 	.word	0x0800efcd
 800ed5c:	0800efdb 	.word	0x0800efdb
 800ed60:	0800efe9 	.word	0x0800efe9
 800ed64:	0800eff7 	.word	0x0800eff7
 800ed68:	0800f005 	.word	0x0800f005
 800ed6c:	0800f013 	.word	0x0800f013
 800ed70:	0800f021 	.word	0x0800f021
 800ed74:	0800f02f 	.word	0x0800f02f
 800ed78:	0800f03d 	.word	0x0800f03d
 800ed7c:	0800f04b 	.word	0x0800f04b
 800ed80:	0800f059 	.word	0x0800f059
 800ed84:	0800f067 	.word	0x0800f067
 800ed88:	0800f075 	.word	0x0800f075
 800ed8c:	0800f083 	.word	0x0800f083
 800ed90:	0800f091 	.word	0x0800f091
 800ed94:	0800f09f 	.word	0x0800f09f
 800ed98:	0800f0ad 	.word	0x0800f0ad

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 800ed9c:	693b      	ldr	r3, [r7, #16]
 800ed9e:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 800eda2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	601a      	str	r2, [r3, #0]
	break;
 800eda8:	e18e      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 800edaa:	693b      	ldr	r3, [r7, #16]
 800edac:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	; 0xa6
 800edb0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	601a      	str	r2, [r3, #0]
	break;
 800edb6:	e187      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 800edb8:	693b      	ldr	r3, [r7, #16]
 800edba:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800edbe:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	601a      	str	r2, [r3, #0]
	break;
 800edc4:	e180      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 800edc6:	693b      	ldr	r3, [r7, #16]
 800edc8:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800edcc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	601a      	str	r2, [r3, #0]
	break;
 800edd2:	e179      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 800edd4:	693b      	ldr	r3, [r7, #16]
 800edd6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800edda:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	601a      	str	r2, [r3, #0]
	break;
 800ede0:	e172      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 800ede2:	693b      	ldr	r3, [r7, #16]
 800ede4:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	; 0xb2
 800ede8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	601a      	str	r2, [r3, #0]
	break;
 800edee:	e16b      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 800edf0:	693b      	ldr	r3, [r7, #16]
 800edf2:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 800edf6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	601a      	str	r2, [r3, #0]
	break;
 800edfc:	e164      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 800edfe:	693b      	ldr	r3, [r7, #16]
 800ee00:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 800ee04:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	601a      	str	r2, [r3, #0]
	break;
 800ee0a:	e15d      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 800ee0c:	693b      	ldr	r3, [r7, #16]
 800ee0e:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	; 0xb6
 800ee12:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	601a      	str	r2, [r3, #0]
	break;
 800ee18:	e156      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 800ee1a:	693b      	ldr	r3, [r7, #16]
 800ee1c:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800ee20:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	601a      	str	r2, [r3, #0]
	break;
 800ee26:	e14f      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 800ee28:	693b      	ldr	r3, [r7, #16]
 800ee2a:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 800ee2e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	601a      	str	r2, [r3, #0]
	break;
 800ee34:	e148      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 800ee36:	693b      	ldr	r3, [r7, #16]
 800ee38:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 800ee3c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	601a      	str	r2, [r3, #0]
	break;
 800ee42:	e141      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 800ee44:	693b      	ldr	r3, [r7, #16]
 800ee46:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 800ee4a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	601a      	str	r2, [r3, #0]
	break;
 800ee50:	e13a      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 800ee52:	693b      	ldr	r3, [r7, #16]
 800ee54:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 800ee58:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	601a      	str	r2, [r3, #0]
	break;
 800ee5e:	e133      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 800ee60:	693b      	ldr	r3, [r7, #16]
 800ee62:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 800ee66:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	601a      	str	r2, [r3, #0]
	break;
 800ee6c:	e12c      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 800ee6e:	693b      	ldr	r3, [r7, #16]
 800ee70:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
 800ee74:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	601a      	str	r2, [r3, #0]
	break;
 800ee7a:	e125      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 800ee7c:	693b      	ldr	r3, [r7, #16]
 800ee7e:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 800ee82:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	601a      	str	r2, [r3, #0]
	break;
 800ee88:	e11e      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 800ee8a:	693b      	ldr	r3, [r7, #16]
 800ee8c:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800ee90:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	601a      	str	r2, [r3, #0]
	break;
 800ee96:	e117      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 800ee98:	693b      	ldr	r3, [r7, #16]
 800ee9a:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 800ee9e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	601a      	str	r2, [r3, #0]
	break;
 800eea4:	e110      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 800eea6:	693b      	ldr	r3, [r7, #16]
 800eea8:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 800eeac:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	601a      	str	r2, [r3, #0]
	break;
 800eeb2:	e109      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 800eeb4:	693b      	ldr	r3, [r7, #16]
 800eeb6:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800eeba:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	601a      	str	r2, [r3, #0]
	break;
 800eec0:	e102      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 800eec2:	693b      	ldr	r3, [r7, #16]
 800eec4:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	; 0x13e
 800eec8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	601a      	str	r2, [r3, #0]
	break;
 800eece:	e0fb      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 800eed0:	693b      	ldr	r3, [r7, #16]
 800eed2:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 800eed6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	601a      	str	r2, [r3, #0]
	break;
 800eedc:	e0f4      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 800eede:	693b      	ldr	r3, [r7, #16]
 800eee0:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 800eee4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	601a      	str	r2, [r3, #0]
	break;
 800eeea:	e0ed      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 800eeec:	693b      	ldr	r3, [r7, #16]
 800eeee:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 800eef2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	601a      	str	r2, [r3, #0]
	break;
 800eef8:	e0e6      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 800eefa:	693b      	ldr	r3, [r7, #16]
 800eefc:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800ef00:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	601a      	str	r2, [r3, #0]
	break;
 800ef06:	e0df      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 800ef08:	693b      	ldr	r3, [r7, #16]
 800ef0a:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 800ef0e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	601a      	str	r2, [r3, #0]
	break;
 800ef14:	e0d8      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 800ef16:	693b      	ldr	r3, [r7, #16]
 800ef18:	f893 30af 	ldrb.w	r3, [r3, #175]	; 0xaf
 800ef1c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	601a      	str	r2, [r3, #0]
	break;
 800ef22:	e0d1      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 800ef24:	693b      	ldr	r3, [r7, #16]
 800ef26:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 800ef2a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	601a      	str	r2, [r3, #0]
	break;
 800ef30:	e0ca      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800ef32:	693b      	ldr	r3, [r7, #16]
 800ef34:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800ef38:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	601a      	str	r2, [r3, #0]
	break;
 800ef3e:	e0c3      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 800ef40:	693b      	ldr	r3, [r7, #16]
 800ef42:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800ef46:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	601a      	str	r2, [r3, #0]
	break;
 800ef4c:	e0bc      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 800ef4e:	693b      	ldr	r3, [r7, #16]
 800ef50:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800ef54:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	601a      	str	r2, [r3, #0]
	break;
 800ef5a:	e0b5      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.timeout_us;
 800ef5c:	693b      	ldr	r3, [r7, #16]
 800ef5e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800ef62:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	601a      	str	r2, [r3, #0]
	break;
 800ef68:	e0ae      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 800ef6a:	693b      	ldr	r3, [r7, #16]
 800ef6c:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 800ef70:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	601a      	str	r2, [r3, #0]
	break;
 800ef76:	e0a7      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 800ef78:	693b      	ldr	r3, [r7, #16]
 800ef7a:	f8b3 311a 	ldrh.w	r3, [r3, #282]	; 0x11a
 800ef7e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	601a      	str	r2, [r3, #0]
	break;
 800ef84:	e0a0      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 800ef86:	693b      	ldr	r3, [r7, #16]
 800ef88:	f8b3 311c 	ldrh.w	r3, [r3, #284]	; 0x11c
 800ef8c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	601a      	str	r2, [r3, #0]
	break;
 800ef92:	e099      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 800ef94:	693b      	ldr	r3, [r7, #16]
 800ef96:	f8b3 3144 	ldrh.w	r3, [r3, #324]	; 0x144
 800ef9a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	601a      	str	r2, [r3, #0]
	break;
 800efa0:	e092      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 800efa2:	693b      	ldr	r3, [r7, #16]
 800efa4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800efa8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	601a      	str	r2, [r3, #0]
	break;
 800efae:	e08b      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 800efb0:	693b      	ldr	r3, [r7, #16]
 800efb2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800efb6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	601a      	str	r2, [r3, #0]
	break;
 800efbc:	e084      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 800efbe:	693b      	ldr	r3, [r7, #16]
 800efc0:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800efc4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	601a      	str	r2, [r3, #0]
	break;
 800efca:	e07d      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 800efcc:	693b      	ldr	r3, [r7, #16]
 800efce:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800efd2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	601a      	str	r2, [r3, #0]
	break;
 800efd8:	e076      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 800efda:	693b      	ldr	r3, [r7, #16]
 800efdc:	f893 3155 	ldrb.w	r3, [r3, #341]	; 0x155
 800efe0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	601a      	str	r2, [r3, #0]
	break;
 800efe6:	e06f      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 800efe8:	693b      	ldr	r3, [r7, #16]
 800efea:	f893 3156 	ldrb.w	r3, [r3, #342]	; 0x156
 800efee:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	601a      	str	r2, [r3, #0]
	break;
 800eff4:	e068      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 800eff6:	693b      	ldr	r3, [r7, #16]
 800eff8:	f893 3121 	ldrb.w	r3, [r3, #289]	; 0x121
 800effc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	601a      	str	r2, [r3, #0]
	break;
 800f002:	e061      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 800f004:	693b      	ldr	r3, [r7, #16]
 800f006:	f893 3122 	ldrb.w	r3, [r3, #290]	; 0x122
 800f00a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	601a      	str	r2, [r3, #0]
	break;
 800f010:	e05a      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 800f012:	693b      	ldr	r3, [r7, #16]
 800f014:	f8b3 3128 	ldrh.w	r3, [r3, #296]	; 0x128
 800f018:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	601a      	str	r2, [r3, #0]
	break;
 800f01e:	e053      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 800f020:	693b      	ldr	r3, [r7, #16]
 800f022:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	; 0xca
 800f026:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	601a      	str	r2, [r3, #0]
	break;
 800f02c:	e04c      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 800f02e:	693b      	ldr	r3, [r7, #16]
 800f030:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 800f034:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	601a      	str	r2, [r3, #0]
	break;
 800f03a:	e045      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800f03c:	693b      	ldr	r3, [r7, #16]
 800f03e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800f042:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	601a      	str	r2, [r3, #0]
	break;
 800f048:	e03e      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800f04a:	693b      	ldr	r3, [r7, #16]
 800f04c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800f050:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	601a      	str	r2, [r3, #0]
	break;
 800f056:	e037      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 800f058:	693b      	ldr	r3, [r7, #16]
 800f05a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f05e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	601a      	str	r2, [r3, #0]
	break;
 800f064:	e030      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 800f066:	693b      	ldr	r3, [r7, #16]
 800f068:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800f06c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	601a      	str	r2, [r3, #0]
	break;
 800f072:	e029      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 800f074:	693b      	ldr	r3, [r7, #16]
 800f076:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800f07a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	601a      	str	r2, [r3, #0]
	break;
 800f080:	e022      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 800f082:	693b      	ldr	r3, [r7, #16]
 800f084:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800f088:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	601a      	str	r2, [r3, #0]
	break;
 800f08e:	e01b      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 800f090:	693b      	ldr	r3, [r7, #16]
 800f092:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800f096:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	601a      	str	r2, [r3, #0]
	break;
 800f09c:	e014      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800f09e:	693b      	ldr	r3, [r7, #16]
 800f0a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f0a4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	601a      	str	r2, [r3, #0]
	break;
 800f0aa:	e00d      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 800f0ac:	693b      	ldr	r3, [r7, #16]
 800f0ae:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800f0b2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	601a      	str	r2, [r3, #0]
	break;
 800f0b8:	e006      	b.n	800f0c8 <VL53L1_get_tuning_parm+0x438>


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800f0c0:	601a      	str	r2, [r3, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 800f0c2:	23fc      	movs	r3, #252	; 0xfc
 800f0c4:	75fb      	strb	r3, [r7, #23]
	break;
 800f0c6:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800f0c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	371c      	adds	r7, #28
 800f0d0:	46bd      	mov	sp, r7
 800f0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0d6:	4770      	bx	lr

0800f0d8 <VL53L1_init_refspadchar_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_refspadchar_config_struct(
	VL53L1_refspadchar_config_t   *pdata)
{
 800f0d8:	b480      	push	{r7}
 800f0da:	b085      	sub	sp, #20
 800f0dc:	af00      	add	r7, sp, #0
 800f0de:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Ref SPAD Char data structures preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	73fb      	strb	r3, [r7, #15]
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	2208      	movs	r2, #8
 800f0e8:	701a      	strb	r2, [r3, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	220b      	movs	r2, #11
 800f0ee:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f0f6:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800f0fe:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800f106:	815a      	strh	r2, [r3, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800f10e:	819a      	strh	r2, [r3, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800f110:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f114:	4618      	mov	r0, r3
 800f116:	3714      	adds	r7, #20
 800f118:	46bd      	mov	sp, r7
 800f11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11e:	4770      	bx	lr

0800f120 <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 800f120:	b480      	push	{r7}
 800f122:	b085      	sub	sp, #20
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes SPAD Self Check (SSC) data structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f128:	2300      	movs	r3, #0
 800f12a:	73fb      	strb	r3, [r7, #15]
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	2200      	movs	r2, #0
 800f130:	701a      	strb	r2, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	2212      	movs	r2, #18
 800f136:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	220f      	movs	r2, #15
 800f13c:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	2202      	movs	r2, #2
 800f142:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 800f14a:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	220c      	movs	r2, #12
 800f150:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800f152:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f156:	4618      	mov	r0, r3
 800f158:	3714      	adds	r7, #20
 800f15a:	46bd      	mov	sp, r7
 800f15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f160:	4770      	bx	lr

0800f162 <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 800f162:	b580      	push	{r7, lr}
 800f164:	b084      	sub	sp, #16
 800f166:	af00      	add	r7, sp, #0
 800f168:	6078      	str	r0, [r7, #4]
 800f16a:	6039      	str	r1, [r7, #0]
	/*
	 * Initializes Xtalk Config structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f16c:	2300      	movs	r3, #0
 800f16e:	73fb      	strb	r3, [r7, #15]
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	895b      	ldrh	r3, [r3, #10]
 800f174:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 800f176:	683b      	ldr	r3, [r7, #0]
 800f178:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 800f180:	683b      	ldr	r3, [r7, #0]
 800f182:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 800f18a:	683b      	ldr	r3, [r7, #0]
 800f18c:	80da      	strh	r2, [r3, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	895b      	ldrh	r3, [r3, #10]
 800f192:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 800f194:	683b      	ldr	r3, [r7, #0]
 800f196:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 800f19e:	683b      	ldr	r3, [r7, #0]
 800f1a0:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 800f1a8:	683b      	ldr	r3, [r7, #0]
 800f1aa:	81da      	strh	r2, [r3, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 800f1ac:	683b      	ldr	r3, [r7, #0]
 800f1ae:	2200      	movs	r2, #0
 800f1b0:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 800f1b2:	683b      	ldr	r3, [r7, #0]
 800f1b4:	2240      	movs	r2, #64	; 0x40
 800f1b6:	751a      	strb	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d10d      	bne.n	800f1dc <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
 800f1c0:	683b      	ldr	r3, [r7, #0]
 800f1c2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d108      	bne.n	800f1dc <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 800f1ca:	683b      	ldr	r3, [r7, #0]
 800f1cc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d103      	bne.n	800f1dc <VL53L1_init_xtalk_config_struct+0x7a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	2200      	movs	r2, #0
 800f1d8:	741a      	strb	r2, [r3, #16]
 800f1da:	e002      	b.n	800f1e2 <VL53L1_init_xtalk_config_struct+0x80>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	2201      	movs	r2, #1
 800f1e0:	741a      	strb	r2, [r3, #16]


	if ((status == VL53L1_ERROR_NONE) &&
 800f1e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d114      	bne.n	800f214 <VL53L1_init_xtalk_config_struct+0xb2>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 800f1ee:	2b01      	cmp	r3, #1
 800f1f0:	d110      	bne.n	800f214 <VL53L1_init_xtalk_config_struct+0xb2>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 800f1f2:	683b      	ldr	r3, [r7, #0]
 800f1f4:	6818      	ldr	r0, [r3, #0]
 800f1f6:	683b      	ldr	r3, [r7, #0]
 800f1f8:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 800f1fc:	683b      	ldr	r3, [r7, #0]
 800f1fe:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800f202:	683b      	ldr	r3, [r7, #0]
 800f204:	7d1b      	ldrb	r3, [r3, #20]
 800f206:	f000 ffc9 	bl	801019c <VL53L1_calc_range_ignore_threshold>
 800f20a:	4603      	mov	r3, r0
 800f20c:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 800f20e:	683b      	ldr	r3, [r7, #0]
 800f210:	82da      	strh	r2, [r3, #22]
 800f212:	e002      	b.n	800f21a <VL53L1_init_xtalk_config_struct+0xb8>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	2200      	movs	r2, #0
 800f218:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 800f21a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f21e:	4618      	mov	r0, r3
 800f220:	3710      	adds	r7, #16
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}

0800f226 <VL53L1_init_offset_cal_config_struct>:

#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_offset_cal_config_struct(
	VL53L1_offsetcal_config_t   *pdata)
{
 800f226:	b480      	push	{r7}
 800f228:	b085      	sub	sp, #20
 800f22a:	af00      	add	r7, sp, #0
 800f22c:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Offset Calibration Config structure
	 * - for use with VL53L1_run_offset_calibration()
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f22e:	2300      	movs	r3, #0
 800f230:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800f238:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f240:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800f248:	609a      	str	r2, [r3, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800f250:	60da      	str	r2, [r3, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	2208      	movs	r2, #8
 800f256:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	2228      	movs	r2, #40	; 0x28
 800f25c:	745a      	strb	r2, [r3, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	2209      	movs	r2, #9
 800f262:	749a      	strb	r2, [r3, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800f264:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f268:	4618      	mov	r0, r3
 800f26a:	3714      	adds	r7, #20
 800f26c:	46bd      	mov	sp, r7
 800f26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f272:	4770      	bx	lr

0800f274 <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 800f274:	b480      	push	{r7}
 800f276:	b085      	sub	sp, #20
 800f278:	af00      	add	r7, sp, #0
 800f27a:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes  Tuning Param storage structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f27c:	2300      	movs	r3, #0
 800f27e:	73fb      	strb	r3, [r7, #15]
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	f248 0203 	movw	r2, #32771	; 0x8003
 800f286:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	f248 0201 	movw	r2, #32769	; 0x8001
 800f28e:	805a      	strh	r2, [r3, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	f248 0241 	movw	r2, #32833	; 0x8041
 800f296:	809a      	strh	r2, [r3, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	220e      	movs	r2, #14
 800f29c:	719a      	strb	r2, [r3, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	220a      	movs	r2, #10
 800f2a2:	71da      	strb	r2, [r3, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	2206      	movs	r2, #6
 800f2a8:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	220e      	movs	r2, #14
 800f2ae:	725a      	strb	r2, [r3, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	220a      	movs	r2, #10
 800f2b4:	729a      	strb	r2, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	2206      	movs	r2, #6
 800f2ba:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	2202      	movs	r2, #2
 800f2c0:	731a      	strb	r2, [r3, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	2221      	movs	r2, #33	; 0x21
 800f2c6:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	2200      	movs	r2, #0
 800f2cc:	81da      	strh	r2, [r3, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	2200      	movs	r2, #0
 800f2d2:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800f2da:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800f2e2:	829a      	strh	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800f2ea:	82da      	strh	r2, [r3, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	22c0      	movs	r2, #192	; 0xc0
 800f2f0:	831a      	strh	r2, [r3, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	22c0      	movs	r2, #192	; 0xc0
 800f2f6:	835a      	strh	r2, [r3, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	22c0      	movs	r2, #192	; 0xc0
 800f2fc:	839a      	strh	r2, [r3, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	2208      	movs	r2, #8
 800f302:	779a      	strb	r2, [r3, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	2210      	movs	r2, #16
 800f308:	77da      	strb	r2, [r3, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	2201      	movs	r2, #1
 800f30e:	f883 2020 	strb.w	r2, [r3, #32]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	2202      	movs	r2, #2
 800f316:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	2201      	movs	r2, #1
 800f31e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	2202      	movs	r2, #2
 800f326:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	2200      	movs	r2, #0
 800f32e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800f338:	84da      	strh	r2, [r3, #38]	; 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800f340:	851a      	strh	r2, [r3, #40]	; 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	f248 0230 	movw	r2, #32816	; 0x8030
 800f348:	62da      	str	r2, [r3, #44]	; 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f350:	631a      	str	r2, [r3, #48]	; 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800f358:	635a      	str	r2, [r3, #52]	; 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800f360:	639a      	str	r2, [r3, #56]	; 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	f24f 6218 	movw	r2, #63000	; 0xf618
 800f368:	641a      	str	r2, [r3, #64]	; 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800f370:	645a      	str	r2, [r3, #68]	; 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800f378:	63da      	str	r2, [r3, #60]	; 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800f380:	649a      	str	r2, [r3, #72]	; 0x48
			VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 800f382:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f386:	4618      	mov	r0, r3
 800f388:	3714      	adds	r7, #20
 800f38a:	46bd      	mov	sp, r7
 800f38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f390:	4770      	bx	lr

0800f392 <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800f392:	b480      	push	{r7}
 800f394:	b087      	sub	sp, #28
 800f396:	af00      	add	r7, sp, #0
 800f398:	60f8      	str	r0, [r7, #12]
 800f39a:	60b9      	str	r1, [r7, #8]
 800f39c:	607a      	str	r2, [r7, #4]
 800f39e:	603b      	str	r3, [r7, #0]
	 *  - back to back
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800f3aa:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl                                      = 0x00;
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	2200      	movs	r2, #0
 800f3b0:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	2200      	movs	r2, #0
 800f3b6:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	2200      	movs	r2, #0
 800f3ce:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status                                  = 0x00;
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	2200      	movs	r2, #0
 800f3d4:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	2200      	movs	r2, #0
 800f3da:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	2200      	movs	r2, #0
 800f3e0:	729a      	strb	r2, [r3, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	2200      	movs	r2, #0
 800f3e6:	72da      	strb	r2, [r3, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	2211      	movs	r2, #17
 800f3ec:	731a      	strb	r2, [r3, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	2202      	movs	r2, #2
 800f3f2:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	2200      	movs	r2, #0
 800f3f8:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	2202      	movs	r2, #2
 800f3fe:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	2208      	movs	r2, #8
 800f404:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	2200      	movs	r2, #0
 800f40a:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 800f40c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f40e:	7f9a      	ldrb	r2, [r3, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 800f414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f416:	7fda      	ldrb	r2, [r3, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 800f41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f41e:	f893 2020 	ldrb.w	r2, [r3, #32]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	751a      	strb	r2, [r3, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	2201      	movs	r2, #1
 800f42a:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	2200      	movs	r2, #0
 800f430:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 800f432:	68fb      	ldr	r3, [r7, #12]
 800f434:	2200      	movs	r2, #0
 800f436:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	2200      	movs	r2, #0
 800f43c:	831a      	strh	r2, [r3, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	22ff      	movs	r2, #255	; 0xff
 800f442:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 800f444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f446:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->algo__range_min_clip                             =
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	76da      	strb	r2, [r3, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 800f44c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f44e:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->algo__consistency_check__tolerance               =
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	2200      	movs	r2, #0
 800f458:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	2200      	movs	r2, #0
 800f45e:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	2200      	movs	r2, #0
 800f464:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 800f466:	68bb      	ldr	r3, [r7, #8]
 800f468:	2200      	movs	r2, #0
 800f46a:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 800f46c:	68bb      	ldr	r3, [r7, #8]
 800f46e:	2200      	movs	r2, #0
 800f470:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 800f472:	68bb      	ldr	r3, [r7, #8]
 800f474:	2220      	movs	r2, #32
 800f476:	709a      	strb	r2, [r3, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 800f478:	68bb      	ldr	r3, [r7, #8]
 800f47a:	220b      	movs	r2, #11
 800f47c:	70da      	strb	r2, [r3, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 800f47e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f480:	89da      	ldrh	r2, [r3, #14]
	pgeneral->cal_config__repeat_rate                         =
 800f482:	68bb      	ldr	r3, [r7, #8]
 800f484:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 800f486:	68bb      	ldr	r3, [r7, #8]
 800f488:	2202      	movs	r2, #2
 800f48a:	719a      	strb	r2, [r3, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 800f48c:	68bb      	ldr	r3, [r7, #8]
 800f48e:	220d      	movs	r2, #13
 800f490:	71da      	strb	r2, [r3, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 800f492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f494:	7b5a      	ldrb	r2, [r3, #13]
	pgeneral->phasecal_config__target                         =
 800f496:	68bb      	ldr	r3, [r7, #8]
 800f498:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 800f49a:	68bb      	ldr	r3, [r7, #8]
 800f49c:	2200      	movs	r2, #0
 800f49e:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 800f4a0:	68bb      	ldr	r3, [r7, #8]
 800f4a2:	2201      	movs	r2, #1
 800f4a4:	729a      	strb	r2, [r3, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 800f4a6:	68bb      	ldr	r3, [r7, #8]
 800f4a8:	2200      	movs	r2, #0
 800f4aa:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 800f4ac:	68bb      	ldr	r3, [r7, #8]
 800f4ae:	2200      	movs	r2, #0
 800f4b0:	81da      	strh	r2, [r3, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 800f4b2:	68bb      	ldr	r3, [r7, #8]
 800f4b4:	f44f 420c 	mov.w	r2, #35840	; 0x8c00
 800f4b8:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 800f4ba:	68bb      	ldr	r3, [r7, #8]
 800f4bc:	2200      	movs	r2, #0
 800f4be:	749a      	strb	r2, [r3, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 800f4c0:	68bb      	ldr	r3, [r7, #8]
 800f4c2:	2238      	movs	r2, #56	; 0x38
 800f4c4:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 800f4c6:	68bb      	ldr	r3, [r7, #8]
 800f4c8:	22ff      	movs	r2, #255	; 0xff
 800f4ca:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 800f4cc:	68bb      	ldr	r3, [r7, #8]
 800f4ce:	2201      	movs	r2, #1
 800f4d0:	755a      	strb	r2, [r3, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	2200      	movs	r2, #0
 800f4d6:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	221a      	movs	r2, #26
 800f4dc:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	2200      	movs	r2, #0
 800f4e2:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	2220      	movs	r2, #32
 800f4e8:	70da      	strb	r2, [r3, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	2201      	movs	r2, #1
 800f4ee:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	22cc      	movs	r2, #204	; 0xcc
 800f4f4:	715a      	strb	r2, [r3, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	220b      	movs	r2, #11
 800f4fa:	719a      	strb	r2, [r3, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	2201      	movs	r2, #1
 800f500:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	22f5      	movs	r2, #245	; 0xf5
 800f506:	721a      	strb	r2, [r3, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	2209      	movs	r2, #9
 800f50c:	725a      	strb	r2, [r3, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 800f50e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f510:	8a9a      	ldrh	r2, [r3, #20]
	ptiming->range_config__sigma_thresh                       =
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	815a      	strh	r2, [r3, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 800f516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f518:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	819a      	strh	r2, [r3, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	2208      	movs	r2, #8
 800f522:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	2278      	movs	r2, #120	; 0x78
 800f528:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2200      	movs	r2, #0
 800f52e:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable                        = 0x00;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	2200      	movs	r2, #0
 800f534:	751a      	strb	r2, [r3, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	2201      	movs	r2, #1
 800f53a:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 800f53c:	683b      	ldr	r3, [r7, #0]
 800f53e:	2200      	movs	r2, #0
 800f540:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 800f542:	683b      	ldr	r3, [r7, #0]
 800f544:	2200      	movs	r2, #0
 800f546:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 800f548:	683b      	ldr	r3, [r7, #0]
 800f54a:	2200      	movs	r2, #0
 800f54c:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 800f54e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f550:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
	pdynamic->system__seed_config =
 800f554:	683b      	ldr	r3, [r7, #0]
 800f556:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 800f558:	683b      	ldr	r3, [r7, #0]
 800f55a:	220b      	movs	r2, #11
 800f55c:	721a      	strb	r2, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 800f55e:	683b      	ldr	r3, [r7, #0]
 800f560:	2209      	movs	r2, #9
 800f562:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 800f564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f566:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 800f568:	683b      	ldr	r3, [r7, #0]
 800f56a:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 800f56c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f56e:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 800f570:	683b      	ldr	r3, [r7, #0]
 800f572:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 800f574:	683b      	ldr	r3, [r7, #0]
 800f576:	2201      	movs	r2, #1
 800f578:	731a      	strb	r2, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 800f57a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f57c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
	pdynamic->sd_config__first_order_select =
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 800f584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f586:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
	pdynamic->sd_config__quantifier         =
 800f58a:	683b      	ldr	r3, [r7, #0]
 800f58c:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 800f58e:	683b      	ldr	r3, [r7, #0]
 800f590:	22c7      	movs	r2, #199	; 0xc7
 800f592:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 800f594:	683b      	ldr	r3, [r7, #0]
 800f596:	22ff      	movs	r2, #255	; 0xff
 800f598:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          = \
 800f59a:	683b      	ldr	r3, [r7, #0]
 800f59c:	22db      	movs	r2, #219	; 0xdb
 800f59e:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 800f5a0:	683b      	ldr	r3, [r7, #0]
 800f5a2:	2202      	movs	r2, #2
 800f5a4:	749a      	strb	r2, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 800f5a6:	6a3b      	ldr	r3, [r7, #32]
 800f5a8:	2200      	movs	r2, #0
 800f5aa:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 800f5ac:	6a3b      	ldr	r3, [r7, #32]
 800f5ae:	2201      	movs	r2, #1
 800f5b0:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           = \
 800f5b2:	6a3b      	ldr	r3, [r7, #32]
 800f5b4:	2201      	movs	r2, #1
 800f5b6:	70da      	strb	r2, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 800f5b8:	6a3b      	ldr	r3, [r7, #32]
 800f5ba:	2221      	movs	r2, #33	; 0x21
 800f5bc:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEREADOUTMODE_SINGLE_SD | \
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 800f5be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	371c      	adds	r7, #28
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5cc:	4770      	bx	lr

0800f5ce <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800f5ce:	b580      	push	{r7, lr}
 800f5d0:	b088      	sub	sp, #32
 800f5d2:	af02      	add	r7, sp, #8
 800f5d4:	60f8      	str	r0, [r7, #12]
 800f5d6:	60b9      	str	r1, [r7, #8]
 800f5d8:	607a      	str	r2, [r7, #4]
 800f5da:	603b      	str	r3, [r7, #0]
	 * (up to 1.4 metres)
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f5dc:	2300      	movs	r3, #0
 800f5de:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800f5e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5e2:	9301      	str	r3, [sp, #4]
 800f5e4:	6a3b      	ldr	r3, [r7, #32]
 800f5e6:	9300      	str	r3, [sp, #0]
 800f5e8:	683b      	ldr	r3, [r7, #0]
 800f5ea:	687a      	ldr	r2, [r7, #4]
 800f5ec:	68b9      	ldr	r1, [r7, #8]
 800f5ee:	68f8      	ldr	r0, [r7, #12]
 800f5f0:	f7ff fecf 	bl	800f392 <VL53L1_preset_mode_standard_ranging>
 800f5f4:	4603      	mov	r3, r0
 800f5f6:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800f5f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d121      	bne.n	800f644 <VL53L1_preset_mode_standard_ranging_short_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	2207      	movs	r2, #7
 800f604:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	2205      	movs	r2, #5
 800f60a:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 800f60c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f60e:	8ada      	ldrh	r2, [r3, #22]
		ptiming->range_config__sigma_thresh                  =
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 800f614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f616:	8b9a      	ldrh	r2, [r3, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	2208      	movs	r2, #8
 800f620:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	2238      	movs	r2, #56	; 0x38
 800f626:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	2207      	movs	r2, #7
 800f62c:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 800f62e:	683b      	ldr	r3, [r7, #0]
 800f630:	2205      	movs	r2, #5
 800f632:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 800f634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f636:	7a1a      	ldrb	r2, [r3, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 800f638:	683b      	ldr	r3, [r7, #0]
 800f63a:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 800f63c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f63e:	7ada      	ldrb	r2, [r3, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 800f640:	683b      	ldr	r3, [r7, #0]
 800f642:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800f644:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f648:	4618      	mov	r0, r3
 800f64a:	3718      	adds	r7, #24
 800f64c:	46bd      	mov	sp, r7
 800f64e:	bd80      	pop	{r7, pc}

0800f650 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800f650:	b580      	push	{r7, lr}
 800f652:	b088      	sub	sp, #32
 800f654:	af02      	add	r7, sp, #8
 800f656:	60f8      	str	r0, [r7, #12]
 800f658:	60b9      	str	r1, [r7, #8]
 800f65a:	607a      	str	r2, [r7, #4]
 800f65c:	603b      	str	r3, [r7, #0]
	 * (up to 4.8 metres)
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f65e:	2300      	movs	r3, #0
 800f660:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800f662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f664:	9301      	str	r3, [sp, #4]
 800f666:	6a3b      	ldr	r3, [r7, #32]
 800f668:	9300      	str	r3, [sp, #0]
 800f66a:	683b      	ldr	r3, [r7, #0]
 800f66c:	687a      	ldr	r2, [r7, #4]
 800f66e:	68b9      	ldr	r1, [r7, #8]
 800f670:	68f8      	ldr	r0, [r7, #12]
 800f672:	f7ff fe8e 	bl	800f392 <VL53L1_preset_mode_standard_ranging>
 800f676:	4603      	mov	r3, r0
 800f678:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800f67a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d121      	bne.n	800f6c6 <VL53L1_preset_mode_standard_ranging_long_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	220f      	movs	r2, #15
 800f686:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	220d      	movs	r2, #13
 800f68c:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 800f68e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f690:	8a5a      	ldrh	r2, [r3, #18]
		ptiming->range_config__sigma_thresh                  =
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 800f696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f698:	8b1a      	ldrh	r2, [r3, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	2208      	movs	r2, #8
 800f6a2:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	22b8      	movs	r2, #184	; 0xb8
 800f6a8:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 800f6aa:	683b      	ldr	r3, [r7, #0]
 800f6ac:	220f      	movs	r2, #15
 800f6ae:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 800f6b0:	683b      	ldr	r3, [r7, #0]
 800f6b2:	220d      	movs	r2, #13
 800f6b4:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 800f6b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6b8:	799a      	ldrb	r2, [r3, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 800f6ba:	683b      	ldr	r3, [r7, #0]
 800f6bc:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 800f6be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6c0:	7a5a      	ldrb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 800f6c2:	683b      	ldr	r3, [r7, #0]
 800f6c4:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800f6c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	3718      	adds	r7, #24
 800f6ce:	46bd      	mov	sp, r7
 800f6d0:	bd80      	pop	{r7, pc}

0800f6d2 <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800f6d2:	b580      	push	{r7, lr}
 800f6d4:	b088      	sub	sp, #32
 800f6d6:	af02      	add	r7, sp, #8
 800f6d8:	60f8      	str	r0, [r7, #12]
 800f6da:	60b9      	str	r1, [r7, #8]
 800f6dc:	607a      	str	r2, [r7, #4]
 800f6de:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800f6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6e6:	9301      	str	r3, [sp, #4]
 800f6e8:	6a3b      	ldr	r3, [r7, #32]
 800f6ea:	9300      	str	r3, [sp, #0]
 800f6ec:	683b      	ldr	r3, [r7, #0]
 800f6ee:	687a      	ldr	r2, [r7, #4]
 800f6f0:	68b9      	ldr	r1, [r7, #8]
 800f6f2:	68f8      	ldr	r0, [r7, #12]
 800f6f4:	f7ff fe4d 	bl	800f392 <VL53L1_preset_mode_standard_ranging>
 800f6f8:	4603      	mov	r3, r0
 800f6fa:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800f6fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f700:	2b00      	cmp	r3, #0
 800f702:	d105      	bne.n	800f710 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800f704:	68bb      	ldr	r3, [r7, #8]
 800f706:	2202      	movs	r2, #2
 800f708:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800f70a:	683b      	ldr	r3, [r7, #0]
 800f70c:	223b      	movs	r2, #59	; 0x3b
 800f70e:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM1_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800f710:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f714:	4618      	mov	r0, r3
 800f716:	3718      	adds	r7, #24
 800f718:	46bd      	mov	sp, r7
 800f71a:	bd80      	pop	{r7, pc}

0800f71c <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800f71c:	b580      	push	{r7, lr}
 800f71e:	b088      	sub	sp, #32
 800f720:	af02      	add	r7, sp, #8
 800f722:	60f8      	str	r0, [r7, #12]
 800f724:	60b9      	str	r1, [r7, #8]
 800f726:	607a      	str	r2, [r7, #4]
 800f728:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f72a:	2300      	movs	r3, #0
 800f72c:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800f72e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f730:	9301      	str	r3, [sp, #4]
 800f732:	6a3b      	ldr	r3, [r7, #32]
 800f734:	9300      	str	r3, [sp, #0]
 800f736:	683b      	ldr	r3, [r7, #0]
 800f738:	687a      	ldr	r2, [r7, #4]
 800f73a:	68b9      	ldr	r1, [r7, #8]
 800f73c:	68f8      	ldr	r0, [r7, #12]
 800f73e:	f7ff fe28 	bl	800f392 <VL53L1_preset_mode_standard_ranging>
 800f742:	4603      	mov	r3, r0
 800f744:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800f746:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d105      	bne.n	800f75a <VL53L1_preset_mode_standard_ranging_mm2_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800f74e:	68bb      	ldr	r3, [r7, #8]
 800f750:	2202      	movs	r2, #2
 800f752:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800f754:	683b      	ldr	r3, [r7, #0]
 800f756:	225b      	movs	r2, #91	; 0x5b
 800f758:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM2_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800f75a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f75e:	4618      	mov	r0, r3
 800f760:	3718      	adds	r7, #24
 800f762:	46bd      	mov	sp, r7
 800f764:	bd80      	pop	{r7, pc}

0800f766 <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800f766:	b580      	push	{r7, lr}
 800f768:	b088      	sub	sp, #32
 800f76a:	af02      	add	r7, sp, #8
 800f76c:	60f8      	str	r0, [r7, #12]
 800f76e:	60b9      	str	r1, [r7, #8]
 800f770:	607a      	str	r2, [r7, #4]
 800f772:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f774:	2300      	movs	r3, #0
 800f776:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800f778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f77a:	9301      	str	r3, [sp, #4]
 800f77c:	6a3b      	ldr	r3, [r7, #32]
 800f77e:	9300      	str	r3, [sp, #0]
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	687a      	ldr	r2, [r7, #4]
 800f784:	68b9      	ldr	r1, [r7, #8]
 800f786:	68f8      	ldr	r0, [r7, #12]
 800f788:	f7ff fe03 	bl	800f392 <VL53L1_preset_mode_standard_ranging>
 800f78c:	4603      	mov	r3, r0
 800f78e:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800f790:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f794:	2b00      	cmp	r3, #0
 800f796:	d11a      	bne.n	800f7ce <VL53L1_preset_mode_timed_ranging+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800f798:	683b      	ldr	r3, [r7, #0]
 800f79a:	2200      	movs	r2, #0
 800f79c:	749a      	strb	r2, [r3, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	2200      	movs	r2, #0
 800f7a2:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	22b1      	movs	r2, #177	; 0xb1
 800f7a8:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	2200      	movs	r2, #0
 800f7ae:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	22d4      	movs	r2, #212	; 0xd4
 800f7b4:	721a      	strb	r2, [r3, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800f7bc:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800f7be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7c0:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800f7c8:	6a3b      	ldr	r3, [r7, #32]
 800f7ca:	2240      	movs	r2, #64	; 0x40
 800f7cc:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800f7ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	3718      	adds	r7, #24
 800f7d6:	46bd      	mov	sp, r7
 800f7d8:	bd80      	pop	{r7, pc}

0800f7da <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800f7da:	b580      	push	{r7, lr}
 800f7dc:	b088      	sub	sp, #32
 800f7de:	af02      	add	r7, sp, #8
 800f7e0:	60f8      	str	r0, [r7, #12]
 800f7e2:	60b9      	str	r1, [r7, #8]
 800f7e4:	607a      	str	r2, [r7, #4]
 800f7e6:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f7e8:	2300      	movs	r3, #0
 800f7ea:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 800f7ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7ee:	9301      	str	r3, [sp, #4]
 800f7f0:	6a3b      	ldr	r3, [r7, #32]
 800f7f2:	9300      	str	r3, [sp, #0]
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	687a      	ldr	r2, [r7, #4]
 800f7f8:	68b9      	ldr	r1, [r7, #8]
 800f7fa:	68f8      	ldr	r0, [r7, #12]
 800f7fc:	f7ff fee7 	bl	800f5ce <VL53L1_preset_mode_standard_ranging_short_range>
 800f800:	4603      	mov	r3, r0
 800f802:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800f804:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d11a      	bne.n	800f842 <VL53L1_preset_mode_timed_ranging_short_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800f80c:	683b      	ldr	r3, [r7, #0]
 800f80e:	2200      	movs	r2, #0
 800f810:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	2201      	movs	r2, #1
 800f816:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	2284      	movs	r2, #132	; 0x84
 800f81c:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	2201      	movs	r2, #1
 800f822:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	22b1      	movs	r2, #177	; 0xb1
 800f828:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800f830:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800f832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f834:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800f838:	683b      	ldr	r3, [r7, #0]
 800f83a:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800f83c:	6a3b      	ldr	r3, [r7, #32]
 800f83e:	2240      	movs	r2, #64	; 0x40
 800f840:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800f842:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f846:	4618      	mov	r0, r3
 800f848:	3718      	adds	r7, #24
 800f84a:	46bd      	mov	sp, r7
 800f84c:	bd80      	pop	{r7, pc}

0800f84e <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800f84e:	b580      	push	{r7, lr}
 800f850:	b088      	sub	sp, #32
 800f852:	af02      	add	r7, sp, #8
 800f854:	60f8      	str	r0, [r7, #12]
 800f856:	60b9      	str	r1, [r7, #8]
 800f858:	607a      	str	r2, [r7, #4]
 800f85a:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f85c:	2300      	movs	r3, #0
 800f85e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 800f860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f862:	9301      	str	r3, [sp, #4]
 800f864:	6a3b      	ldr	r3, [r7, #32]
 800f866:	9300      	str	r3, [sp, #0]
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	687a      	ldr	r2, [r7, #4]
 800f86c:	68b9      	ldr	r1, [r7, #8]
 800f86e:	68f8      	ldr	r0, [r7, #12]
 800f870:	f7ff feee 	bl	800f650 <VL53L1_preset_mode_standard_ranging_long_range>
 800f874:	4603      	mov	r3, r0
 800f876:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800f878:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d11a      	bne.n	800f8b6 <VL53L1_preset_mode_timed_ranging_long_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800f880:	683b      	ldr	r3, [r7, #0]
 800f882:	2200      	movs	r2, #0
 800f884:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	2200      	movs	r2, #0
 800f88a:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	2297      	movs	r2, #151	; 0x97
 800f890:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	2200      	movs	r2, #0
 800f896:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	22b1      	movs	r2, #177	; 0xb1
 800f89c:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800f8a4:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800f8a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8a8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800f8ac:	683b      	ldr	r3, [r7, #0]
 800f8ae:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800f8b0:	6a3b      	ldr	r3, [r7, #32]
 800f8b2:	2240      	movs	r2, #64	; 0x40
 800f8b4:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800f8b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	3718      	adds	r7, #24
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	bd80      	pop	{r7, pc}

0800f8c2 <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800f8c2:	b580      	push	{r7, lr}
 800f8c4:	b088      	sub	sp, #32
 800f8c6:	af02      	add	r7, sp, #8
 800f8c8:	60f8      	str	r0, [r7, #12]
 800f8ca:	60b9      	str	r1, [r7, #8]
 800f8cc:	607a      	str	r2, [r7, #4]
 800f8ce:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 800f8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8d6:	9301      	str	r3, [sp, #4]
 800f8d8:	6a3b      	ldr	r3, [r7, #32]
 800f8da:	9300      	str	r3, [sp, #0]
 800f8dc:	683b      	ldr	r3, [r7, #0]
 800f8de:	687a      	ldr	r2, [r7, #4]
 800f8e0:	68b9      	ldr	r1, [r7, #8]
 800f8e2:	68f8      	ldr	r0, [r7, #12]
 800f8e4:	f7ff ff3f 	bl	800f766 <VL53L1_preset_mode_timed_ranging>
 800f8e8:	4603      	mov	r3, r0
 800f8ea:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800f8ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d106      	bne.n	800f902 <VL53L1_preset_mode_low_power_auto_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800f8f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f8f6:	6839      	ldr	r1, [r7, #0]
 800f8f8:	68b8      	ldr	r0, [r7, #8]
 800f8fa:	f000 fe7b 	bl	80105f4 <VL53L1_config_low_power_auto_mode>
 800f8fe:	4603      	mov	r3, r0
 800f900:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800f902:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f906:	4618      	mov	r0, r3
 800f908:	3718      	adds	r7, #24
 800f90a:	46bd      	mov	sp, r7
 800f90c:	bd80      	pop	{r7, pc}

0800f90e <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800f90e:	b580      	push	{r7, lr}
 800f910:	b088      	sub	sp, #32
 800f912:	af02      	add	r7, sp, #8
 800f914:	60f8      	str	r0, [r7, #12]
 800f916:	60b9      	str	r1, [r7, #8]
 800f918:	607a      	str	r2, [r7, #4]
 800f91a:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f91c:	2300      	movs	r3, #0
 800f91e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 800f920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f922:	9301      	str	r3, [sp, #4]
 800f924:	6a3b      	ldr	r3, [r7, #32]
 800f926:	9300      	str	r3, [sp, #0]
 800f928:	683b      	ldr	r3, [r7, #0]
 800f92a:	687a      	ldr	r2, [r7, #4]
 800f92c:	68b9      	ldr	r1, [r7, #8]
 800f92e:	68f8      	ldr	r0, [r7, #12]
 800f930:	f7ff ff53 	bl	800f7da <VL53L1_preset_mode_timed_ranging_short_range>
 800f934:	4603      	mov	r3, r0
 800f936:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800f938:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d106      	bne.n	800f94e <VL53L1_preset_mode_low_power_auto_short_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800f940:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f942:	6839      	ldr	r1, [r7, #0]
 800f944:	68b8      	ldr	r0, [r7, #8]
 800f946:	f000 fe55 	bl	80105f4 <VL53L1_config_low_power_auto_mode>
 800f94a:	4603      	mov	r3, r0
 800f94c:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800f94e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f952:	4618      	mov	r0, r3
 800f954:	3718      	adds	r7, #24
 800f956:	46bd      	mov	sp, r7
 800f958:	bd80      	pop	{r7, pc}

0800f95a <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800f95a:	b580      	push	{r7, lr}
 800f95c:	b088      	sub	sp, #32
 800f95e:	af02      	add	r7, sp, #8
 800f960:	60f8      	str	r0, [r7, #12]
 800f962:	60b9      	str	r1, [r7, #8]
 800f964:	607a      	str	r2, [r7, #4]
 800f966:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f968:	2300      	movs	r3, #0
 800f96a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 800f96c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f96e:	9301      	str	r3, [sp, #4]
 800f970:	6a3b      	ldr	r3, [r7, #32]
 800f972:	9300      	str	r3, [sp, #0]
 800f974:	683b      	ldr	r3, [r7, #0]
 800f976:	687a      	ldr	r2, [r7, #4]
 800f978:	68b9      	ldr	r1, [r7, #8]
 800f97a:	68f8      	ldr	r0, [r7, #12]
 800f97c:	f7ff ff67 	bl	800f84e <VL53L1_preset_mode_timed_ranging_long_range>
 800f980:	4603      	mov	r3, r0
 800f982:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800f984:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d106      	bne.n	800f99a <VL53L1_preset_mode_low_power_auto_long_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800f98c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f98e:	6839      	ldr	r1, [r7, #0]
 800f990:	68b8      	ldr	r0, [r7, #8]
 800f992:	f000 fe2f 	bl	80105f4 <VL53L1_config_low_power_auto_mode>
 800f996:	4603      	mov	r3, r0
 800f998:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800f99a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f99e:	4618      	mov	r0, r3
 800f9a0:	3718      	adds	r7, #24
 800f9a2:	46bd      	mov	sp, r7
 800f9a4:	bd80      	pop	{r7, pc}

0800f9a6 <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800f9a6:	b580      	push	{r7, lr}
 800f9a8:	b088      	sub	sp, #32
 800f9aa:	af02      	add	r7, sp, #8
 800f9ac:	60f8      	str	r0, [r7, #12]
 800f9ae:	60b9      	str	r1, [r7, #8]
 800f9b0:	607a      	str	r2, [r7, #4]
 800f9b2:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800f9b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9ba:	9301      	str	r3, [sp, #4]
 800f9bc:	6a3b      	ldr	r3, [r7, #32]
 800f9be:	9300      	str	r3, [sp, #0]
 800f9c0:	683b      	ldr	r3, [r7, #0]
 800f9c2:	687a      	ldr	r2, [r7, #4]
 800f9c4:	68b9      	ldr	r1, [r7, #8]
 800f9c6:	68f8      	ldr	r0, [r7, #12]
 800f9c8:	f7ff fce3 	bl	800f392 <VL53L1_preset_mode_standard_ranging>
 800f9cc:	4603      	mov	r3, r0
 800f9ce:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800f9d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d116      	bne.n	800fa06 <VL53L1_preset_mode_singleshot_ranging+0x60>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800f9d8:	683b      	ldr	r3, [r7, #0]
 800f9da:	2200      	movs	r2, #0
 800f9dc:	749a      	strb	r2, [r3, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	22b1      	movs	r2, #177	; 0xb1
 800f9e8:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	2200      	movs	r2, #0
 800f9ee:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	22d4      	movs	r2, #212	; 0xd4
 800f9f4:	721a      	strb	r2, [r3, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800f9f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9f8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800f9fc:	683b      	ldr	r3, [r7, #0]
 800f9fe:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 800fa00:	6a3b      	ldr	r3, [r7, #32]
 800fa02:	2210      	movs	r2, #16
 800fa04:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT;
	}

	LOG_FUNCTION_END(status);

	return status;
 800fa06:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fa0a:	4618      	mov	r0, r3
 800fa0c:	3718      	adds	r7, #24
 800fa0e:	46bd      	mov	sp, r7
 800fa10:	bd80      	pop	{r7, pc}

0800fa12 <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800fa12:	b580      	push	{r7, lr}
 800fa14:	b088      	sub	sp, #32
 800fa16:	af02      	add	r7, sp, #8
 800fa18:	60f8      	str	r0, [r7, #12]
 800fa1a:	60b9      	str	r1, [r7, #8]
 800fa1c:	607a      	str	r2, [r7, #4]
 800fa1e:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_OLT
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800fa20:	2300      	movs	r3, #0
 800fa22:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800fa24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa26:	9301      	str	r3, [sp, #4]
 800fa28:	6a3b      	ldr	r3, [r7, #32]
 800fa2a:	9300      	str	r3, [sp, #0]
 800fa2c:	683b      	ldr	r3, [r7, #0]
 800fa2e:	687a      	ldr	r2, [r7, #4]
 800fa30:	68b9      	ldr	r1, [r7, #8]
 800fa32:	68f8      	ldr	r0, [r7, #12]
 800fa34:	f7ff fcad 	bl	800f392 <VL53L1_preset_mode_standard_ranging>
 800fa38:	4603      	mov	r3, r0
 800fa3a:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800fa3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d102      	bne.n	800fa4a <VL53L1_preset_mode_olt+0x38>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 800fa44:	6a3b      	ldr	r3, [r7, #32]
 800fa46:	2201      	movs	r2, #1
 800fa48:	705a      	strb	r2, [r3, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
 800fa4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fa4e:	4618      	mov	r0, r3
 800fa50:	3718      	adds	r7, #24
 800fa52:	46bd      	mov	sp, r7
 800fa54:	bd80      	pop	{r7, pc}

0800fa56 <VL53L1_init_version>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53L1_init_version(
	VL53L1_DEV        Dev)
{
 800fa56:	b480      	push	{r7}
 800fa58:	b085      	sub	sp, #20
 800fa5a:	af00      	add	r7, sp, #0
 800fa5c:	6078      	str	r0, [r7, #4]
	/**
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	2201      	movs	r2, #1
 800fa66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	2202      	movs	r2, #2
 800fa6e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	220d      	movs	r2, #13
 800fa76:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	f640 028e 	movw	r2, #2190	; 0x88e
 800fa80:	625a      	str	r2, [r3, #36]	; 0x24
}
 800fa82:	bf00      	nop
 800fa84:	3714      	adds	r7, #20
 800fa86:	46bd      	mov	sp, r7
 800fa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa8c:	4770      	bx	lr

0800fa8e <VL53L1_init_ll_driver_state>:


void  VL53L1_init_ll_driver_state(
	VL53L1_DEV         Dev,
	VL53L1_DeviceState device_state)
{
 800fa8e:	b480      	push	{r7}
 800fa90:	b085      	sub	sp, #20
 800fa92:	af00      	add	r7, sp, #0
 800fa94:	6078      	str	r0, [r7, #4]
 800fa96:	460b      	mov	r3, r1
 800fa98:	70fb      	strb	r3, [r7, #3]
	/**
	 * Initialise LL Driver state variables
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	60fb      	str	r3, [r7, #12]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	332c      	adds	r3, #44	; 0x2c
 800faa2:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 800faa4:	68bb      	ldr	r3, [r7, #8]
 800faa6:	78fa      	ldrb	r2, [r7, #3]
 800faa8:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 800faaa:	68bb      	ldr	r3, [r7, #8]
 800faac:	2200      	movs	r2, #0
 800faae:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800fab0:	68bb      	ldr	r3, [r7, #8]
 800fab2:	2202      	movs	r2, #2
 800fab4:	709a      	strb	r2, [r3, #2]
	pstate->cfg_timing_status = 0;
 800fab6:	68bb      	ldr	r3, [r7, #8]
 800fab8:	2200      	movs	r2, #0
 800faba:	70da      	strb	r2, [r3, #3]

	pstate->rd_device_state   = device_state;
 800fabc:	68bb      	ldr	r3, [r7, #8]
 800fabe:	78fa      	ldrb	r2, [r7, #3]
 800fac0:	711a      	strb	r2, [r3, #4]
	pstate->rd_stream_count   = 0;
 800fac2:	68bb      	ldr	r3, [r7, #8]
 800fac4:	2200      	movs	r2, #0
 800fac6:	715a      	strb	r2, [r3, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800fac8:	68bb      	ldr	r3, [r7, #8]
 800faca:	2202      	movs	r2, #2
 800facc:	719a      	strb	r2, [r3, #6]
	pstate->rd_timing_status  = 0;
 800face:	68bb      	ldr	r3, [r7, #8]
 800fad0:	2200      	movs	r2, #0
 800fad2:	71da      	strb	r2, [r3, #7]

}
 800fad4:	bf00      	nop
 800fad6:	3714      	adds	r7, #20
 800fad8:	46bd      	mov	sp, r7
 800fada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fade:	4770      	bx	lr

0800fae0 <VL53L1_update_ll_driver_rd_state>:


VL53L1_Error  VL53L1_update_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800fae0:	b480      	push	{r7}
 800fae2:	b087      	sub	sp, #28
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	6078      	str	r0, [r7, #4]
	 * VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC
	 * VL53L1_DEVICESTATE_RANGING_GATHER_DATA
	 * VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA
	 */

	VL53L1_Error        status  = VL53L1_ERROR_NONE;
 800fae8:	2300      	movs	r3, #0
 800faea:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	613b      	str	r3, [r7, #16]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800faf0:	693b      	ldr	r3, [r7, #16]
 800faf2:	332c      	adds	r3, #44	; 0x2c
 800faf4:	60fb      	str	r3, [r7, #12]

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 800faf6:	693b      	ldr	r3, [r7, #16]
 800faf8:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800fafc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d10c      	bne.n	800fb1e <VL53L1_update_ll_driver_rd_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	2203      	movs	r2, #3
 800fb08:	711a      	strb	r2, [r3, #4]
		pstate->rd_stream_count  = 0;
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	715a      	strb	r2, [r3, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	2202      	movs	r2, #2
 800fb14:	719a      	strb	r2, [r3, #6]
		pstate->rd_timing_status = 0;
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	2200      	movs	r2, #0
 800fb1a:	71da      	strb	r2, [r3, #7]
 800fb1c:	e060      	b.n	800fbe0 <VL53L1_update_ll_driver_rd_state+0x100>

		/*
		 * implement read stream count
		 */

		if (pstate->rd_stream_count == 0xFF) {
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	795b      	ldrb	r3, [r3, #5]
 800fb22:	2bff      	cmp	r3, #255	; 0xff
 800fb24:	d103      	bne.n	800fb2e <VL53L1_update_ll_driver_rd_state+0x4e>
			pstate->rd_stream_count = 0x80;
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	2280      	movs	r2, #128	; 0x80
 800fb2a:	715a      	strb	r2, [r3, #5]
 800fb2c:	e005      	b.n	800fb3a <VL53L1_update_ll_driver_rd_state+0x5a>
		} else {
			pstate->rd_stream_count++;
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	795b      	ldrb	r3, [r3, #5]
 800fb32:	3301      	adds	r3, #1
 800fb34:	b2da      	uxtb	r2, r3
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	715a      	strb	r2, [r3, #5]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	799b      	ldrb	r3, [r3, #6]
 800fb3e:	f083 0302 	eor.w	r3, r3, #2
 800fb42:	b2da      	uxtb	r2, r3
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	719a      	strb	r2, [r3, #6]

		/* Ok now ranging  */

		switch (pstate->rd_device_state) {
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	791b      	ldrb	r3, [r3, #4]
 800fb4c:	3b03      	subs	r3, #3
 800fb4e:	2b05      	cmp	r3, #5
 800fb50:	d839      	bhi.n	800fbc6 <VL53L1_update_ll_driver_rd_state+0xe6>
 800fb52:	a201      	add	r2, pc, #4	; (adr r2, 800fb58 <VL53L1_update_ll_driver_rd_state+0x78>)
 800fb54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb58:	0800fb71 	.word	0x0800fb71
 800fb5c:	0800fbc7 	.word	0x0800fbc7
 800fb60:	0800fbc7 	.word	0x0800fbc7
 800fb64:	0800fb9b 	.word	0x0800fb9b
 800fb68:	0800fba9 	.word	0x0800fba9
 800fb6c:	0800fbb1 	.word	0x0800fbb1

		case VL53L1_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 800fb70:	693b      	ldr	r3, [r7, #16]
 800fb72:	f893 31c6 	ldrb.w	r3, [r3, #454]	; 0x1c6
 800fb76:	f003 0302 	and.w	r3, r3, #2
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	dd03      	ble.n	800fb86 <VL53L1_update_ll_driver_rd_state+0xa6>
				VL53L1_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	2206      	movs	r2, #6
 800fb82:	711a      	strb	r2, [r3, #4]
 800fb84:	e002      	b.n	800fb8c <VL53L1_update_ll_driver_rd_state+0xac>
					VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				pstate->rd_device_state =
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	2208      	movs	r2, #8
 800fb8a:	711a      	strb	r2, [r3, #4]
					VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;
			}

			pstate->rd_stream_count  = 0;
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	2200      	movs	r2, #0
 800fb90:	715a      	strb	r2, [r3, #5]
			pstate->rd_timing_status = 0;
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	2200      	movs	r2, #0
 800fb96:	71da      	strb	r2, [r3, #7]

		break;
 800fb98:	e022      	b.n	800fbe0 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC:

			pstate->rd_stream_count = 0;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	715a      	strb	r2, [r3, #5]
			pstate->rd_device_state =
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	2208      	movs	r2, #8
 800fba4:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800fba6:	e01b      	b.n	800fbe0 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_GATHER_DATA:

			pstate->rd_device_state =
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	2208      	movs	r2, #8
 800fbac:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800fbae:	e017      	b.n	800fbe0 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA:

			pstate->rd_timing_status ^= 0x01;
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	79db      	ldrb	r3, [r3, #7]
 800fbb4:	f083 0301 	eor.w	r3, r3, #1
 800fbb8:	b2da      	uxtb	r2, r3
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	71da      	strb	r2, [r3, #7]

			pstate->rd_device_state =
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	2208      	movs	r2, #8
 800fbc2:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800fbc4:	e00c      	b.n	800fbe0 <VL53L1_update_ll_driver_rd_state+0x100>

		default:

			pstate->rd_device_state  =
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	2203      	movs	r2, #3
 800fbca:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	2200      	movs	r2, #0
 800fbd0:	715a      	strb	r2, [r3, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	2202      	movs	r2, #2
 800fbd6:	719a      	strb	r2, [r3, #6]
			pstate->rd_timing_status = 0;
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	2200      	movs	r2, #0
 800fbdc:	71da      	strb	r2, [r3, #7]

		break;
 800fbde:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800fbe0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fbe4:	4618      	mov	r0, r3
 800fbe6:	371c      	adds	r7, #28
 800fbe8:	46bd      	mov	sp, r7
 800fbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbee:	4770      	bx	lr

0800fbf0 <VL53L1_check_ll_driver_rd_state>:


VL53L1_Error VL53L1_check_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800fbf0:	b480      	push	{r7}
 800fbf2:	b089      	sub	sp, #36	; 0x24
 800fbf4:	af00      	add	r7, sp, #0
 800fbf6:	6078      	str	r0, [r7, #4]
	 * matches the state and stream count received from the device
	 *
	 * Check is only use in back to back mode
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t  *pdev =
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 800fc00:	69bb      	ldr	r3, [r7, #24]
 800fc02:	332c      	adds	r3, #44	; 0x2c
 800fc04:	617b      	str	r3, [r7, #20]
	VL53L1_system_results_t   *psys_results = &(pdev->sys_results);
 800fc06:	69bb      	ldr	r3, [r7, #24]
 800fc08:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800fc0c:	613b      	str	r3, [r7, #16]

	uint8_t   device_range_status   = 0;
 800fc0e:	2300      	movs	r3, #0
 800fc10:	73fb      	strb	r3, [r7, #15]
	uint8_t   device_stream_count   = 0;
 800fc12:	2300      	movs	r3, #0
 800fc14:	73bb      	strb	r3, [r7, #14]
	uint8_t   device_gph_id         = 0;
 800fc16:	2300      	movs	r3, #0
 800fc18:	737b      	strb	r3, [r7, #13]
#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	device_range_status =
			psys_results->result__range_status &
 800fc1a:	693b      	ldr	r3, [r7, #16]
 800fc1c:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 800fc1e:	f003 031f 	and.w	r3, r3, #31
 800fc22:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 800fc24:	693b      	ldr	r3, [r7, #16]
 800fc26:	78db      	ldrb	r3, [r3, #3]
 800fc28:	73bb      	strb	r3, [r7, #14]

	/* load the correct GPH ID */
	device_gph_id = (psys_results->result__interrupt_status &
 800fc2a:	693b      	ldr	r3, [r7, #16]
 800fc2c:	781b      	ldrb	r3, [r3, #0]
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 800fc2e:	111b      	asrs	r3, r3, #4
 800fc30:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 800fc32:	f003 0302 	and.w	r3, r3, #2
 800fc36:	737b      	strb	r3, [r7, #13]

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 800fc38:	69bb      	ldr	r3, [r7, #24]
 800fc3a:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800fc3e:	f003 0320 	and.w	r3, r3, #32
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d017      	beq.n	800fc76 <VL53L1_check_ll_driver_rd_state+0x86>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 800fc46:	697b      	ldr	r3, [r7, #20]
 800fc48:	791b      	ldrb	r3, [r3, #4]
 800fc4a:	2b06      	cmp	r3, #6
 800fc4c:	d105      	bne.n	800fc5a <VL53L1_check_ll_driver_rd_state+0x6a>
			VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

			if (device_range_status !=
 800fc4e:	7bfb      	ldrb	r3, [r7, #15]
 800fc50:	2b12      	cmp	r3, #18
 800fc52:	d010      	beq.n	800fc76 <VL53L1_check_ll_driver_rd_state+0x86>
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 800fc54:	23ef      	movs	r3, #239	; 0xef
 800fc56:	77fb      	strb	r3, [r7, #31]
 800fc58:	e00d      	b.n	800fc76 <VL53L1_check_ll_driver_rd_state+0x86>
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 800fc5a:	697b      	ldr	r3, [r7, #20]
 800fc5c:	795b      	ldrb	r3, [r3, #5]
 800fc5e:	7bba      	ldrb	r2, [r7, #14]
 800fc60:	429a      	cmp	r2, r3
 800fc62:	d001      	beq.n	800fc68 <VL53L1_check_ll_driver_rd_state+0x78>
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 800fc64:	23ee      	movs	r3, #238	; 0xee
 800fc66:	77fb      	strb	r3, [r7, #31]

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 800fc68:	697b      	ldr	r3, [r7, #20]
 800fc6a:	799b      	ldrb	r3, [r3, #6]
 800fc6c:	7b7a      	ldrb	r2, [r7, #13]
 800fc6e:	429a      	cmp	r2, r3
 800fc70:	d001      	beq.n	800fc76 <VL53L1_check_ll_driver_rd_state+0x86>
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 800fc72:	23ed      	movs	r3, #237	; 0xed
 800fc74:	77fb      	strb	r3, [r7, #31]

	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
 800fc76:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	3724      	adds	r7, #36	; 0x24
 800fc7e:	46bd      	mov	sp, r7
 800fc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc84:	4770      	bx	lr

0800fc86 <VL53L1_update_ll_driver_cfg_state>:


VL53L1_Error  VL53L1_update_ll_driver_cfg_state(
	VL53L1_DEV         Dev)
{
 800fc86:	b480      	push	{r7}
 800fc88:	b087      	sub	sp, #28
 800fc8a:	af00      	add	r7, sp, #0
 800fc8c:	6078      	str	r0, [r7, #4]
	/**
	 * State machine for configuration device state
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800fc8e:	2300      	movs	r3, #0
 800fc90:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t  *pdev =
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800fc96:	693b      	ldr	r3, [r7, #16]
 800fc98:	332c      	adds	r3, #44	; 0x2c
 800fc9a:	60fb      	str	r3, [r7, #12]
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 800fc9c:	693b      	ldr	r3, [r7, #16]
 800fc9e:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800fca2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d10c      	bne.n	800fcc4 <VL53L1_update_ll_driver_cfg_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	2203      	movs	r2, #3
 800fcae:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	705a      	strb	r2, [r3, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	2202      	movs	r2, #2
 800fcba:	709a      	strb	r2, [r3, #2]
		pstate->cfg_timing_status = 0;
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	2200      	movs	r2, #0
 800fcc0:	70da      	strb	r2, [r3, #3]
 800fcc2:	e03e      	b.n	800fd42 <VL53L1_update_ll_driver_cfg_state+0xbc>

		/*
		 * implement configuration stream count
		 */

		if (pstate->cfg_stream_count == 0xFF) {
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	785b      	ldrb	r3, [r3, #1]
 800fcc8:	2bff      	cmp	r3, #255	; 0xff
 800fcca:	d103      	bne.n	800fcd4 <VL53L1_update_ll_driver_cfg_state+0x4e>
			pstate->cfg_stream_count = 0x80;
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	2280      	movs	r2, #128	; 0x80
 800fcd0:	705a      	strb	r2, [r3, #1]
 800fcd2:	e005      	b.n	800fce0 <VL53L1_update_ll_driver_cfg_state+0x5a>
		} else {
			pstate->cfg_stream_count++;
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	785b      	ldrb	r3, [r3, #1]
 800fcd8:	3301      	adds	r3, #1
 800fcda:	b2da      	uxtb	r2, r3
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	705a      	strb	r2, [r3, #1]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	789b      	ldrb	r3, [r3, #2]
 800fce4:	f083 0302 	eor.w	r3, r3, #2
 800fce8:	b2da      	uxtb	r2, r3
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	709a      	strb	r2, [r3, #2]

		/*
		 * Implement configuration state machine
		 */

		switch (pstate->cfg_device_state) {
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	781b      	ldrb	r3, [r3, #0]
 800fcf2:	2b03      	cmp	r3, #3
 800fcf4:	d002      	beq.n	800fcfc <VL53L1_update_ll_driver_cfg_state+0x76>
 800fcf6:	2b04      	cmp	r3, #4
 800fcf8:	d00e      	beq.n	800fd18 <VL53L1_update_ll_driver_cfg_state+0x92>
 800fcfa:	e015      	b.n	800fd28 <VL53L1_update_ll_driver_cfg_state+0xa2>

		case VL53L1_DEVICESTATE_SW_STANDBY:

			pstate->cfg_timing_status ^= 0x01;
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	78db      	ldrb	r3, [r3, #3]
 800fd00:	f083 0301 	eor.w	r3, r3, #1
 800fd04:	b2da      	uxtb	r2, r3
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	2201      	movs	r2, #1
 800fd0e:	705a      	strb	r2, [r3, #1]

			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	2204      	movs	r2, #4
 800fd14:	701a      	strb	r2, [r3, #0]
		break;
 800fd16:	e014      	b.n	800fd42 <VL53L1_update_ll_driver_cfg_state+0xbc>

		case VL53L1_DEVICESTATE_RANGING_DSS_AUTO:

			pstate->cfg_timing_status ^= 0x01;
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	78db      	ldrb	r3, [r3, #3]
 800fd1c:	f083 0301 	eor.w	r3, r3, #1
 800fd20:	b2da      	uxtb	r2, r3
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	70da      	strb	r2, [r3, #3]

		break;
 800fd26:	e00c      	b.n	800fd42 <VL53L1_update_ll_driver_cfg_state+0xbc>

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	2203      	movs	r2, #3
 800fd2c:	701a      	strb	r2, [r3, #0]
			pstate->cfg_stream_count = 0;
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	2200      	movs	r2, #0
 800fd32:	705a      	strb	r2, [r3, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800fd34:	68fb      	ldr	r3, [r7, #12]
 800fd36:	2202      	movs	r2, #2
 800fd38:	709a      	strb	r2, [r3, #2]
			pstate->cfg_timing_status = 0;
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	2200      	movs	r2, #0
 800fd3e:	70da      	strb	r2, [r3, #3]

		break;
 800fd40:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800fd42:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fd46:	4618      	mov	r0, r3
 800fd48:	371c      	adds	r7, #28
 800fd4a:	46bd      	mov	sp, r7
 800fd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd50:	4770      	bx	lr

0800fd52 <VL53L1_copy_rtn_good_spads_to_buffer>:


void VL53L1_copy_rtn_good_spads_to_buffer(
	VL53L1_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 800fd52:	b480      	push	{r7}
 800fd54:	b083      	sub	sp, #12
 800fd56:	af00      	add	r7, sp, #0
 800fd58:	6078      	str	r0, [r7, #4]
 800fd5a:	6039      	str	r1, [r7, #0]
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	7c1a      	ldrb	r2, [r3, #16]
 800fd60:	683b      	ldr	r3, [r7, #0]
 800fd62:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 800fd64:	683b      	ldr	r3, [r7, #0]
 800fd66:	3301      	adds	r3, #1
 800fd68:	687a      	ldr	r2, [r7, #4]
 800fd6a:	7c52      	ldrb	r2, [r2, #17]
 800fd6c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 800fd6e:	683b      	ldr	r3, [r7, #0]
 800fd70:	3302      	adds	r3, #2
 800fd72:	687a      	ldr	r2, [r7, #4]
 800fd74:	7c92      	ldrb	r2, [r2, #18]
 800fd76:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 800fd78:	683b      	ldr	r3, [r7, #0]
 800fd7a:	3303      	adds	r3, #3
 800fd7c:	687a      	ldr	r2, [r7, #4]
 800fd7e:	7cd2      	ldrb	r2, [r2, #19]
 800fd80:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 800fd82:	683b      	ldr	r3, [r7, #0]
 800fd84:	3304      	adds	r3, #4
 800fd86:	687a      	ldr	r2, [r7, #4]
 800fd88:	7d12      	ldrb	r2, [r2, #20]
 800fd8a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 800fd8c:	683b      	ldr	r3, [r7, #0]
 800fd8e:	3305      	adds	r3, #5
 800fd90:	687a      	ldr	r2, [r7, #4]
 800fd92:	7d52      	ldrb	r2, [r2, #21]
 800fd94:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 800fd96:	683b      	ldr	r3, [r7, #0]
 800fd98:	3306      	adds	r3, #6
 800fd9a:	687a      	ldr	r2, [r7, #4]
 800fd9c:	7d92      	ldrb	r2, [r2, #22]
 800fd9e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 800fda0:	683b      	ldr	r3, [r7, #0]
 800fda2:	3307      	adds	r3, #7
 800fda4:	687a      	ldr	r2, [r7, #4]
 800fda6:	7dd2      	ldrb	r2, [r2, #23]
 800fda8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 800fdaa:	683b      	ldr	r3, [r7, #0]
 800fdac:	3308      	adds	r3, #8
 800fdae:	687a      	ldr	r2, [r7, #4]
 800fdb0:	7e12      	ldrb	r2, [r2, #24]
 800fdb2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 800fdb4:	683b      	ldr	r3, [r7, #0]
 800fdb6:	3309      	adds	r3, #9
 800fdb8:	687a      	ldr	r2, [r7, #4]
 800fdba:	7e52      	ldrb	r2, [r2, #25]
 800fdbc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 800fdbe:	683b      	ldr	r3, [r7, #0]
 800fdc0:	330a      	adds	r3, #10
 800fdc2:	687a      	ldr	r2, [r7, #4]
 800fdc4:	7e92      	ldrb	r2, [r2, #26]
 800fdc6:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 800fdc8:	683b      	ldr	r3, [r7, #0]
 800fdca:	330b      	adds	r3, #11
 800fdcc:	687a      	ldr	r2, [r7, #4]
 800fdce:	7ed2      	ldrb	r2, [r2, #27]
 800fdd0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 800fdd2:	683b      	ldr	r3, [r7, #0]
 800fdd4:	330c      	adds	r3, #12
 800fdd6:	687a      	ldr	r2, [r7, #4]
 800fdd8:	7f12      	ldrb	r2, [r2, #28]
 800fdda:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 800fddc:	683b      	ldr	r3, [r7, #0]
 800fdde:	330d      	adds	r3, #13
 800fde0:	687a      	ldr	r2, [r7, #4]
 800fde2:	7f52      	ldrb	r2, [r2, #29]
 800fde4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 800fde6:	683b      	ldr	r3, [r7, #0]
 800fde8:	330e      	adds	r3, #14
 800fdea:	687a      	ldr	r2, [r7, #4]
 800fdec:	7f92      	ldrb	r2, [r2, #30]
 800fdee:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 800fdf0:	683b      	ldr	r3, [r7, #0]
 800fdf2:	330f      	adds	r3, #15
 800fdf4:	687a      	ldr	r2, [r7, #4]
 800fdf6:	7fd2      	ldrb	r2, [r2, #31]
 800fdf8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 800fdfa:	683b      	ldr	r3, [r7, #0]
 800fdfc:	3310      	adds	r3, #16
 800fdfe:	687a      	ldr	r2, [r7, #4]
 800fe00:	f892 2020 	ldrb.w	r2, [r2, #32]
 800fe04:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 800fe06:	683b      	ldr	r3, [r7, #0]
 800fe08:	3311      	adds	r3, #17
 800fe0a:	687a      	ldr	r2, [r7, #4]
 800fe0c:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800fe10:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 800fe12:	683b      	ldr	r3, [r7, #0]
 800fe14:	3312      	adds	r3, #18
 800fe16:	687a      	ldr	r2, [r7, #4]
 800fe18:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 800fe1c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 800fe1e:	683b      	ldr	r3, [r7, #0]
 800fe20:	3313      	adds	r3, #19
 800fe22:	687a      	ldr	r2, [r7, #4]
 800fe24:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 800fe28:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 800fe2a:	683b      	ldr	r3, [r7, #0]
 800fe2c:	3314      	adds	r3, #20
 800fe2e:	687a      	ldr	r2, [r7, #4]
 800fe30:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800fe34:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 800fe36:	683b      	ldr	r3, [r7, #0]
 800fe38:	3315      	adds	r3, #21
 800fe3a:	687a      	ldr	r2, [r7, #4]
 800fe3c:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800fe40:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 800fe42:	683b      	ldr	r3, [r7, #0]
 800fe44:	3316      	adds	r3, #22
 800fe46:	687a      	ldr	r2, [r7, #4]
 800fe48:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800fe4c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 800fe4e:	683b      	ldr	r3, [r7, #0]
 800fe50:	3317      	adds	r3, #23
 800fe52:	687a      	ldr	r2, [r7, #4]
 800fe54:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 800fe58:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 800fe5a:	683b      	ldr	r3, [r7, #0]
 800fe5c:	3318      	adds	r3, #24
 800fe5e:	687a      	ldr	r2, [r7, #4]
 800fe60:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 800fe64:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 800fe66:	683b      	ldr	r3, [r7, #0]
 800fe68:	3319      	adds	r3, #25
 800fe6a:	687a      	ldr	r2, [r7, #4]
 800fe6c:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 800fe70:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 800fe72:	683b      	ldr	r3, [r7, #0]
 800fe74:	331a      	adds	r3, #26
 800fe76:	687a      	ldr	r2, [r7, #4]
 800fe78:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 800fe7c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 800fe7e:	683b      	ldr	r3, [r7, #0]
 800fe80:	331b      	adds	r3, #27
 800fe82:	687a      	ldr	r2, [r7, #4]
 800fe84:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 800fe88:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 800fe8a:	683b      	ldr	r3, [r7, #0]
 800fe8c:	331c      	adds	r3, #28
 800fe8e:	687a      	ldr	r2, [r7, #4]
 800fe90:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800fe94:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 800fe96:	683b      	ldr	r3, [r7, #0]
 800fe98:	331d      	adds	r3, #29
 800fe9a:	687a      	ldr	r2, [r7, #4]
 800fe9c:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800fea0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	331e      	adds	r3, #30
 800fea6:	687a      	ldr	r2, [r7, #4]
 800fea8:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 800feac:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 800feae:	683b      	ldr	r3, [r7, #0]
 800feb0:	331f      	adds	r3, #31
 800feb2:	687a      	ldr	r2, [r7, #4]
 800feb4:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 800feb8:	701a      	strb	r2, [r3, #0]
}
 800feba:	bf00      	nop
 800febc:	370c      	adds	r7, #12
 800febe:	46bd      	mov	sp, r7
 800fec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec4:	4770      	bx	lr

0800fec6 <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800fec6:	b480      	push	{r7}
 800fec8:	b085      	sub	sp, #20
 800feca:	af00      	add	r7, sp, #0
 800fecc:	4603      	mov	r3, r0
 800fece:	603a      	str	r2, [r7, #0]
 800fed0:	80fb      	strh	r3, [r7, #6]
 800fed2:	460b      	mov	r3, r1
 800fed4:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a uint16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800fed6:	2300      	movs	r3, #0
 800fed8:	81fb      	strh	r3, [r7, #14]
	uint16_t   data = 0;
 800feda:	2300      	movs	r3, #0
 800fedc:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800fede:	88fb      	ldrh	r3, [r7, #6]
 800fee0:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800fee2:	2300      	movs	r3, #0
 800fee4:	81fb      	strh	r3, [r7, #14]
 800fee6:	e00e      	b.n	800ff06 <VL53L1_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800fee8:	88ba      	ldrh	r2, [r7, #4]
 800feea:	89fb      	ldrh	r3, [r7, #14]
 800feec:	1ad3      	subs	r3, r2, r3
 800feee:	3b01      	subs	r3, #1
 800fef0:	683a      	ldr	r2, [r7, #0]
 800fef2:	4413      	add	r3, r2
 800fef4:	89ba      	ldrh	r2, [r7, #12]
 800fef6:	b2d2      	uxtb	r2, r2
 800fef8:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800fefa:	89bb      	ldrh	r3, [r7, #12]
 800fefc:	0a1b      	lsrs	r3, r3, #8
 800fefe:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800ff00:	89fb      	ldrh	r3, [r7, #14]
 800ff02:	3301      	adds	r3, #1
 800ff04:	81fb      	strh	r3, [r7, #14]
 800ff06:	89fa      	ldrh	r2, [r7, #14]
 800ff08:	88bb      	ldrh	r3, [r7, #4]
 800ff0a:	429a      	cmp	r2, r3
 800ff0c:	d3ec      	bcc.n	800fee8 <VL53L1_i2c_encode_uint16_t+0x22>
	}
}
 800ff0e:	bf00      	nop
 800ff10:	bf00      	nop
 800ff12:	3714      	adds	r7, #20
 800ff14:	46bd      	mov	sp, r7
 800ff16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff1a:	4770      	bx	lr

0800ff1c <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800ff1c:	b480      	push	{r7}
 800ff1e:	b085      	sub	sp, #20
 800ff20:	af00      	add	r7, sp, #0
 800ff22:	4603      	mov	r3, r0
 800ff24:	6039      	str	r1, [r7, #0]
 800ff26:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 800ff28:	2300      	movs	r3, #0
 800ff2a:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0) {
 800ff2c:	e00a      	b.n	800ff44 <VL53L1_i2c_decode_uint16_t+0x28>
		value = (value << 8) | (uint16_t)*pbuffer++;
 800ff2e:	89fb      	ldrh	r3, [r7, #14]
 800ff30:	021b      	lsls	r3, r3, #8
 800ff32:	b21a      	sxth	r2, r3
 800ff34:	683b      	ldr	r3, [r7, #0]
 800ff36:	1c59      	adds	r1, r3, #1
 800ff38:	6039      	str	r1, [r7, #0]
 800ff3a:	781b      	ldrb	r3, [r3, #0]
 800ff3c:	b21b      	sxth	r3, r3
 800ff3e:	4313      	orrs	r3, r2
 800ff40:	b21b      	sxth	r3, r3
 800ff42:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800ff44:	88fb      	ldrh	r3, [r7, #6]
 800ff46:	1e5a      	subs	r2, r3, #1
 800ff48:	80fa      	strh	r2, [r7, #6]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d1ef      	bne.n	800ff2e <VL53L1_i2c_decode_uint16_t+0x12>
	}

	return value;
 800ff4e:	89fb      	ldrh	r3, [r7, #14]
}
 800ff50:	4618      	mov	r0, r3
 800ff52:	3714      	adds	r7, #20
 800ff54:	46bd      	mov	sp, r7
 800ff56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff5a:	4770      	bx	lr

0800ff5c <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800ff5c:	b480      	push	{r7}
 800ff5e:	b085      	sub	sp, #20
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	4603      	mov	r3, r0
 800ff64:	603a      	str	r2, [r7, #0]
 800ff66:	80fb      	strh	r3, [r7, #6]
 800ff68:	460b      	mov	r3, r1
 800ff6a:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a int16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800ff6c:	2300      	movs	r3, #0
 800ff6e:	81fb      	strh	r3, [r7, #14]
	int16_t    data = 0;
 800ff70:	2300      	movs	r3, #0
 800ff72:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800ff74:	88fb      	ldrh	r3, [r7, #6]
 800ff76:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800ff78:	2300      	movs	r3, #0
 800ff7a:	81fb      	strh	r3, [r7, #14]
 800ff7c:	e00f      	b.n	800ff9e <VL53L1_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800ff7e:	88ba      	ldrh	r2, [r7, #4]
 800ff80:	89fb      	ldrh	r3, [r7, #14]
 800ff82:	1ad3      	subs	r3, r2, r3
 800ff84:	3b01      	subs	r3, #1
 800ff86:	683a      	ldr	r2, [r7, #0]
 800ff88:	4413      	add	r3, r2
 800ff8a:	89ba      	ldrh	r2, [r7, #12]
 800ff8c:	b2d2      	uxtb	r2, r2
 800ff8e:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800ff90:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800ff94:	121b      	asrs	r3, r3, #8
 800ff96:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800ff98:	89fb      	ldrh	r3, [r7, #14]
 800ff9a:	3301      	adds	r3, #1
 800ff9c:	81fb      	strh	r3, [r7, #14]
 800ff9e:	89fa      	ldrh	r2, [r7, #14]
 800ffa0:	88bb      	ldrh	r3, [r7, #4]
 800ffa2:	429a      	cmp	r2, r3
 800ffa4:	d3eb      	bcc.n	800ff7e <VL53L1_i2c_encode_int16_t+0x22>
	}
}
 800ffa6:	bf00      	nop
 800ffa8:	bf00      	nop
 800ffaa:	3714      	adds	r7, #20
 800ffac:	46bd      	mov	sp, r7
 800ffae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb2:	4770      	bx	lr

0800ffb4 <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800ffb4:	b480      	push	{r7}
 800ffb6:	b085      	sub	sp, #20
 800ffb8:	af00      	add	r7, sp, #0
 800ffba:	4603      	mov	r3, r0
 800ffbc:	6039      	str	r1, [r7, #0]
 800ffbe:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int16_t    value = 0x00;
 800ffc0:	2300      	movs	r3, #0
 800ffc2:	81fb      	strh	r3, [r7, #14]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800ffc4:	683b      	ldr	r3, [r7, #0]
 800ffc6:	781b      	ldrb	r3, [r3, #0]
 800ffc8:	b25b      	sxtb	r3, r3
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	da0e      	bge.n	800ffec <VL53L1_i2c_decode_int16_t+0x38>
		value = 0xFFFF;
 800ffce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ffd2:	81fb      	strh	r3, [r7, #14]
	}

	while (count-- > 0) {
 800ffd4:	e00a      	b.n	800ffec <VL53L1_i2c_decode_int16_t+0x38>
		value = (value << 8) | (int16_t)*pbuffer++;
 800ffd6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ffda:	021b      	lsls	r3, r3, #8
 800ffdc:	b21a      	sxth	r2, r3
 800ffde:	683b      	ldr	r3, [r7, #0]
 800ffe0:	1c59      	adds	r1, r3, #1
 800ffe2:	6039      	str	r1, [r7, #0]
 800ffe4:	781b      	ldrb	r3, [r3, #0]
 800ffe6:	b21b      	sxth	r3, r3
 800ffe8:	4313      	orrs	r3, r2
 800ffea:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800ffec:	88fb      	ldrh	r3, [r7, #6]
 800ffee:	1e5a      	subs	r2, r3, #1
 800fff0:	80fa      	strh	r2, [r7, #6]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d1ef      	bne.n	800ffd6 <VL53L1_i2c_decode_int16_t+0x22>
	}

	return value;
 800fff6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800fffa:	4618      	mov	r0, r3
 800fffc:	3714      	adds	r7, #20
 800fffe:	46bd      	mov	sp, r7
 8010000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010004:	4770      	bx	lr

08010006 <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8010006:	b480      	push	{r7}
 8010008:	b087      	sub	sp, #28
 801000a:	af00      	add	r7, sp, #0
 801000c:	60f8      	str	r0, [r7, #12]
 801000e:	460b      	mov	r3, r1
 8010010:	607a      	str	r2, [r7, #4]
 8010012:	817b      	strh	r3, [r7, #10]
	/*
	 * Encodes a uint32_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 8010014:	2300      	movs	r3, #0
 8010016:	82fb      	strh	r3, [r7, #22]
	uint32_t   data = 0;
 8010018:	2300      	movs	r3, #0
 801001a:	613b      	str	r3, [r7, #16]

	data =  ip_value;
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count ; i++) {
 8010020:	2300      	movs	r3, #0
 8010022:	82fb      	strh	r3, [r7, #22]
 8010024:	e00e      	b.n	8010044 <VL53L1_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8010026:	897a      	ldrh	r2, [r7, #10]
 8010028:	8afb      	ldrh	r3, [r7, #22]
 801002a:	1ad3      	subs	r3, r2, r3
 801002c:	3b01      	subs	r3, #1
 801002e:	687a      	ldr	r2, [r7, #4]
 8010030:	4413      	add	r3, r2
 8010032:	693a      	ldr	r2, [r7, #16]
 8010034:	b2d2      	uxtb	r2, r2
 8010036:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 8010038:	693b      	ldr	r3, [r7, #16]
 801003a:	0a1b      	lsrs	r3, r3, #8
 801003c:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count ; i++) {
 801003e:	8afb      	ldrh	r3, [r7, #22]
 8010040:	3301      	adds	r3, #1
 8010042:	82fb      	strh	r3, [r7, #22]
 8010044:	8afa      	ldrh	r2, [r7, #22]
 8010046:	897b      	ldrh	r3, [r7, #10]
 8010048:	429a      	cmp	r2, r3
 801004a:	d3ec      	bcc.n	8010026 <VL53L1_i2c_encode_uint32_t+0x20>
	}
}
 801004c:	bf00      	nop
 801004e:	bf00      	nop
 8010050:	371c      	adds	r7, #28
 8010052:	46bd      	mov	sp, r7
 8010054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010058:	4770      	bx	lr

0801005a <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 801005a:	b480      	push	{r7}
 801005c:	b085      	sub	sp, #20
 801005e:	af00      	add	r7, sp, #0
 8010060:	4603      	mov	r3, r0
 8010062:	6039      	str	r1, [r7, #0]
 8010064:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 8010066:	2300      	movs	r3, #0
 8010068:	60fb      	str	r3, [r7, #12]

	while (count-- > 0) {
 801006a:	e007      	b.n	801007c <VL53L1_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	021a      	lsls	r2, r3, #8
 8010070:	683b      	ldr	r3, [r7, #0]
 8010072:	1c59      	adds	r1, r3, #1
 8010074:	6039      	str	r1, [r7, #0]
 8010076:	781b      	ldrb	r3, [r3, #0]
 8010078:	4313      	orrs	r3, r2
 801007a:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 801007c:	88fb      	ldrh	r3, [r7, #6]
 801007e:	1e5a      	subs	r2, r3, #1
 8010080:	80fa      	strh	r2, [r7, #6]
 8010082:	2b00      	cmp	r3, #0
 8010084:	d1f2      	bne.n	801006c <VL53L1_i2c_decode_uint32_t+0x12>
	}

	return value;
 8010086:	68fb      	ldr	r3, [r7, #12]
}
 8010088:	4618      	mov	r0, r3
 801008a:	3714      	adds	r7, #20
 801008c:	46bd      	mov	sp, r7
 801008e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010092:	4770      	bx	lr

08010094 <VL53L1_i2c_decode_int32_t>:
}

int32_t VL53L1_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8010094:	b480      	push	{r7}
 8010096:	b085      	sub	sp, #20
 8010098:	af00      	add	r7, sp, #0
 801009a:	4603      	mov	r3, r0
 801009c:	6039      	str	r1, [r7, #0]
 801009e:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int32_t    value = 0x00;
 80100a0:	2300      	movs	r3, #0
 80100a2:	60fb      	str	r3, [r7, #12]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 80100a4:	683b      	ldr	r3, [r7, #0]
 80100a6:	781b      	ldrb	r3, [r3, #0]
 80100a8:	b25b      	sxtb	r3, r3
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	da0b      	bge.n	80100c6 <VL53L1_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 80100ae:	f04f 33ff 	mov.w	r3, #4294967295
 80100b2:	60fb      	str	r3, [r7, #12]
	}

	while (count-- > 0) {
 80100b4:	e007      	b.n	80100c6 <VL53L1_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	021a      	lsls	r2, r3, #8
 80100ba:	683b      	ldr	r3, [r7, #0]
 80100bc:	1c59      	adds	r1, r3, #1
 80100be:	6039      	str	r1, [r7, #0]
 80100c0:	781b      	ldrb	r3, [r3, #0]
 80100c2:	4313      	orrs	r3, r2
 80100c4:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 80100c6:	88fb      	ldrh	r3, [r7, #6]
 80100c8:	1e5a      	subs	r2, r3, #1
 80100ca:	80fa      	strh	r2, [r7, #6]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d1f2      	bne.n	80100b6 <VL53L1_i2c_decode_int32_t+0x22>
	}

	return value;
 80100d0:	68fb      	ldr	r3, [r7, #12]
}
 80100d2:	4618      	mov	r0, r3
 80100d4:	3714      	adds	r7, #20
 80100d6:	46bd      	mov	sp, r7
 80100d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100dc:	4770      	bx	lr

080100de <VL53L1_set_powerforce_register>:


VL53L1_Error VL53L1_set_powerforce_register(
	VL53L1_DEV    Dev,
	uint8_t       value)
{
 80100de:	b580      	push	{r7, lr}
 80100e0:	b084      	sub	sp, #16
 80100e2:	af00      	add	r7, sp, #0
 80100e4:	6078      	str	r0, [r7, #4]
 80100e6:	460b      	mov	r3, r1
 80100e8:	70fb      	strb	r3, [r7, #3]
	/*
	 * Set power force register
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 80100ea:	2300      	movs	r3, #0
 80100ec:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.power_management__go1_power_force = value;
 80100f2:	68bb      	ldr	r3, [r7, #8]
 80100f4:	78fa      	ldrb	r2, [r7, #3]
 80100f6:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8

	status = VL53L1_WrByte(
 80100fa:	68bb      	ldr	r3, [r7, #8]
 80100fc:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 8010100:	461a      	mov	r2, r3
 8010102:	2183      	movs	r1, #131	; 0x83
 8010104:	6878      	ldr	r0, [r7, #4]
 8010106:	f001 fd0d 	bl	8011b24 <VL53L1_WrByte>
 801010a:	4603      	mov	r3, r0
 801010c:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_POWER_MANAGEMENT__GO1_POWER_FORCE,
			pdev->sys_ctrl.power_management__go1_power_force);

	return status;
 801010e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010112:	4618      	mov	r0, r3
 8010114:	3710      	adds	r7, #16
 8010116:	46bd      	mov	sp, r7
 8010118:	bd80      	pop	{r7, pc}

0801011a <VL53L1_enable_powerforce>:


VL53L1_Error VL53L1_enable_powerforce(
	VL53L1_DEV    Dev)
{
 801011a:	b580      	push	{r7, lr}
 801011c:	b084      	sub	sp, #16
 801011e:	af00      	add	r7, sp, #0
 8010120:	6078      	str	r0, [r7, #4]
	/*
	 * Enable power force
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8010122:	2300      	movs	r3, #0
 8010124:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53L1_set_powerforce_register(Dev, 0x01);
 8010126:	2101      	movs	r1, #1
 8010128:	6878      	ldr	r0, [r7, #4]
 801012a:	f7ff ffd8 	bl	80100de <VL53L1_set_powerforce_register>
 801012e:	4603      	mov	r3, r0
 8010130:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 8010132:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010136:	4618      	mov	r0, r3
 8010138:	3710      	adds	r7, #16
 801013a:	46bd      	mov	sp, r7
 801013c:	bd80      	pop	{r7, pc}

0801013e <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 801013e:	b580      	push	{r7, lr}
 8010140:	b086      	sub	sp, #24
 8010142:	af00      	add	r7, sp, #0
 8010144:	4603      	mov	r3, r0
 8010146:	460a      	mov	r2, r1
 8010148:	80fb      	strh	r3, [r7, #6]
 801014a:	4613      	mov	r3, r2
 801014c:	717b      	strb	r3, [r7, #5]
	 *
	 * Macro period fixed point format = unsigned 12.12
	 * Maximum supported macro period  = 4095.9999 us
	 */

	uint32_t  pll_period_us        = 0;
 801014e:	2300      	movs	r3, #0
 8010150:	617b      	str	r3, [r7, #20]
	uint8_t   vcsel_period_pclks   = 0;
 8010152:	2300      	movs	r3, #0
 8010154:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 8010156:	2300      	movs	r3, #0
 8010158:	60fb      	str	r3, [r7, #12]

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 801015a:	88fb      	ldrh	r3, [r7, #6]
 801015c:	4618      	mov	r0, r3
 801015e:	f000 faa7 	bl	80106b0 <VL53L1_calc_pll_period_us>
 8010162:	6178      	str	r0, [r7, #20]

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 8010164:	797b      	ldrb	r3, [r7, #5]
 8010166:	4618      	mov	r0, r3
 8010168:	f000 fab6 	bl	80106d8 <VL53L1_decode_vcsel_period>
 801016c:	4603      	mov	r3, r0
 801016e:	74fb      	strb	r3, [r7, #19]
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 8010170:	697a      	ldr	r2, [r7, #20]
 8010172:	4613      	mov	r3, r2
 8010174:	00db      	lsls	r3, r3, #3
 8010176:	4413      	add	r3, r2
 8010178:	021b      	lsls	r3, r3, #8
 801017a:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	099b      	lsrs	r3, r3, #6
 8010180:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 8010182:	7cfa      	ldrb	r2, [r7, #19]
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	fb02 f303 	mul.w	r3, r2, r3
 801018a:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	099b      	lsrs	r3, r3, #6
 8010190:	60fb      	str	r3, [r7, #12]
			macro_period_us);
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
 8010192:	68fb      	ldr	r3, [r7, #12]
}
 8010194:	4618      	mov	r0, r3
 8010196:	3718      	adds	r7, #24
 8010198:	46bd      	mov	sp, r7
 801019a:	bd80      	pop	{r7, pc}

0801019c <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 801019c:	b480      	push	{r7}
 801019e:	b089      	sub	sp, #36	; 0x24
 80101a0:	af00      	add	r7, sp, #0
 80101a2:	60f8      	str	r0, [r7, #12]
 80101a4:	4608      	mov	r0, r1
 80101a6:	4611      	mov	r1, r2
 80101a8:	461a      	mov	r2, r3
 80101aa:	4603      	mov	r3, r0
 80101ac:	817b      	strh	r3, [r7, #10]
 80101ae:	460b      	mov	r3, r1
 80101b0:	813b      	strh	r3, [r7, #8]
 80101b2:	4613      	mov	r3, r2
 80101b4:	71fb      	strb	r3, [r7, #7]
	 * Range ignore threshold rate is then multiplied by user input
	 * rate_mult (in 3.5 fractional format)
	 *
	 */

	int32_t    range_ignore_thresh_int  = 0;
 80101b6:	2300      	movs	r3, #0
 80101b8:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 80101ba:	2300      	movs	r3, #0
 80101bc:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 80101be:	2300      	movs	r3, #0
 80101c0:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 80101c2:	2300      	movs	r3, #0
 80101c4:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 80101c6:	2300      	movs	r3, #0
 80101c8:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	011b      	lsls	r3, r3, #4
 80101ce:	4a23      	ldr	r2, [pc, #140]	; (801025c <VL53L1_calc_range_ignore_threshold+0xc0>)
 80101d0:	fb82 1203 	smull	r1, r2, r2, r3
 80101d4:	1192      	asrs	r2, r2, #6
 80101d6:	17db      	asrs	r3, r3, #31
 80101d8:	1ad3      	subs	r3, r2, r3
 80101da:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0) {
 80101dc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	da03      	bge.n	80101ec <VL53L1_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 80101e4:	897b      	ldrh	r3, [r7, #10]
 80101e6:	425b      	negs	r3, r3
 80101e8:	b29b      	uxth	r3, r3
 80101ea:	83bb      	strh	r3, [r7, #28]
	}

	if (y_gradient < 0) {
 80101ec:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	da03      	bge.n	80101fc <VL53L1_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 80101f4:	893b      	ldrh	r3, [r7, #8]
 80101f6:	425b      	negs	r3, r3
 80101f8:	b29b      	uxth	r3, r3
 80101fa:	837b      	strh	r3, [r7, #26]

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 80101fc:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8010200:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8010204:	4413      	add	r3, r2
 8010206:	015b      	lsls	r3, r3, #5
 8010208:	617b      	str	r3, [r7, #20]

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 801020a:	697b      	ldr	r3, [r7, #20]
 801020c:	4a13      	ldr	r2, [pc, #76]	; (801025c <VL53L1_calc_range_ignore_threshold+0xc0>)
 801020e:	fb82 1203 	smull	r1, r2, r2, r3
 8010212:	1192      	asrs	r2, r2, #6
 8010214:	17db      	asrs	r3, r3, #31
 8010216:	1ad3      	subs	r3, r2, r3
 8010218:	617b      	str	r3, [r7, #20]

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 801021a:	697a      	ldr	r2, [r7, #20]
 801021c:	693b      	ldr	r3, [r7, #16]
 801021e:	4413      	add	r3, r2
 8010220:	617b      	str	r3, [r7, #20]

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 8010222:	79fa      	ldrb	r2, [r7, #7]
 8010224:	697b      	ldr	r3, [r7, #20]
 8010226:	fb02 f303 	mul.w	r3, r2, r3
 801022a:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 801022c:	697b      	ldr	r3, [r7, #20]
 801022e:	3310      	adds	r3, #16
 8010230:	2b00      	cmp	r3, #0
 8010232:	da00      	bge.n	8010236 <VL53L1_calc_range_ignore_threshold+0x9a>
 8010234:	331f      	adds	r3, #31
 8010236:	115b      	asrs	r3, r3, #5
 8010238:	617b      	str	r3, [r7, #20]

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 801023a:	697b      	ldr	r3, [r7, #20]
 801023c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010240:	db03      	blt.n	801024a <VL53L1_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 8010242:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010246:	83fb      	strh	r3, [r7, #30]
 8010248:	e001      	b.n	801024e <VL53L1_calc_range_ignore_threshold+0xb2>
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 801024a:	697b      	ldr	r3, [r7, #20]
 801024c:	83fb      	strh	r3, [r7, #30]
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 801024e:	8bfb      	ldrh	r3, [r7, #30]
}
 8010250:	4618      	mov	r0, r3
 8010252:	3724      	adds	r7, #36	; 0x24
 8010254:	46bd      	mov	sp, r7
 8010256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801025a:	4770      	bx	lr
 801025c:	10624dd3 	.word	0x10624dd3

08010260 <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 8010260:	b480      	push	{r7}
 8010262:	b085      	sub	sp, #20
 8010264:	af00      	add	r7, sp, #0
 8010266:	6078      	str	r0, [r7, #4]
 8010268:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 801026a:	2300      	movs	r3, #0
 801026c:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	031a      	lsls	r2, r3, #12
 8010272:	683b      	ldr	r3, [r7, #0]
 8010274:	085b      	lsrs	r3, r3, #1
 8010276:	441a      	add	r2, r3
	timeout_mclks   =
 8010278:	683b      	ldr	r3, [r7, #0]
 801027a:	fbb2 f3f3 	udiv	r3, r2, r3
 801027e:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 8010280:	68fb      	ldr	r3, [r7, #12]
}
 8010282:	4618      	mov	r0, r3
 8010284:	3714      	adds	r7, #20
 8010286:	46bd      	mov	sp, r7
 8010288:	f85d 7b04 	ldr.w	r7, [sp], #4
 801028c:	4770      	bx	lr

0801028e <VL53L1_calc_encoded_timeout>:


uint16_t VL53L1_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 801028e:	b580      	push	{r7, lr}
 8010290:	b084      	sub	sp, #16
 8010292:	af00      	add	r7, sp, #0
 8010294:	6078      	str	r0, [r7, #4]
 8010296:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 8010298:	2300      	movs	r3, #0
 801029a:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 801029c:	2300      	movs	r3, #0
 801029e:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);
 80102a0:	6839      	ldr	r1, [r7, #0]
 80102a2:	6878      	ldr	r0, [r7, #4]
 80102a4:	f7ff ffdc 	bl	8010260 <VL53L1_calc_timeout_mclks>
 80102a8:	60f8      	str	r0, [r7, #12]

	timeout_encoded =
		VL53L1_encode_timeout(timeout_mclks);
 80102aa:	68f8      	ldr	r0, [r7, #12]
 80102ac:	f000 f85e 	bl	801036c <VL53L1_encode_timeout>
 80102b0:	4603      	mov	r3, r0
 80102b2:	817b      	strh	r3, [r7, #10]
			timeout_encoded, timeout_encoded);
#endif

	LOG_FUNCTION_END(0);

	return timeout_encoded;
 80102b4:	897b      	ldrh	r3, [r7, #10]
}
 80102b6:	4618      	mov	r0, r3
 80102b8:	3710      	adds	r7, #16
 80102ba:	46bd      	mov	sp, r7
 80102bc:	bd80      	pop	{r7, pc}

080102be <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 80102be:	b4f0      	push	{r4, r5, r6, r7}
 80102c0:	b086      	sub	sp, #24
 80102c2:	af00      	add	r7, sp, #0
 80102c4:	6078      	str	r0, [r7, #4]
 80102c6:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_us     = 0;
 80102c8:	2300      	movs	r3, #0
 80102ca:	617b      	str	r3, [r7, #20]
	uint64_t tmp            = 0;
 80102cc:	f04f 0200 	mov.w	r2, #0
 80102d0:	f04f 0300 	mov.w	r3, #0
 80102d4:	e9c7 2302 	strd	r2, r3, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	4618      	mov	r0, r3
 80102dc:	f04f 0100 	mov.w	r1, #0
 80102e0:	683b      	ldr	r3, [r7, #0]
 80102e2:	461a      	mov	r2, r3
 80102e4:	f04f 0300 	mov.w	r3, #0
 80102e8:	fb02 fc01 	mul.w	ip, r2, r1
 80102ec:	fb00 f603 	mul.w	r6, r0, r3
 80102f0:	4466      	add	r6, ip
 80102f2:	fba0 2302 	umull	r2, r3, r0, r2
 80102f6:	18f1      	adds	r1, r6, r3
 80102f8:	460b      	mov	r3, r1
 80102fa:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80102fe:	e9c7 2302 	strd	r2, r3, [r7, #8]
	tmp += 0x00800;
 8010302:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010306:	f512 6400 	adds.w	r4, r2, #2048	; 0x800
 801030a:	f143 0500 	adc.w	r5, r3, #0
 801030e:	e9c7 4502 	strd	r4, r5, [r7, #8]
	tmp  = tmp >> 12;
 8010312:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010316:	f04f 0200 	mov.w	r2, #0
 801031a:	f04f 0300 	mov.w	r3, #0
 801031e:	0b02      	lsrs	r2, r0, #12
 8010320:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8010324:	0b0b      	lsrs	r3, r1, #12
 8010326:	e9c7 2302 	strd	r2, r3, [r7, #8]

	timeout_us = (uint32_t)tmp;
 801032a:	68bb      	ldr	r3, [r7, #8]
 801032c:	617b      	str	r3, [r7, #20]
			timeout_us, timeout_us);
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
 801032e:	697b      	ldr	r3, [r7, #20]
}
 8010330:	4618      	mov	r0, r3
 8010332:	3718      	adds	r7, #24
 8010334:	46bd      	mov	sp, r7
 8010336:	bcf0      	pop	{r4, r5, r6, r7}
 8010338:	4770      	bx	lr

0801033a <VL53L1_calc_decoded_timeout_us>:
}

uint32_t VL53L1_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 801033a:	b580      	push	{r7, lr}
 801033c:	b084      	sub	sp, #16
 801033e:	af00      	add	r7, sp, #0
 8010340:	4603      	mov	r3, r0
 8010342:	6039      	str	r1, [r7, #0]
 8010344:	80fb      	strh	r3, [r7, #6]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks  = 0;
 8010346:	2300      	movs	r3, #0
 8010348:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 801034a:	2300      	movs	r3, #0
 801034c:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
		VL53L1_decode_timeout(timeout_encoded);
 801034e:	88fb      	ldrh	r3, [r7, #6]
 8010350:	4618      	mov	r0, r3
 8010352:	f000 f837 	bl	80103c4 <VL53L1_decode_timeout>
 8010356:	60f8      	str	r0, [r7, #12]

	timeout_us    =
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);
 8010358:	6839      	ldr	r1, [r7, #0]
 801035a:	68f8      	ldr	r0, [r7, #12]
 801035c:	f7ff ffaf 	bl	80102be <VL53L1_calc_timeout_us>
 8010360:	60b8      	str	r0, [r7, #8]

	LOG_FUNCTION_END(0);

	return timeout_us;
 8010362:	68bb      	ldr	r3, [r7, #8]
}
 8010364:	4618      	mov	r0, r3
 8010366:	3710      	adds	r7, #16
 8010368:	46bd      	mov	sp, r7
 801036a:	bd80      	pop	{r7, pc}

0801036c <VL53L1_encode_timeout>:


uint16_t VL53L1_encode_timeout(uint32_t timeout_mclks)
{
 801036c:	b480      	push	{r7}
 801036e:	b087      	sub	sp, #28
 8010370:	af00      	add	r7, sp, #0
 8010372:	6078      	str	r0, [r7, #4]
	/*
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8010374:	2300      	movs	r3, #0
 8010376:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8010378:	2300      	movs	r3, #0
 801037a:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 801037c:	2300      	movs	r3, #0
 801037e:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d017      	beq.n	80103b6 <VL53L1_encode_timeout+0x4a>
		ls_byte = timeout_mclks - 1;
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	3b01      	subs	r3, #1
 801038a:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 801038c:	e005      	b.n	801039a <VL53L1_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 801038e:	693b      	ldr	r3, [r7, #16]
 8010390:	085b      	lsrs	r3, r3, #1
 8010392:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8010394:	89fb      	ldrh	r3, [r7, #14]
 8010396:	3301      	adds	r3, #1
 8010398:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 801039a:	693b      	ldr	r3, [r7, #16]
 801039c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d1f4      	bne.n	801038e <VL53L1_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 80103a4:	89fb      	ldrh	r3, [r7, #14]
 80103a6:	021b      	lsls	r3, r3, #8
 80103a8:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 80103aa:	693b      	ldr	r3, [r7, #16]
 80103ac:	b29b      	uxth	r3, r3
 80103ae:	b2db      	uxtb	r3, r3
 80103b0:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 80103b2:	4413      	add	r3, r2
 80103b4:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 80103b6:	8afb      	ldrh	r3, [r7, #22]
}
 80103b8:	4618      	mov	r0, r3
 80103ba:	371c      	adds	r7, #28
 80103bc:	46bd      	mov	sp, r7
 80103be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c2:	4770      	bx	lr

080103c4 <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 80103c4:	b480      	push	{r7}
 80103c6:	b085      	sub	sp, #20
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	4603      	mov	r3, r0
 80103cc:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decode 16-bit timeout register value
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 80103ce:	2300      	movs	r3, #0
 80103d0:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 80103d2:	88fb      	ldrh	r3, [r7, #6]
 80103d4:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 80103d6:	88fa      	ldrh	r2, [r7, #6]
 80103d8:	0a12      	lsrs	r2, r2, #8
 80103da:	b292      	uxth	r2, r2
 80103dc:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 80103de:	3301      	adds	r3, #1
 80103e0:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 80103e2:	68fb      	ldr	r3, [r7, #12]
}
 80103e4:	4618      	mov	r0, r3
 80103e6:	3714      	adds	r7, #20
 80103e8:	46bd      	mov	sp, r7
 80103ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ee:	4770      	bx	lr

080103f0 <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 80103f0:	b580      	push	{r7, lr}
 80103f2:	b088      	sub	sp, #32
 80103f4:	af00      	add	r7, sp, #0
 80103f6:	60f8      	str	r0, [r7, #12]
 80103f8:	60b9      	str	r1, [r7, #8]
 80103fa:	607a      	str	r2, [r7, #4]
 80103fc:	807b      	strh	r3, [r7, #2]
	 * into the appropriate register values
	 *
	 * Must also be run after the VCSEL period settings are changed
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80103fe:	2300      	movs	r3, #0
 8010400:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 8010402:	2300      	movs	r3, #0
 8010404:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 8010406:	2300      	movs	r3, #0
 8010408:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 801040a:	2300      	movs	r3, #0
 801040c:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 801040e:	887b      	ldrh	r3, [r7, #2]
 8010410:	2b00      	cmp	r3, #0
 8010412:	d102      	bne.n	801041a <VL53L1_calc_timeout_register_values+0x2a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8010414:	23f1      	movs	r3, #241	; 0xf1
 8010416:	77fb      	strb	r3, [r7, #31]
 8010418:	e05d      	b.n	80104d6 <VL53L1_calc_timeout_register_values+0xe6>
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 801041a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801041c:	799a      	ldrb	r2, [r3, #6]
 801041e:	887b      	ldrh	r3, [r7, #2]
 8010420:	4611      	mov	r1, r2
 8010422:	4618      	mov	r0, r3
 8010424:	f7ff fe8b 	bl	801013e <VL53L1_calc_macro_period_us>
 8010428:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
			VL53L1_calc_timeout_mclks(
 801042a:	6979      	ldr	r1, [r7, #20]
 801042c:	68f8      	ldr	r0, [r7, #12]
 801042e:	f7ff ff17 	bl	8010260 <VL53L1_calc_timeout_mclks>
 8010432:	61b8      	str	r0, [r7, #24]
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 8010434:	69bb      	ldr	r3, [r7, #24]
 8010436:	2bff      	cmp	r3, #255	; 0xff
 8010438:	d901      	bls.n	801043e <VL53L1_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 801043a:	23ff      	movs	r3, #255	; 0xff
 801043c:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 801043e:	69bb      	ldr	r3, [r7, #24]
 8010440:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 8010442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010444:	71da      	strb	r2, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 8010446:	6979      	ldr	r1, [r7, #20]
 8010448:	68b8      	ldr	r0, [r7, #8]
 801044a:	f7ff ff20 	bl	801028e <VL53L1_calc_encoded_timeout>
 801044e:	4603      	mov	r3, r0
 8010450:	827b      	strh	r3, [r7, #18]
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8010452:	8a7b      	ldrh	r3, [r7, #18]
 8010454:	0a1b      	lsrs	r3, r3, #8
 8010456:	b29b      	uxth	r3, r3
 8010458:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 801045a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801045c:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 801045e:	8a7b      	ldrh	r3, [r7, #18]
 8010460:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 8010462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010464:	705a      	strb	r2, [r3, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 8010466:	6979      	ldr	r1, [r7, #20]
 8010468:	6878      	ldr	r0, [r7, #4]
 801046a:	f7ff ff10 	bl	801028e <VL53L1_calc_encoded_timeout>
 801046e:	4603      	mov	r3, r0
 8010470:	827b      	strh	r3, [r7, #18]
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8010472:	8a7b      	ldrh	r3, [r7, #18]
 8010474:	0a1b      	lsrs	r3, r3, #8
 8010476:	b29b      	uxth	r3, r3
 8010478:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 801047a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801047c:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 801047e:	8a7b      	ldrh	r3, [r7, #18]
 8010480:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 8010482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010484:	715a      	strb	r2, [r3, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 8010486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010488:	7a5a      	ldrb	r2, [r3, #9]
 801048a:	887b      	ldrh	r3, [r7, #2]
 801048c:	4611      	mov	r1, r2
 801048e:	4618      	mov	r0, r3
 8010490:	f7ff fe55 	bl	801013e <VL53L1_calc_macro_period_us>
 8010494:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
				VL53L1_calc_encoded_timeout(
 8010496:	6979      	ldr	r1, [r7, #20]
 8010498:	68b8      	ldr	r0, [r7, #8]
 801049a:	f7ff fef8 	bl	801028e <VL53L1_calc_encoded_timeout>
 801049e:	4603      	mov	r3, r0
 80104a0:	827b      	strh	r3, [r7, #18]
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 80104a2:	8a7b      	ldrh	r3, [r7, #18]
 80104a4:	0a1b      	lsrs	r3, r3, #8
 80104a6:	b29b      	uxth	r3, r3
 80104a8:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 80104aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104ac:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 80104ae:	8a7b      	ldrh	r3, [r7, #18]
 80104b0:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 80104b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104b4:	70da      	strb	r2, [r3, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 80104b6:	6979      	ldr	r1, [r7, #20]
 80104b8:	6878      	ldr	r0, [r7, #4]
 80104ba:	f7ff fee8 	bl	801028e <VL53L1_calc_encoded_timeout>
 80104be:	4603      	mov	r3, r0
 80104c0:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 80104c2:	8a7b      	ldrh	r3, [r7, #18]
 80104c4:	0a1b      	lsrs	r3, r3, #8
 80104c6:	b29b      	uxth	r3, r3
 80104c8:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 80104ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104cc:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 80104ce:	8a7b      	ldrh	r3, [r7, #18]
 80104d0:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 80104d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104d4:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 80104d6:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 80104da:	4618      	mov	r0, r3
 80104dc:	3720      	adds	r7, #32
 80104de:	46bd      	mov	sp, r7
 80104e0:	bd80      	pop	{r7, pc}

080104e2 <VL53L1_encode_row_col>:

void VL53L1_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 80104e2:	b480      	push	{r7}
 80104e4:	b083      	sub	sp, #12
 80104e6:	af00      	add	r7, sp, #0
 80104e8:	4603      	mov	r3, r0
 80104ea:	603a      	str	r2, [r7, #0]
 80104ec:	71fb      	strb	r3, [r7, #7]
 80104ee:	460b      	mov	r3, r1
 80104f0:	71bb      	strb	r3, [r7, #6]
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 80104f2:	79fb      	ldrb	r3, [r7, #7]
 80104f4:	2b07      	cmp	r3, #7
 80104f6:	d90a      	bls.n	801050e <VL53L1_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 80104f8:	79bb      	ldrb	r3, [r7, #6]
 80104fa:	00db      	lsls	r3, r3, #3
 80104fc:	b2da      	uxtb	r2, r3
 80104fe:	79fb      	ldrb	r3, [r7, #7]
 8010500:	1ad3      	subs	r3, r2, r3
 8010502:	b2db      	uxtb	r3, r3
 8010504:	3b71      	subs	r3, #113	; 0x71
 8010506:	b2da      	uxtb	r2, r3
 8010508:	683b      	ldr	r3, [r7, #0]
 801050a:	701a      	strb	r2, [r3, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 801050c:	e00a      	b.n	8010524 <VL53L1_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 801050e:	79bb      	ldrb	r3, [r7, #6]
 8010510:	f1c3 030f 	rsb	r3, r3, #15
 8010514:	b2db      	uxtb	r3, r3
 8010516:	00db      	lsls	r3, r3, #3
 8010518:	b2da      	uxtb	r2, r3
 801051a:	79fb      	ldrb	r3, [r7, #7]
 801051c:	4413      	add	r3, r2
 801051e:	b2da      	uxtb	r2, r3
 8010520:	683b      	ldr	r3, [r7, #0]
 8010522:	701a      	strb	r2, [r3, #0]
}
 8010524:	bf00      	nop
 8010526:	370c      	adds	r7, #12
 8010528:	46bd      	mov	sp, r7
 801052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052e:	4770      	bx	lr

08010530 <VL53L1_decode_zone_size>:

void VL53L1_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 8010530:	b480      	push	{r7}
 8010532:	b085      	sub	sp, #20
 8010534:	af00      	add	r7, sp, #0
 8010536:	4603      	mov	r3, r0
 8010538:	60b9      	str	r1, [r7, #8]
 801053a:	607a      	str	r2, [r7, #4]
 801053c:	73fb      	strb	r3, [r7, #15]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 801053e:	7bfb      	ldrb	r3, [r7, #15]
 8010540:	091b      	lsrs	r3, r3, #4
 8010542:	b2da      	uxtb	r2, r3
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 8010548:	7bfb      	ldrb	r3, [r7, #15]
 801054a:	f003 030f 	and.w	r3, r3, #15
 801054e:	b2da      	uxtb	r2, r3
 8010550:	68bb      	ldr	r3, [r7, #8]
 8010552:	701a      	strb	r2, [r3, #0]

}
 8010554:	bf00      	nop
 8010556:	3714      	adds	r7, #20
 8010558:	46bd      	mov	sp, r7
 801055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055e:	4770      	bx	lr

08010560 <VL53L1_encode_zone_size>:

void VL53L1_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 8010560:	b480      	push	{r7}
 8010562:	b083      	sub	sp, #12
 8010564:	af00      	add	r7, sp, #0
 8010566:	4603      	mov	r3, r0
 8010568:	603a      	str	r2, [r7, #0]
 801056a:	71fb      	strb	r3, [r7, #7]
 801056c:	460b      	mov	r3, r1
 801056e:	71bb      	strb	r3, [r7, #6]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 8010570:	79bb      	ldrb	r3, [r7, #6]
 8010572:	011b      	lsls	r3, r3, #4
 8010574:	b2da      	uxtb	r2, r3
 8010576:	79fb      	ldrb	r3, [r7, #7]
 8010578:	4413      	add	r3, r2
 801057a:	b2da      	uxtb	r2, r3
 801057c:	683b      	ldr	r3, [r7, #0]
 801057e:	701a      	strb	r2, [r3, #0]

}
 8010580:	bf00      	nop
 8010582:	370c      	adds	r7, #12
 8010584:	46bd      	mov	sp, r7
 8010586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801058a:	4770      	bx	lr

0801058c <VL53L1_low_power_auto_data_init>:
/* Start Patch_LowPowerAutoMode */

VL53L1_Error VL53L1_low_power_auto_data_init(
	VL53L1_DEV                          Dev
	)
{
 801058c:	b480      	push	{r7}
 801058e:	b085      	sub	sp, #20
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes internal data structures for low power auto mode
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8010594:	2300      	movs	r3, #0
 8010596:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 801059c:	68bb      	ldr	r3, [r7, #8]
 801059e:	2203      	movs	r2, #3
 80105a0:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 80105a4:	68bb      	ldr	r3, [r7, #8]
 80105a6:	2200      	movs	r2, #0
 80105a8:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 80105ac:	68bb      	ldr	r3, [r7, #8]
 80105ae:	2200      	movs	r2, #0
 80105b0:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 80105b4:	68bb      	ldr	r3, [r7, #8]
 80105b6:	2200      	movs	r2, #0
 80105b8:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 80105bc:	68bb      	ldr	r3, [r7, #8]
 80105be:	2200      	movs	r2, #0
 80105c0:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 80105c4:	68bb      	ldr	r3, [r7, #8]
 80105c6:	2200      	movs	r2, #0
 80105c8:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 80105cc:	68bb      	ldr	r3, [r7, #8]
 80105ce:	2200      	movs	r2, #0
 80105d0:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 80105d4:	68bb      	ldr	r3, [r7, #8]
 80105d6:	2200      	movs	r2, #0
 80105d8:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 80105dc:	68bb      	ldr	r3, [r7, #8]
 80105de:	2200      	movs	r2, #0
 80105e0:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	LOG_FUNCTION_END(status);

	return status;
 80105e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80105e8:	4618      	mov	r0, r3
 80105ea:	3714      	adds	r7, #20
 80105ec:	46bd      	mov	sp, r7
 80105ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f2:	4770      	bx	lr

080105f4 <VL53L1_config_low_power_auto_mode>:
VL53L1_Error VL53L1_config_low_power_auto_mode(
	VL53L1_general_config_t   *pgeneral,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_low_power_auto_data_t *plpadata
	)
{
 80105f4:	b480      	push	{r7}
 80105f6:	b087      	sub	sp, #28
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	60f8      	str	r0, [r7, #12]
 80105fc:	60b9      	str	r1, [r7, #8]
 80105fe:	607a      	str	r2, [r7, #4]
	/*
	 * Initializes configs for when low power auto presets are selected
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8010600:	2300      	movs	r3, #0
 8010602:	75fb      	strb	r3, [r7, #23]
	SUPPRESS_UNUSED_WARNING(pgeneral);

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	2201      	movs	r2, #1
 8010608:	705a      	strb	r2, [r3, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	2200      	movs	r2, #0
 801060e:	709a      	strb	r2, [r3, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 8010610:	68bb      	ldr	r3, [r7, #8]
 8010612:	229b      	movs	r2, #155	; 0x9b
 8010614:	745a      	strb	r2, [r3, #17]
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	LOG_FUNCTION_END(status);

	return status;
 8010616:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801061a:	4618      	mov	r0, r3
 801061c:	371c      	adds	r7, #28
 801061e:	46bd      	mov	sp, r7
 8010620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010624:	4770      	bx	lr

08010626 <VL53L1_low_power_auto_setup_manual_calibration>:

VL53L1_Error VL53L1_low_power_auto_setup_manual_calibration(
	VL53L1_DEV        Dev)
{
 8010626:	b480      	push	{r7}
 8010628:	b085      	sub	sp, #20
 801062a:	af00      	add	r7, sp, #0
 801062c:	6078      	str	r0, [r7, #4]
	/*
	 * Setup ranges after the first one in low power auto mode by turning
	 * off FW calibration steps and programming static values
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8010632:	2300      	movs	r3, #0
 8010634:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	f893 2163 	ldrb.w	r2, [r3, #355]	; 0x163
	pdev->low_power_auto_data.saved_vhv_init =
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	f893 2160 	ldrb.w	r2, [r3, #352]	; 0x160
	pdev->low_power_auto_data.saved_vhv_timeout =
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	f893 3163 	ldrb.w	r3, [r3, #355]	; 0x163
 8010654:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010658:	b2da      	uxtb	r2, r3
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8010666:	f003 0303 	and.w	r3, r3, #3
 801066a:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 801066c:	68fb      	ldr	r3, [r7, #12]
 801066e:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 8010672:	009b      	lsls	r3, r3, #2
 8010674:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8010676:	4413      	add	r3, r2
 8010678:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	2201      	movs	r2, #1
 8010684:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	f893 22ae 	ldrb.w	r2, [r3, #686]	; 0x2ae
	pdev->low_power_auto_data.first_run_phasecal_result =
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	f893 22ea 	ldrb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187

	LOG_FUNCTION_END(status);

	return status;
 80106a0:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80106a4:	4618      	mov	r0, r3
 80106a6:	3714      	adds	r7, #20
 80106a8:	46bd      	mov	sp, r7
 80106aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ae:	4770      	bx	lr

080106b0 <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 80106b0:	b480      	push	{r7}
 80106b2:	b085      	sub	sp, #20
 80106b4:	af00      	add	r7, sp, #0
 80106b6:	4603      	mov	r3, r0
 80106b8:	80fb      	strh	r3, [r7, #6]
	 *  ->  only the 18 LS bits are used
	 *
	 *  2^30 = (2^24) (1.0us) * 4096 (2^12) / 64 (PLL Multiplier)
	 */

	uint32_t  pll_period_us        = 0;
 80106ba:	2300      	movs	r3, #0
 80106bc:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 80106be:	88fb      	ldrh	r3, [r7, #6]
 80106c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80106c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80106c8:	60fb      	str	r3, [r7, #12]
			pll_period_us);
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
 80106ca:	68fb      	ldr	r3, [r7, #12]
}
 80106cc:	4618      	mov	r0, r3
 80106ce:	3714      	adds	r7, #20
 80106d0:	46bd      	mov	sp, r7
 80106d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d6:	4770      	bx	lr

080106d8 <VL53L1_decode_vcsel_period>:
	return range_mm;
}
#endif

uint8_t VL53L1_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 80106d8:	b480      	push	{r7}
 80106da:	b085      	sub	sp, #20
 80106dc:	af00      	add	r7, sp, #0
 80106de:	4603      	mov	r3, r0
 80106e0:	71fb      	strb	r3, [r7, #7]
	/*
	 * Converts the encoded VCSEL period register value into
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 80106e2:	2300      	movs	r3, #0
 80106e4:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 80106e6:	79fb      	ldrb	r3, [r7, #7]
 80106e8:	3301      	adds	r3, #1
 80106ea:	b2db      	uxtb	r3, r3
 80106ec:	005b      	lsls	r3, r3, #1
 80106ee:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 80106f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80106f2:	4618      	mov	r0, r3
 80106f4:	3714      	adds	r7, #20
 80106f6:	46bd      	mov	sp, r7
 80106f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106fc:	4770      	bx	lr

080106fe <VL53L1_decode_row_col>:

void VL53L1_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 80106fe:	b480      	push	{r7}
 8010700:	b085      	sub	sp, #20
 8010702:	af00      	add	r7, sp, #0
 8010704:	4603      	mov	r3, r0
 8010706:	60b9      	str	r1, [r7, #8]
 8010708:	607a      	str	r2, [r7, #4]
 801070a:	73fb      	strb	r3, [r7, #15]
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 801070c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010710:	2b00      	cmp	r3, #0
 8010712:	da10      	bge.n	8010736 <VL53L1_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 8010714:	7bfb      	ldrb	r3, [r7, #15]
 8010716:	43db      	mvns	r3, r3
 8010718:	b2db      	uxtb	r3, r3
 801071a:	f003 0307 	and.w	r3, r3, #7
 801071e:	b2db      	uxtb	r3, r3
 8010720:	3308      	adds	r3, #8
 8010722:	b2da      	uxtb	r2, r3
 8010724:	68bb      	ldr	r3, [r7, #8]
 8010726:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 8010728:	7bfb      	ldrb	r3, [r7, #15]
 801072a:	3b80      	subs	r3, #128	; 0x80
 801072c:	10db      	asrs	r3, r3, #3
 801072e:	b2da      	uxtb	r2, r3
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 8010734:	e00c      	b.n	8010750 <VL53L1_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 8010736:	7bfb      	ldrb	r3, [r7, #15]
 8010738:	f003 0307 	and.w	r3, r3, #7
 801073c:	b2da      	uxtb	r2, r3
 801073e:	68bb      	ldr	r3, [r7, #8]
 8010740:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 8010742:	7bfb      	ldrb	r3, [r7, #15]
 8010744:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8010748:	10db      	asrs	r3, r3, #3
 801074a:	b2da      	uxtb	r2, r3
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	701a      	strb	r2, [r3, #0]
}
 8010750:	bf00      	nop
 8010752:	3714      	adds	r7, #20
 8010754:	46bd      	mov	sp, r7
 8010756:	f85d 7b04 	ldr.w	r7, [sp], #4
 801075a:	4770      	bx	lr

0801075c <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 801075c:	b580      	push	{r7, lr}
 801075e:	b086      	sub	sp, #24
 8010760:	af00      	add	r7, sp, #0
 8010762:	60f8      	str	r0, [r7, #12]
 8010764:	460b      	mov	r3, r1
 8010766:	607a      	str	r2, [r7, #4]
 8010768:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 801076a:	2300      	movs	r3, #0
 801076c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 801076e:	897b      	ldrh	r3, [r7, #10]
 8010770:	2b0a      	cmp	r3, #10
 8010772:	d802      	bhi.n	801077a <VL53L1_i2c_encode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8010774:	f06f 0309 	mvn.w	r3, #9
 8010778:	e047      	b.n	801080a <VL53L1_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	781b      	ldrb	r3, [r3, #0]
 801077e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010782:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 8010790:	f002 020f 	and.w	r2, r2, #15
 8010794:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 8010796:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 80107a0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80107a4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 80107a6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 80107a8:	68fb      	ldr	r3, [r7, #12]
 80107aa:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 80107b0:	f002 0203 	and.w	r2, r2, #3
 80107b4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 80107b6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 80107c0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80107c4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 80107c6:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	88d8      	ldrh	r0, [r3, #6]
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	3305      	adds	r3, #5
 80107d0:	461a      	mov	r2, r3
 80107d2:	2102      	movs	r1, #2
 80107d4:	f7ff fb77 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 80107dc:	68fa      	ldr	r2, [r7, #12]
 80107de:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 80107e0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 80107e6:	68fa      	ldr	r2, [r7, #12]
 80107e8:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 80107ea:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 80107f4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80107f8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 80107fa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 8010800:	68fa      	ldr	r2, [r7, #12]
 8010802:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 8010804:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8010806:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801080a:	4618      	mov	r0, r3
 801080c:	3718      	adds	r7, #24
 801080e:	46bd      	mov	sp, r7
 8010810:	bd80      	pop	{r7, pc}

08010812 <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 8010812:	b580      	push	{r7, lr}
 8010814:	b086      	sub	sp, #24
 8010816:	af00      	add	r7, sp, #0
 8010818:	4603      	mov	r3, r0
 801081a:	60b9      	str	r1, [r7, #8]
 801081c:	607a      	str	r2, [r7, #4]
 801081e:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_static_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8010820:	2300      	movs	r3, #0
 8010822:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8010824:	89fb      	ldrh	r3, [r7, #14]
 8010826:	2b0a      	cmp	r3, #10
 8010828:	d802      	bhi.n	8010830 <VL53L1_i2c_decode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 801082a:	f06f 0309 	mvn.w	r3, #9
 801082e:	e046      	b.n	80108be <VL53L1_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 8010830:	68bb      	ldr	r3, [r7, #8]
 8010832:	781b      	ldrb	r3, [r3, #0]
 8010834:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010838:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 801083e:	68bb      	ldr	r3, [r7, #8]
 8010840:	3301      	adds	r3, #1
 8010842:	781b      	ldrb	r3, [r3, #0]
 8010844:	f003 030f 	and.w	r3, r3, #15
 8010848:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 801084e:	68bb      	ldr	r3, [r7, #8]
 8010850:	3302      	adds	r3, #2
 8010852:	781b      	ldrb	r3, [r3, #0]
 8010854:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010858:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 801085e:	68bb      	ldr	r3, [r7, #8]
 8010860:	3303      	adds	r3, #3
 8010862:	781b      	ldrb	r3, [r3, #0]
 8010864:	f003 0303 	and.w	r3, r3, #3
 8010868:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 801086e:	68bb      	ldr	r3, [r7, #8]
 8010870:	3304      	adds	r3, #4
 8010872:	781b      	ldrb	r3, [r3, #0]
 8010874:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010878:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 801087e:	68bb      	ldr	r3, [r7, #8]
 8010880:	3305      	adds	r3, #5
 8010882:	4619      	mov	r1, r3
 8010884:	2002      	movs	r0, #2
 8010886:	f7ff fb49 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 801088a:	4603      	mov	r3, r0
 801088c:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 8010892:	68bb      	ldr	r3, [r7, #8]
 8010894:	79da      	ldrb	r2, [r3, #7]
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 801089a:	68bb      	ldr	r3, [r7, #8]
 801089c:	7a1a      	ldrb	r2, [r3, #8]
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 80108a2:	68bb      	ldr	r3, [r7, #8]
 80108a4:	3309      	adds	r3, #9
 80108a6:	781b      	ldrb	r3, [r3, #0]
 80108a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80108ac:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 80108b2:	68bb      	ldr	r3, [r7, #8]
 80108b4:	7a9a      	ldrb	r2, [r3, #10]
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 80108ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80108be:	4618      	mov	r0, r3
 80108c0:	3718      	adds	r7, #24
 80108c2:	46bd      	mov	sp, r7
 80108c4:	bd80      	pop	{r7, pc}

080108c6 <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 80108c6:	b580      	push	{r7, lr}
 80108c8:	b086      	sub	sp, #24
 80108ca:	af00      	add	r7, sp, #0
 80108cc:	6078      	str	r0, [r7, #4]
 80108ce:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_static_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80108d0:	2300      	movs	r3, #0
 80108d2:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80108d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d108      	bne.n	80108ee <VL53L1_get_static_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 80108dc:	f107 020c 	add.w	r2, r7, #12
 80108e0:	230b      	movs	r3, #11
 80108e2:	2101      	movs	r1, #1
 80108e4:	6878      	ldr	r0, [r7, #4]
 80108e6:	f001 f8e7 	bl	8011ab8 <VL53L1_ReadMulti>
 80108ea:	4603      	mov	r3, r0
 80108ec:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 80108ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d108      	bne.n	8010908 <VL53L1_get_static_nvm_managed+0x42>
		status = VL53L1_i2c_decode_static_nvm_managed(
 80108f6:	f107 030c 	add.w	r3, r7, #12
 80108fa:	683a      	ldr	r2, [r7, #0]
 80108fc:	4619      	mov	r1, r3
 80108fe:	200b      	movs	r0, #11
 8010900:	f7ff ff87 	bl	8010812 <VL53L1_i2c_decode_static_nvm_managed>
 8010904:	4603      	mov	r3, r0
 8010906:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 8010908:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801090c:	4618      	mov	r0, r3
 801090e:	3718      	adds	r7, #24
 8010910:	46bd      	mov	sp, r7
 8010912:	bd80      	pop	{r7, pc}

08010914 <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8010914:	b580      	push	{r7, lr}
 8010916:	b086      	sub	sp, #24
 8010918:	af00      	add	r7, sp, #0
 801091a:	60f8      	str	r0, [r7, #12]
 801091c:	460b      	mov	r3, r1
 801091e:	607a      	str	r2, [r7, #4]
 8010920:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_customer_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8010922:	2300      	movs	r3, #0
 8010924:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8010926:	897b      	ldrh	r3, [r7, #10]
 8010928:	2b16      	cmp	r3, #22
 801092a:	d802      	bhi.n	8010932 <VL53L1_i2c_encode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 801092c:	f06f 0309 	mvn.w	r3, #9
 8010930:	e076      	b.n	8010a20 <VL53L1_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 801093e:	68fa      	ldr	r2, [r7, #12]
 8010940:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8010942:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 8010948:	68fa      	ldr	r2, [r7, #12]
 801094a:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 801094c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 8010952:	68fa      	ldr	r2, [r7, #12]
 8010954:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 8010956:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 801095c:	68fa      	ldr	r2, [r7, #12]
 801095e:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 8010960:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 801096a:	f002 020f 	and.w	r2, r2, #15
 801096e:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8010970:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 8010976:	68fa      	ldr	r2, [r7, #12]
 8010978:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 801097a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 8010984:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8010988:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 801098a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 8010994:	f002 0203 	and.w	r2, r2, #3
 8010998:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 801099a:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	8958      	ldrh	r0, [r3, #10]
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	3309      	adds	r3, #9
 80109a4:	461a      	mov	r2, r3
 80109a6:	2102      	movs	r1, #2
 80109a8:	f7ff fa8d 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	330b      	adds	r3, #11
 80109b6:	461a      	mov	r2, r3
 80109b8:	2102      	movs	r1, #2
 80109ba:	f7ff facf 	bl	800ff5c <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	330d      	adds	r3, #13
 80109c8:	461a      	mov	r2, r3
 80109ca:	2102      	movs	r1, #2
 80109cc:	f7ff fac6 	bl	800ff5c <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	8a18      	ldrh	r0, [r3, #16]
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	330f      	adds	r3, #15
 80109d8:	461a      	mov	r2, r3
 80109da:	2102      	movs	r1, #2
 80109dc:	f7ff fa73 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53L1_i2c_encode_int16_t(
 80109e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80109ea:	b218      	sxth	r0, r3
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	3311      	adds	r3, #17
 80109f0:	461a      	mov	r2, r3
 80109f2:	2102      	movs	r1, #2
 80109f4:	f7ff fab2 	bl	800ff5c <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	3313      	adds	r3, #19
 8010a02:	461a      	mov	r2, r3
 8010a04:	2102      	movs	r1, #2
 8010a06:	f7ff faa9 	bl	800ff5c <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	3315      	adds	r3, #21
 8010a14:	461a      	mov	r2, r3
 8010a16:	2102      	movs	r1, #2
 8010a18:	f7ff faa0 	bl	800ff5c <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 8010a1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010a20:	4618      	mov	r0, r3
 8010a22:	3718      	adds	r7, #24
 8010a24:	46bd      	mov	sp, r7
 8010a26:	bd80      	pop	{r7, pc}

08010a28 <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b086      	sub	sp, #24
 8010a2c:	af00      	add	r7, sp, #0
 8010a2e:	4603      	mov	r3, r0
 8010a30:	60b9      	str	r1, [r7, #8]
 8010a32:	607a      	str	r2, [r7, #4]
 8010a34:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_customer_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8010a36:	2300      	movs	r3, #0
 8010a38:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8010a3a:	89fb      	ldrh	r3, [r7, #14]
 8010a3c:	2b16      	cmp	r3, #22
 8010a3e:	d802      	bhi.n	8010a46 <VL53L1_i2c_decode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8010a40:	f06f 0309 	mvn.w	r3, #9
 8010a44:	e079      	b.n	8010b3a <VL53L1_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 8010a46:	68bb      	ldr	r3, [r7, #8]
 8010a48:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 8010a4e:	68bb      	ldr	r3, [r7, #8]
 8010a50:	785a      	ldrb	r2, [r3, #1]
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 8010a56:	68bb      	ldr	r3, [r7, #8]
 8010a58:	789a      	ldrb	r2, [r3, #2]
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 8010a5e:	68bb      	ldr	r3, [r7, #8]
 8010a60:	78da      	ldrb	r2, [r3, #3]
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 8010a66:	68bb      	ldr	r3, [r7, #8]
 8010a68:	791a      	ldrb	r2, [r3, #4]
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 8010a6e:	68bb      	ldr	r3, [r7, #8]
 8010a70:	3305      	adds	r3, #5
 8010a72:	781b      	ldrb	r3, [r3, #0]
 8010a74:	f003 030f 	and.w	r3, r3, #15
 8010a78:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 8010a7e:	68bb      	ldr	r3, [r7, #8]
 8010a80:	799a      	ldrb	r2, [r3, #6]
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 8010a86:	68bb      	ldr	r3, [r7, #8]
 8010a88:	3307      	adds	r3, #7
 8010a8a:	781b      	ldrb	r3, [r3, #0]
 8010a8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010a90:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 8010a96:	68bb      	ldr	r3, [r7, #8]
 8010a98:	3308      	adds	r3, #8
 8010a9a:	781b      	ldrb	r3, [r3, #0]
 8010a9c:	f003 0303 	and.w	r3, r3, #3
 8010aa0:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 8010aa6:	68bb      	ldr	r3, [r7, #8]
 8010aa8:	3309      	adds	r3, #9
 8010aaa:	4619      	mov	r1, r3
 8010aac:	2002      	movs	r0, #2
 8010aae:	f7ff fa35 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 8010ab2:	4603      	mov	r3, r0
 8010ab4:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 8010aba:	68bb      	ldr	r3, [r7, #8]
 8010abc:	330b      	adds	r3, #11
 8010abe:	4619      	mov	r1, r3
 8010ac0:	2002      	movs	r0, #2
 8010ac2:	f7ff fa77 	bl	800ffb4 <VL53L1_i2c_decode_int16_t>
 8010ac6:	4603      	mov	r3, r0
 8010ac8:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 8010ace:	68bb      	ldr	r3, [r7, #8]
 8010ad0:	330d      	adds	r3, #13
 8010ad2:	4619      	mov	r1, r3
 8010ad4:	2002      	movs	r0, #2
 8010ad6:	f7ff fa6d 	bl	800ffb4 <VL53L1_i2c_decode_int16_t>
 8010ada:	4603      	mov	r3, r0
 8010adc:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 8010ae2:	68bb      	ldr	r3, [r7, #8]
 8010ae4:	330f      	adds	r3, #15
 8010ae6:	4619      	mov	r1, r3
 8010ae8:	2002      	movs	r0, #2
 8010aea:	f7ff fa17 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 8010aee:	4603      	mov	r3, r0
 8010af0:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 8010af6:	68bb      	ldr	r3, [r7, #8]
 8010af8:	3311      	adds	r3, #17
 8010afa:	4619      	mov	r1, r3
 8010afc:	2002      	movs	r0, #2
 8010afe:	f7ff fa59 	bl	800ffb4 <VL53L1_i2c_decode_int16_t>
 8010b02:	4603      	mov	r3, r0
 8010b04:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010b08:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 8010b0e:	68bb      	ldr	r3, [r7, #8]
 8010b10:	3313      	adds	r3, #19
 8010b12:	4619      	mov	r1, r3
 8010b14:	2002      	movs	r0, #2
 8010b16:	f7ff fa4d 	bl	800ffb4 <VL53L1_i2c_decode_int16_t>
 8010b1a:	4603      	mov	r3, r0
 8010b1c:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 8010b22:	68bb      	ldr	r3, [r7, #8]
 8010b24:	3315      	adds	r3, #21
 8010b26:	4619      	mov	r1, r3
 8010b28:	2002      	movs	r0, #2
 8010b2a:	f7ff fa43 	bl	800ffb4 <VL53L1_i2c_decode_int16_t>
 8010b2e:	4603      	mov	r3, r0
 8010b30:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 8010b36:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010b3a:	4618      	mov	r0, r3
 8010b3c:	3718      	adds	r7, #24
 8010b3e:	46bd      	mov	sp, r7
 8010b40:	bd80      	pop	{r7, pc}

08010b42 <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 8010b42:	b580      	push	{r7, lr}
 8010b44:	b088      	sub	sp, #32
 8010b46:	af00      	add	r7, sp, #0
 8010b48:	6078      	str	r0, [r7, #4]
 8010b4a:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_customer_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8010b4c:	2300      	movs	r3, #0
 8010b4e:	77fb      	strb	r3, [r7, #31]
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8010b50:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d108      	bne.n	8010b6a <VL53L1_get_customer_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 8010b58:	f107 0208 	add.w	r2, r7, #8
 8010b5c:	2317      	movs	r3, #23
 8010b5e:	210d      	movs	r1, #13
 8010b60:	6878      	ldr	r0, [r7, #4]
 8010b62:	f000 ffa9 	bl	8011ab8 <VL53L1_ReadMulti>
 8010b66:	4603      	mov	r3, r0
 8010b68:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8010b6a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d108      	bne.n	8010b84 <VL53L1_get_customer_nvm_managed+0x42>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 8010b72:	f107 0308 	add.w	r3, r7, #8
 8010b76:	683a      	ldr	r2, [r7, #0]
 8010b78:	4619      	mov	r1, r3
 8010b7a:	2017      	movs	r0, #23
 8010b7c:	f7ff ff54 	bl	8010a28 <VL53L1_i2c_decode_customer_nvm_managed>
 8010b80:	4603      	mov	r3, r0
 8010b82:	77fb      	strb	r3, [r7, #31]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 8010b84:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010b88:	4618      	mov	r0, r3
 8010b8a:	3720      	adds	r7, #32
 8010b8c:	46bd      	mov	sp, r7
 8010b8e:	bd80      	pop	{r7, pc}

08010b90 <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b086      	sub	sp, #24
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	60f8      	str	r0, [r7, #12]
 8010b98:	460b      	mov	r3, r1
 8010b9a:	607a      	str	r2, [r7, #4]
 8010b9c:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_config_t into a I2C write buffer
	 * Buffer must be at least 32 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8010b9e:	2300      	movs	r3, #0
 8010ba0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8010ba2:	897b      	ldrh	r3, [r7, #10]
 8010ba4:	2b1f      	cmp	r3, #31
 8010ba6:	d802      	bhi.n	8010bae <VL53L1_i2c_encode_static_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8010ba8:	f06f 0309 	mvn.w	r3, #9
 8010bac:	e0cf      	b.n	8010d4e <VL53L1_i2c_encode_static_config+0x1be>

	VL53L1_i2c_encode_uint16_t(
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	881b      	ldrh	r3, [r3, #0]
 8010bb2:	687a      	ldr	r2, [r7, #4]
 8010bb4:	2102      	movs	r1, #2
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	f7ff f985 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 8010bc4:	f002 0201 	and.w	r2, r2, #1
 8010bc8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8010bca:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 8010bd4:	f002 020f 	and.w	r2, r2, #15
 8010bd8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8010bda:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 8010be4:	f002 020f 	and.w	r2, r2, #15
 8010be8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 8010bea:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 8010bf4:	f002 021f 	and.w	r2, r2, #31
 8010bf8:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8010bfa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 8010c04:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8010c08:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8010c0a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 8010c14:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8010c18:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8010c1a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 8010c24:	f002 0201 	and.w	r2, r2, #1
 8010c28:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 8010c2a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 8010c30:	68fa      	ldr	r2, [r7, #12]
 8010c32:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 8010c34:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  10) =
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 8010c3e:	f002 0201 	and.w	r2, r2, #1
 8010c42:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 8010c44:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  11) =
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 8010c4e:	f002 0203 	and.w	r2, r2, #3
 8010c52:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8010c54:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  12) =
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 8010c5e:	f002 021f 	and.w	r2, r2, #31
 8010c62:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 8010c64:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  13) =
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 8010c6e:	f002 0203 	and.w	r2, r2, #3
 8010c72:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 8010c74:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  14) =
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 8010c7e:	f002 0203 	and.w	r2, r2, #3
 8010c82:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 8010c84:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	7bda      	ldrb	r2, [r3, #15]
	*(pbuffer +  15) =
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 8010c8e:	f002 0207 	and.w	r2, r2, #7
 8010c92:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 8010c94:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	7c1a      	ldrb	r2, [r3, #16]
	*(pbuffer +  16) =
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 8010c9e:	f002 021f 	and.w	r2, r2, #31
 8010ca2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 8010ca4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	7c5a      	ldrb	r2, [r3, #17]
	*(pbuffer +  17) =
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 8010cae:	f002 0201 	and.w	r2, r2, #1
 8010cb2:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 8010cb4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 8010cba:	68fa      	ldr	r2, [r7, #12]
 8010cbc:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 8010cbe:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 8010cc4:	68fa      	ldr	r2, [r7, #12]
 8010cc6:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 8010cc8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 8010cce:	68fa      	ldr	r2, [r7, #12]
 8010cd0:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8010cd2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 8010cd8:	68fa      	ldr	r2, [r7, #12]
 8010cda:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 8010cdc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 8010ce2:	68fa      	ldr	r2, [r7, #12]
 8010ce4:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 8010ce6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 8010cec:	68fa      	ldr	r2, [r7, #12]
 8010cee:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 8010cf0:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	8b18      	ldrh	r0, [r3, #24]
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	3318      	adds	r3, #24
 8010cfa:	461a      	mov	r2, r3
 8010cfc:	2102      	movs	r1, #2
 8010cfe:	f7ff f8e2 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 8010d06:	68fa      	ldr	r2, [r7, #12]
 8010d08:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 8010d0a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 8010d10:	68fa      	ldr	r2, [r7, #12]
 8010d12:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 8010d14:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	7f1a      	ldrb	r2, [r3, #28]
	*(pbuffer +  28) =
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 8010d1e:	f002 020f 	and.w	r2, r2, #15
 8010d22:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 8010d24:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 8010d2a:	68fa      	ldr	r2, [r7, #12]
 8010d2c:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 8010d2e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	7f9a      	ldrb	r2, [r3, #30]
	*(pbuffer +  30) =
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 8010d38:	f002 020f 	and.w	r2, r2, #15
 8010d3c:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 8010d3e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 8010d44:	68fa      	ldr	r2, [r7, #12]
 8010d46:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 8010d48:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8010d4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010d4e:	4618      	mov	r0, r3
 8010d50:	3718      	adds	r7, #24
 8010d52:	46bd      	mov	sp, r7
 8010d54:	bd80      	pop	{r7, pc}

08010d56 <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8010d56:	b580      	push	{r7, lr}
 8010d58:	b086      	sub	sp, #24
 8010d5a:	af00      	add	r7, sp, #0
 8010d5c:	60f8      	str	r0, [r7, #12]
 8010d5e:	460b      	mov	r3, r1
 8010d60:	607a      	str	r2, [r7, #4]
 8010d62:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_general_config_t into a I2C write buffer
	 * Buffer must be at least 22 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8010d64:	2300      	movs	r3, #0
 8010d66:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 8010d68:	897b      	ldrh	r3, [r7, #10]
 8010d6a:	2b15      	cmp	r3, #21
 8010d6c:	d802      	bhi.n	8010d74 <VL53L1_i2c_encode_general_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8010d6e:	f06f 0309 	mvn.w	r3, #9
 8010d72:	e070      	b.n	8010e56 <VL53L1_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 8010d74:	68fb      	ldr	r3, [r7, #12]
 8010d76:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 8010d80:	68fa      	ldr	r2, [r7, #12]
 8010d82:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8010d84:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 8010d8a:	68fa      	ldr	r2, [r7, #12]
 8010d8c:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 8010d8e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 8010d90:	68fb      	ldr	r3, [r7, #12]
 8010d92:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 8010d98:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8010d9c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 8010d9e:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	889b      	ldrh	r3, [r3, #4]
	VL53L1_i2c_encode_uint16_t(
 8010da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010da8:	b298      	uxth	r0, r3
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	3304      	adds	r3, #4
 8010dae:	461a      	mov	r2, r3
 8010db0:	2102      	movs	r1, #2
 8010db2:	f7ff f888 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 8010db6:	68fb      	ldr	r3, [r7, #12]
 8010db8:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 8010dbe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8010dc2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8010dc4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 8010dca:	68fa      	ldr	r2, [r7, #12]
 8010dcc:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 8010dce:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 8010dd4:	68fa      	ldr	r2, [r7, #12]
 8010dd6:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 8010dd8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 8010dda:	68fb      	ldr	r3, [r7, #12]
 8010ddc:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 8010de2:	f002 0201 	and.w	r2, r2, #1
 8010de6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8010de8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 8010dea:	68fb      	ldr	r3, [r7, #12]
 8010dec:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  11) =
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 8010df2:	f002 0207 	and.w	r2, r2, #7
 8010df6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8010df8:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	8998      	ldrh	r0, [r3, #12]
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	330c      	adds	r3, #12
 8010e02:	461a      	mov	r2, r3
 8010e04:	2102      	movs	r1, #2
 8010e06:	f7ff f85e 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	89d8      	ldrh	r0, [r3, #14]
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	330e      	adds	r3, #14
 8010e12:	461a      	mov	r2, r3
 8010e14:	2102      	movs	r1, #2
 8010e16:	f7ff f856 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	8a18      	ldrh	r0, [r3, #16]
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	3310      	adds	r3, #16
 8010e22:	461a      	mov	r2, r3
 8010e24:	2102      	movs	r1, #2
 8010e26:	f7ff f84e 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 8010e2e:	68fa      	ldr	r2, [r7, #12]
 8010e30:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 8010e32:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 8010e38:	68fa      	ldr	r2, [r7, #12]
 8010e3a:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 8010e3c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 8010e42:	68fa      	ldr	r2, [r7, #12]
 8010e44:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 8010e46:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 8010e4c:	68fa      	ldr	r2, [r7, #12]
 8010e4e:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 8010e50:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8010e52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010e56:	4618      	mov	r0, r3
 8010e58:	3718      	adds	r7, #24
 8010e5a:	46bd      	mov	sp, r7
 8010e5c:	bd80      	pop	{r7, pc}

08010e5e <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8010e5e:	b580      	push	{r7, lr}
 8010e60:	b086      	sub	sp, #24
 8010e62:	af00      	add	r7, sp, #0
 8010e64:	60f8      	str	r0, [r7, #12]
 8010e66:	460b      	mov	r3, r1
 8010e68:	607a      	str	r2, [r7, #4]
 8010e6a:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_timing_config_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8010e6c:	2300      	movs	r3, #0
 8010e6e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 8010e70:	897b      	ldrh	r3, [r7, #10]
 8010e72:	2b16      	cmp	r3, #22
 8010e74:	d802      	bhi.n	8010e7c <VL53L1_i2c_encode_timing_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8010e76:	f06f 0309 	mvn.w	r3, #9
 8010e7a:	e06e      	b.n	8010f5a <VL53L1_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 8010e7c:	68fb      	ldr	r3, [r7, #12]
 8010e7e:	781b      	ldrb	r3, [r3, #0]
 8010e80:	f003 030f 	and.w	r3, r3, #15
 8010e84:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 8010e8e:	68fa      	ldr	r2, [r7, #12]
 8010e90:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 8010e92:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 8010e9c:	f002 020f 	and.w	r2, r2, #15
 8010ea0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 8010ea2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 8010ea8:	68fa      	ldr	r2, [r7, #12]
 8010eaa:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 8010eac:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8010eb6:	f002 020f 	and.w	r2, r2, #15
 8010eba:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 8010ebc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 8010ec2:	68fa      	ldr	r2, [r7, #12]
 8010ec4:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 8010ec6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 8010ed0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8010ed4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8010ed6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 8010ee0:	f002 020f 	and.w	r2, r2, #15
 8010ee4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 8010ee6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 8010eec:	68fa      	ldr	r2, [r7, #12]
 8010eee:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 8010ef0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 8010efa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8010efe:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8010f00:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	8958      	ldrh	r0, [r3, #10]
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	330a      	adds	r3, #10
 8010f0a:	461a      	mov	r2, r3
 8010f0c:	2102      	movs	r1, #2
 8010f0e:	f7fe ffda 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	8998      	ldrh	r0, [r3, #12]
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	330c      	adds	r3, #12
 8010f1a:	461a      	mov	r2, r3
 8010f1c:	2102      	movs	r1, #2
 8010f1e:	f7fe ffd2 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 8010f26:	68fa      	ldr	r2, [r7, #12]
 8010f28:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 8010f2a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 8010f30:	68fa      	ldr	r2, [r7, #12]
 8010f32:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 8010f34:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint32_t(
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	6918      	ldr	r0, [r3, #16]
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	3312      	adds	r3, #18
 8010f3e:	461a      	mov	r2, r3
 8010f40:	2104      	movs	r1, #4
 8010f42:	f7ff f860 	bl	8010006 <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	7d1a      	ldrb	r2, [r3, #20]
	*(pbuffer +  22) =
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 8010f4e:	f002 0201 	and.w	r2, r2, #1
 8010f52:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 8010f54:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8010f56:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010f5a:	4618      	mov	r0, r3
 8010f5c:	3718      	adds	r7, #24
 8010f5e:	46bd      	mov	sp, r7
 8010f60:	bd80      	pop	{r7, pc}

08010f62 <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8010f62:	b580      	push	{r7, lr}
 8010f64:	b086      	sub	sp, #24
 8010f66:	af00      	add	r7, sp, #0
 8010f68:	60f8      	str	r0, [r7, #12]
 8010f6a:	460b      	mov	r3, r1
 8010f6c:	607a      	str	r2, [r7, #4]
 8010f6e:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_dynamic_config_t into a I2C write buffer
	 * Buffer must be at least 18 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8010f70:	2300      	movs	r3, #0
 8010f72:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8010f74:	897b      	ldrh	r3, [r7, #10]
 8010f76:	2b11      	cmp	r3, #17
 8010f78:	d802      	bhi.n	8010f80 <VL53L1_i2c_encode_dynamic_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8010f7a:	f06f 0309 	mvn.w	r3, #9
 8010f7e:	e071      	b.n	8011064 <VL53L1_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	781b      	ldrb	r3, [r3, #0]
 8010f84:	f003 0303 	and.w	r3, r3, #3
 8010f88:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	8858      	ldrh	r0, [r3, #2]
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	3301      	adds	r3, #1
 8010f96:	461a      	mov	r2, r3
 8010f98:	2102      	movs	r1, #2
 8010f9a:	f7fe ff94 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	8898      	ldrh	r0, [r3, #4]
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	3303      	adds	r3, #3
 8010fa6:	461a      	mov	r2, r3
 8010fa8:	2102      	movs	r1, #2
 8010faa:	f7fe ff8c 	bl	800fec6 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   5) =
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 8010fb6:	f002 0201 	and.w	r2, r2, #1
 8010fba:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 8010fbc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   6) =
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 8010fc6:	f002 0207 	and.w	r2, r2, #7
 8010fca:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 8010fcc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 8010fd2:	68fa      	ldr	r2, [r7, #12]
 8010fd4:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 8010fd6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 8010fdc:	68fa      	ldr	r2, [r7, #12]
 8010fde:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 8010fe0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 8010fea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8010fee:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 8010ff0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  10) =
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 8010ffa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8010ffe:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 8011000:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 8011002:	68fb      	ldr	r3, [r7, #12]
 8011004:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  11) =
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 801100a:	f002 0203 	and.w	r2, r2, #3
 801100e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 8011010:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  12) =
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 801101a:	f002 0203 	and.w	r2, r2, #3
 801101e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 8011020:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  13) =
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 801102a:	f002 020f 	and.w	r2, r2, #15
 801102e:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 8011030:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 8011036:	68fa      	ldr	r2, [r7, #12]
 8011038:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 801103a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 8011040:	68fa      	ldr	r2, [r7, #12]
 8011042:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 8011044:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 801104a:	68fa      	ldr	r2, [r7, #12]
 801104c:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 801104e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	7c9a      	ldrb	r2, [r3, #18]
	*(pbuffer +  17) =
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 8011058:	f002 0203 	and.w	r2, r2, #3
 801105c:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 801105e:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 8011060:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011064:	4618      	mov	r0, r3
 8011066:	3718      	adds	r7, #24
 8011068:	46bd      	mov	sp, r7
 801106a:	bd80      	pop	{r7, pc}

0801106c <VL53L1_i2c_encode_system_control>:

VL53L1_Error VL53L1_i2c_encode_system_control(
	VL53L1_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 801106c:	b480      	push	{r7}
 801106e:	b087      	sub	sp, #28
 8011070:	af00      	add	r7, sp, #0
 8011072:	60f8      	str	r0, [r7, #12]
 8011074:	460b      	mov	r3, r1
 8011076:	607a      	str	r2, [r7, #4]
 8011078:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_system_control_t into a I2C write buffer
	 * Buffer must be at least 5 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 801107a:	2300      	movs	r3, #0
 801107c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 801107e:	897b      	ldrh	r3, [r7, #10]
 8011080:	2b04      	cmp	r3, #4
 8011082:	d802      	bhi.n	801108a <VL53L1_i2c_encode_system_control+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8011084:	f06f 0309 	mvn.w	r3, #9
 8011088:	e025      	b.n	80110d6 <VL53L1_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	781b      	ldrb	r3, [r3, #0]
 801108e:	f003 0301 	and.w	r3, r3, #1
 8011092:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 8011098:	68fb      	ldr	r3, [r7, #12]
 801109a:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 801109c:	687b      	ldr	r3, [r7, #4]
 801109e:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 80110a0:	f002 0201 	and.w	r2, r2, #1
 80110a4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 80110a6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 80110b0:	f002 0201 	and.w	r2, r2, #1
 80110b4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 80110b6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 80110c0:	f002 0203 	and.w	r2, r2, #3
 80110c4:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 80110c6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	3304      	adds	r3, #4
		pdata->system__mode_start;
 80110cc:	68fa      	ldr	r2, [r7, #12]
 80110ce:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 80110d0:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 80110d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80110d6:	4618      	mov	r0, r3
 80110d8:	371c      	adds	r7, #28
 80110da:	46bd      	mov	sp, r7
 80110dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110e0:	4770      	bx	lr

080110e2 <VL53L1_i2c_decode_system_results>:

VL53L1_Error VL53L1_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_system_results_t   *pdata)
{
 80110e2:	b580      	push	{r7, lr}
 80110e4:	b086      	sub	sp, #24
 80110e6:	af00      	add	r7, sp, #0
 80110e8:	4603      	mov	r3, r0
 80110ea:	60b9      	str	r1, [r7, #8]
 80110ec:	607a      	str	r2, [r7, #4]
 80110ee:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_system_results_t from the input I2C read buffer
	 * Buffer must be at least 44 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80110f0:	2300      	movs	r3, #0
 80110f2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 80110f4:	89fb      	ldrh	r3, [r7, #14]
 80110f6:	2b2b      	cmp	r3, #43	; 0x2b
 80110f8:	d802      	bhi.n	8011100 <VL53L1_i2c_decode_system_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80110fa:	f06f 0309 	mvn.w	r3, #9
 80110fe:	e0e2      	b.n	80112c6 <VL53L1_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 8011100:	68bb      	ldr	r3, [r7, #8]
 8011102:	781b      	ldrb	r3, [r3, #0]
 8011104:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011108:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 801110e:	68bb      	ldr	r3, [r7, #8]
 8011110:	785a      	ldrb	r2, [r3, #1]
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 8011116:	68bb      	ldr	r3, [r7, #8]
 8011118:	3302      	adds	r3, #2
 801111a:	781b      	ldrb	r3, [r3, #0]
 801111c:	f003 030f 	and.w	r3, r3, #15
 8011120:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 8011126:	68bb      	ldr	r3, [r7, #8]
 8011128:	78da      	ldrb	r2, [r3, #3]
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 801112e:	68bb      	ldr	r3, [r7, #8]
 8011130:	3304      	adds	r3, #4
 8011132:	4619      	mov	r1, r3
 8011134:	2002      	movs	r0, #2
 8011136:	f7fe fef1 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 801113a:	4603      	mov	r3, r0
 801113c:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 8011142:	68bb      	ldr	r3, [r7, #8]
 8011144:	3306      	adds	r3, #6
 8011146:	4619      	mov	r1, r3
 8011148:	2002      	movs	r0, #2
 801114a:	f7fe fee7 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 801114e:	4603      	mov	r3, r0
 8011150:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 8011156:	68bb      	ldr	r3, [r7, #8]
 8011158:	3308      	adds	r3, #8
 801115a:	4619      	mov	r1, r3
 801115c:	2002      	movs	r0, #2
 801115e:	f7fe fedd 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 8011162:	4603      	mov	r3, r0
 8011164:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 801116a:	68bb      	ldr	r3, [r7, #8]
 801116c:	330a      	adds	r3, #10
 801116e:	4619      	mov	r1, r3
 8011170:	2002      	movs	r0, #2
 8011172:	f7fe fed3 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 8011176:	4603      	mov	r3, r0
 8011178:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 801117e:	68bb      	ldr	r3, [r7, #8]
 8011180:	330c      	adds	r3, #12
 8011182:	4619      	mov	r1, r3
 8011184:	2002      	movs	r0, #2
 8011186:	f7fe fec9 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 801118a:	4603      	mov	r3, r0
 801118c:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 8011192:	68bb      	ldr	r3, [r7, #8]
 8011194:	330e      	adds	r3, #14
 8011196:	4619      	mov	r1, r3
 8011198:	2002      	movs	r0, #2
 801119a:	f7fe febf 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 801119e:	4603      	mov	r3, r0
 80111a0:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 80111a6:	68bb      	ldr	r3, [r7, #8]
 80111a8:	3310      	adds	r3, #16
 80111aa:	4619      	mov	r1, r3
 80111ac:	2002      	movs	r0, #2
 80111ae:	f7fe feb5 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 80111b2:	4603      	mov	r3, r0
 80111b4:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 80111ba:	68bb      	ldr	r3, [r7, #8]
 80111bc:	3312      	adds	r3, #18
 80111be:	4619      	mov	r1, r3
 80111c0:	2002      	movs	r0, #2
 80111c2:	f7fe feab 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 80111c6:	4603      	mov	r3, r0
 80111c8:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 80111ce:	68bb      	ldr	r3, [r7, #8]
 80111d0:	3314      	adds	r3, #20
 80111d2:	4619      	mov	r1, r3
 80111d4:	2002      	movs	r0, #2
 80111d6:	f7fe fea1 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 80111da:	4603      	mov	r3, r0
 80111dc:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 80111e2:	68bb      	ldr	r3, [r7, #8]
 80111e4:	3316      	adds	r3, #22
 80111e6:	4619      	mov	r1, r3
 80111e8:	2002      	movs	r0, #2
 80111ea:	f7fe fe97 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 80111ee:	4603      	mov	r3, r0
 80111f0:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 80111f6:	68bb      	ldr	r3, [r7, #8]
 80111f8:	3318      	adds	r3, #24
 80111fa:	4619      	mov	r1, r3
 80111fc:	2002      	movs	r0, #2
 80111fe:	f7fe fe8d 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 8011202:	4603      	mov	r3, r0
 8011204:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 801120a:	68bb      	ldr	r3, [r7, #8]
 801120c:	331a      	adds	r3, #26
 801120e:	4619      	mov	r1, r3
 8011210:	2002      	movs	r0, #2
 8011212:	f7fe fe83 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 8011216:	4603      	mov	r3, r0
 8011218:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 801121e:	68bb      	ldr	r3, [r7, #8]
 8011220:	331c      	adds	r3, #28
 8011222:	4619      	mov	r1, r3
 8011224:	2002      	movs	r0, #2
 8011226:	f7fe fe79 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 801122a:	4603      	mov	r3, r0
 801122c:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 8011232:	68bb      	ldr	r3, [r7, #8]
 8011234:	331e      	adds	r3, #30
 8011236:	4619      	mov	r1, r3
 8011238:	2002      	movs	r0, #2
 801123a:	f7fe fe6f 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 801123e:	4603      	mov	r3, r0
 8011240:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 8011246:	68bb      	ldr	r3, [r7, #8]
 8011248:	3320      	adds	r3, #32
 801124a:	4619      	mov	r1, r3
 801124c:	2002      	movs	r0, #2
 801124e:	f7fe fe65 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 8011252:	4603      	mov	r3, r0
 8011254:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 801125a:	68bb      	ldr	r3, [r7, #8]
 801125c:	3322      	adds	r3, #34	; 0x22
 801125e:	4619      	mov	r1, r3
 8011260:	2002      	movs	r0, #2
 8011262:	f7fe fe5b 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 8011266:	4603      	mov	r3, r0
 8011268:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	845a      	strh	r2, [r3, #34]	; 0x22
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 801126e:	68bb      	ldr	r3, [r7, #8]
 8011270:	3324      	adds	r3, #36	; 0x24
 8011272:	4619      	mov	r1, r3
 8011274:	2002      	movs	r0, #2
 8011276:	f7fe fe51 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 801127a:	4603      	mov	r3, r0
 801127c:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	849a      	strh	r2, [r3, #36]	; 0x24
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 8011282:	68bb      	ldr	r3, [r7, #8]
 8011284:	3326      	adds	r3, #38	; 0x26
 8011286:	4619      	mov	r1, r3
 8011288:	2002      	movs	r0, #2
 801128a:	f7fe fe47 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 801128e:	4603      	mov	r3, r0
 8011290:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	84da      	strh	r2, [r3, #38]	; 0x26
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 8011296:	68bb      	ldr	r3, [r7, #8]
 8011298:	3328      	adds	r3, #40	; 0x28
 801129a:	4619      	mov	r1, r3
 801129c:	2002      	movs	r0, #2
 801129e:	f7fe fe3d 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 80112a2:	4603      	mov	r3, r0
 80112a4:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	851a      	strh	r2, [r3, #40]	; 0x28
	pdata->result__spare_3_sd1 =
 80112aa:	68bb      	ldr	r3, [r7, #8]
 80112ac:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 80112b6:	68bb      	ldr	r3, [r7, #8]
 80112b8:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 80112c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80112c6:	4618      	mov	r0, r3
 80112c8:	3718      	adds	r7, #24
 80112ca:	46bd      	mov	sp, r7
 80112cc:	bd80      	pop	{r7, pc}

080112ce <VL53L1_i2c_decode_core_results>:

VL53L1_Error VL53L1_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_core_results_t     *pdata)
{
 80112ce:	b580      	push	{r7, lr}
 80112d0:	b086      	sub	sp, #24
 80112d2:	af00      	add	r7, sp, #0
 80112d4:	4603      	mov	r3, r0
 80112d6:	60b9      	str	r1, [r7, #8]
 80112d8:	607a      	str	r2, [r7, #4]
 80112da:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_core_results_t from the input I2C read buffer
	 * Buffer must be at least 33 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80112dc:	2300      	movs	r3, #0
 80112de:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 80112e0:	89fb      	ldrh	r3, [r7, #14]
 80112e2:	2b20      	cmp	r3, #32
 80112e4:	d802      	bhi.n	80112ec <VL53L1_i2c_decode_core_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80112e6:	f06f 0309 	mvn.w	r3, #9
 80112ea:	e04d      	b.n	8011388 <VL53L1_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 80112ec:	68b9      	ldr	r1, [r7, #8]
 80112ee:	2004      	movs	r0, #4
 80112f0:	f7fe feb3 	bl	801005a <VL53L1_i2c_decode_uint32_t>
 80112f4:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 80112fa:	68bb      	ldr	r3, [r7, #8]
 80112fc:	3304      	adds	r3, #4
 80112fe:	4619      	mov	r1, r3
 8011300:	2004      	movs	r0, #4
 8011302:	f7fe feaa 	bl	801005a <VL53L1_i2c_decode_uint32_t>
 8011306:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 801130c:	68bb      	ldr	r3, [r7, #8]
 801130e:	3308      	adds	r3, #8
 8011310:	4619      	mov	r1, r3
 8011312:	2004      	movs	r0, #4
 8011314:	f7fe febe 	bl	8010094 <VL53L1_i2c_decode_int32_t>
 8011318:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 801131e:	68bb      	ldr	r3, [r7, #8]
 8011320:	330c      	adds	r3, #12
 8011322:	4619      	mov	r1, r3
 8011324:	2004      	movs	r0, #4
 8011326:	f7fe fe98 	bl	801005a <VL53L1_i2c_decode_uint32_t>
 801132a:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 8011330:	68bb      	ldr	r3, [r7, #8]
 8011332:	3310      	adds	r3, #16
 8011334:	4619      	mov	r1, r3
 8011336:	2004      	movs	r0, #4
 8011338:	f7fe fe8f 	bl	801005a <VL53L1_i2c_decode_uint32_t>
 801133c:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 8011342:	68bb      	ldr	r3, [r7, #8]
 8011344:	3314      	adds	r3, #20
 8011346:	4619      	mov	r1, r3
 8011348:	2004      	movs	r0, #4
 801134a:	f7fe fe86 	bl	801005a <VL53L1_i2c_decode_uint32_t>
 801134e:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 8011354:	68bb      	ldr	r3, [r7, #8]
 8011356:	3318      	adds	r3, #24
 8011358:	4619      	mov	r1, r3
 801135a:	2004      	movs	r0, #4
 801135c:	f7fe fe9a 	bl	8010094 <VL53L1_i2c_decode_int32_t>
 8011360:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 8011366:	68bb      	ldr	r3, [r7, #8]
 8011368:	331c      	adds	r3, #28
 801136a:	4619      	mov	r1, r3
 801136c:	2004      	movs	r0, #4
 801136e:	f7fe fe74 	bl	801005a <VL53L1_i2c_decode_uint32_t>
 8011372:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 8011378:	68bb      	ldr	r3, [r7, #8]
 801137a:	f893 2020 	ldrb.w	r2, [r3, #32]
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 8011384:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011388:	4618      	mov	r0, r3
 801138a:	3718      	adds	r7, #24
 801138c:	46bd      	mov	sp, r7
 801138e:	bd80      	pop	{r7, pc}

08011390 <VL53L1_i2c_decode_debug_results>:

VL53L1_Error VL53L1_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_debug_results_t    *pdata)
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b086      	sub	sp, #24
 8011394:	af00      	add	r7, sp, #0
 8011396:	4603      	mov	r3, r0
 8011398:	60b9      	str	r1, [r7, #8]
 801139a:	607a      	str	r2, [r7, #4]
 801139c:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_debug_results_t from the input I2C read buffer
	 * Buffer must be at least 56 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 801139e:	2300      	movs	r3, #0
 80113a0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 80113a2:	89fb      	ldrh	r3, [r7, #14]
 80113a4:	2b37      	cmp	r3, #55	; 0x37
 80113a6:	d802      	bhi.n	80113ae <VL53L1_i2c_decode_debug_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80113a8:	f06f 0309 	mvn.w	r3, #9
 80113ac:	e15e      	b.n	801166c <VL53L1_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 80113ae:	68b9      	ldr	r1, [r7, #8]
 80113b0:	2002      	movs	r0, #2
 80113b2:	f7fe fdb3 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 80113b6:	4603      	mov	r3, r0
 80113b8:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 80113be:	68bb      	ldr	r3, [r7, #8]
 80113c0:	3302      	adds	r3, #2
 80113c2:	781b      	ldrb	r3, [r3, #0]
 80113c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80113c8:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 80113ce:	68bb      	ldr	r3, [r7, #8]
 80113d0:	3303      	adds	r3, #3
 80113d2:	781b      	ldrb	r3, [r3, #0]
 80113d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80113d8:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 80113de:	68bb      	ldr	r3, [r7, #8]
 80113e0:	3304      	adds	r3, #4
 80113e2:	781b      	ldrb	r3, [r3, #0]
 80113e4:	f003 0303 	and.w	r3, r3, #3
 80113e8:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 80113ee:	68bb      	ldr	r3, [r7, #8]
 80113f0:	3305      	adds	r3, #5
 80113f2:	781b      	ldrb	r3, [r3, #0]
 80113f4:	f003 0301 	and.w	r3, r3, #1
 80113f8:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 80113fe:	68bb      	ldr	r3, [r7, #8]
 8011400:	3306      	adds	r3, #6
 8011402:	781b      	ldrb	r3, [r3, #0]
 8011404:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011408:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 801140e:	68bb      	ldr	r3, [r7, #8]
 8011410:	3307      	adds	r3, #7
 8011412:	781b      	ldrb	r3, [r3, #0]
 8011414:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011418:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 801141e:	68bb      	ldr	r3, [r7, #8]
 8011420:	3308      	adds	r3, #8
 8011422:	4619      	mov	r1, r3
 8011424:	2002      	movs	r0, #2
 8011426:	f7fe fd79 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 801142a:	4603      	mov	r3, r0
 801142c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011430:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 8011436:	68bb      	ldr	r3, [r7, #8]
 8011438:	330a      	adds	r3, #10
 801143a:	781b      	ldrb	r3, [r3, #0]
 801143c:	f003 0303 	and.w	r3, r3, #3
 8011440:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 8011446:	68bb      	ldr	r3, [r7, #8]
 8011448:	330b      	adds	r3, #11
 801144a:	781b      	ldrb	r3, [r3, #0]
 801144c:	f003 0303 	and.w	r3, r3, #3
 8011450:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 8011456:	68bb      	ldr	r3, [r7, #8]
 8011458:	330c      	adds	r3, #12
 801145a:	781b      	ldrb	r3, [r3, #0]
 801145c:	f003 030f 	and.w	r3, r3, #15
 8011460:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 8011466:	68bb      	ldr	r3, [r7, #8]
 8011468:	330d      	adds	r3, #13
 801146a:	781b      	ldrb	r3, [r3, #0]
 801146c:	f003 0307 	and.w	r3, r3, #7
 8011470:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 8011476:	68bb      	ldr	r3, [r7, #8]
 8011478:	330e      	adds	r3, #14
 801147a:	781b      	ldrb	r3, [r3, #0]
 801147c:	f003 0301 	and.w	r3, r3, #1
 8011480:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 8011486:	68bb      	ldr	r3, [r7, #8]
 8011488:	330f      	adds	r3, #15
 801148a:	781b      	ldrb	r3, [r3, #0]
 801148c:	f003 0303 	and.w	r3, r3, #3
 8011490:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 8011496:	68bb      	ldr	r3, [r7, #8]
 8011498:	7c1a      	ldrb	r2, [r3, #16]
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 801149e:	68bb      	ldr	r3, [r7, #8]
 80114a0:	7c5a      	ldrb	r2, [r3, #17]
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 80114a6:	68bb      	ldr	r3, [r7, #8]
 80114a8:	3312      	adds	r3, #18
 80114aa:	4619      	mov	r1, r3
 80114ac:	2002      	movs	r0, #2
 80114ae:	f7fe fd35 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 80114b2:	4603      	mov	r3, r0
 80114b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80114b8:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 80114be:	68bb      	ldr	r3, [r7, #8]
 80114c0:	3316      	adds	r3, #22
 80114c2:	4619      	mov	r1, r3
 80114c4:	2002      	movs	r0, #2
 80114c6:	f7fe fd29 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 80114ca:	4603      	mov	r3, r0
 80114cc:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 80114d2:	68bb      	ldr	r3, [r7, #8]
 80114d4:	3318      	adds	r3, #24
 80114d6:	4619      	mov	r1, r3
 80114d8:	2002      	movs	r0, #2
 80114da:	f7fe fd1f 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 80114de:	4603      	mov	r3, r0
 80114e0:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 80114e6:	68bb      	ldr	r3, [r7, #8]
 80114e8:	331a      	adds	r3, #26
 80114ea:	781b      	ldrb	r3, [r3, #0]
 80114ec:	f003 0301 	and.w	r3, r3, #1
 80114f0:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 80114f6:	68bb      	ldr	r3, [r7, #8]
 80114f8:	331b      	adds	r3, #27
 80114fa:	781b      	ldrb	r3, [r3, #0]
 80114fc:	f003 0307 	and.w	r3, r3, #7
 8011500:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 8011506:	68bb      	ldr	r3, [r7, #8]
 8011508:	7f1a      	ldrb	r2, [r3, #28]
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 801150e:	68bb      	ldr	r3, [r7, #8]
 8011510:	7f5a      	ldrb	r2, [r3, #29]
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 8011516:	68bb      	ldr	r3, [r7, #8]
 8011518:	331e      	adds	r3, #30
 801151a:	781b      	ldrb	r3, [r3, #0]
 801151c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011520:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 8011526:	68bb      	ldr	r3, [r7, #8]
 8011528:	331f      	adds	r3, #31
 801152a:	781b      	ldrb	r3, [r3, #0]
 801152c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011530:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 8011536:	68bb      	ldr	r3, [r7, #8]
 8011538:	3320      	adds	r3, #32
 801153a:	781b      	ldrb	r3, [r3, #0]
 801153c:	f003 0303 	and.w	r3, r3, #3
 8011540:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 8011546:	68bb      	ldr	r3, [r7, #8]
 8011548:	3321      	adds	r3, #33	; 0x21
 801154a:	781b      	ldrb	r3, [r3, #0]
 801154c:	f003 030f 	and.w	r3, r3, #15
 8011550:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 8011556:	68bb      	ldr	r3, [r7, #8]
 8011558:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 8011562:	68bb      	ldr	r3, [r7, #8]
 8011564:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 801156e:	68bb      	ldr	r3, [r7, #8]
 8011570:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 801157a:	68bb      	ldr	r3, [r7, #8]
 801157c:	3325      	adds	r3, #37	; 0x25
 801157e:	781b      	ldrb	r3, [r3, #0]
 8011580:	f003 0301 	and.w	r3, r3, #1
 8011584:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 801158c:	68bb      	ldr	r3, [r7, #8]
 801158e:	3326      	adds	r3, #38	; 0x26
 8011590:	781b      	ldrb	r3, [r3, #0]
 8011592:	f003 0303 	and.w	r3, r3, #3
 8011596:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 801159e:	68bb      	ldr	r3, [r7, #8]
 80115a0:	3327      	adds	r3, #39	; 0x27
 80115a2:	781b      	ldrb	r3, [r3, #0]
 80115a4:	f003 031f 	and.w	r3, r3, #31
 80115a8:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 80115b0:	68bb      	ldr	r3, [r7, #8]
 80115b2:	3328      	adds	r3, #40	; 0x28
 80115b4:	781b      	ldrb	r3, [r3, #0]
 80115b6:	f003 031f 	and.w	r3, r3, #31
 80115ba:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 80115c2:	68bb      	ldr	r3, [r7, #8]
 80115c4:	3329      	adds	r3, #41	; 0x29
 80115c6:	781b      	ldrb	r3, [r3, #0]
 80115c8:	f003 031f 	and.w	r3, r3, #31
 80115cc:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 80115d4:	68bb      	ldr	r3, [r7, #8]
 80115d6:	332a      	adds	r3, #42	; 0x2a
 80115d8:	781b      	ldrb	r3, [r3, #0]
 80115da:	f003 0301 	and.w	r3, r3, #1
 80115de:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 80115e6:	68bb      	ldr	r3, [r7, #8]
 80115e8:	332b      	adds	r3, #43	; 0x2b
 80115ea:	781b      	ldrb	r3, [r3, #0]
 80115ec:	f003 0301 	and.w	r3, r3, #1
 80115f0:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 80115f8:	68bb      	ldr	r3, [r7, #8]
 80115fa:	332c      	adds	r3, #44	; 0x2c
 80115fc:	781b      	ldrb	r3, [r3, #0]
 80115fe:	f003 0303 	and.w	r3, r3, #3
 8011602:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 801160a:	68bb      	ldr	r3, [r7, #8]
 801160c:	332d      	adds	r3, #45	; 0x2d
 801160e:	781b      	ldrb	r3, [r3, #0]
 8011610:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011614:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 801161c:	68bb      	ldr	r3, [r7, #8]
 801161e:	332e      	adds	r3, #46	; 0x2e
 8011620:	4619      	mov	r1, r3
 8011622:	2004      	movs	r0, #4
 8011624:	f7fe fd19 	bl	801005a <VL53L1_i2c_decode_uint32_t>
 8011628:	4603      	mov	r3, r0
 801162a:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	62da      	str	r2, [r3, #44]	; 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 8011632:	68bb      	ldr	r3, [r7, #8]
 8011634:	3332      	adds	r3, #50	; 0x32
 8011636:	4619      	mov	r1, r3
 8011638:	2004      	movs	r0, #4
 801163a:	f7fe fd0e 	bl	801005a <VL53L1_i2c_decode_uint32_t>
 801163e:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	631a      	str	r2, [r3, #48]	; 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 8011644:	68bb      	ldr	r3, [r7, #8]
 8011646:	3336      	adds	r3, #54	; 0x36
 8011648:	781b      	ldrb	r3, [r3, #0]
 801164a:	f003 0301 	and.w	r3, r3, #1
 801164e:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 8011656:	68bb      	ldr	r3, [r7, #8]
 8011658:	3337      	adds	r3, #55	; 0x37
 801165a:	781b      	ldrb	r3, [r3, #0]
 801165c:	f003 0301 	and.w	r3, r3, #1
 8011660:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	LOG_FUNCTION_END(status);

	return status;
 8011668:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801166c:	4618      	mov	r0, r3
 801166e:	3718      	adds	r7, #24
 8011670:	46bd      	mov	sp, r7
 8011672:	bd80      	pop	{r7, pc}

08011674 <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 8011674:	b580      	push	{r7, lr}
 8011676:	b086      	sub	sp, #24
 8011678:	af00      	add	r7, sp, #0
 801167a:	4603      	mov	r3, r0
 801167c:	60b9      	str	r1, [r7, #8]
 801167e:	607a      	str	r2, [r7, #4]
 8011680:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_nvm_copy_data_t from the input I2C read buffer
	 * Buffer must be at least 49 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8011682:	2300      	movs	r3, #0
 8011684:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 8011686:	89fb      	ldrh	r3, [r7, #14]
 8011688:	2b30      	cmp	r3, #48	; 0x30
 801168a:	d802      	bhi.n	8011692 <VL53L1_i2c_decode_nvm_copy_data+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 801168c:	f06f 0309 	mvn.w	r3, #9
 8011690:	e112      	b.n	80118b8 <VL53L1_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 8011692:	68bb      	ldr	r3, [r7, #8]
 8011694:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 801169a:	68bb      	ldr	r3, [r7, #8]
 801169c:	785a      	ldrb	r2, [r3, #1]
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 80116a2:	68bb      	ldr	r3, [r7, #8]
 80116a4:	789a      	ldrb	r2, [r3, #2]
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 80116aa:	68bb      	ldr	r3, [r7, #8]
 80116ac:	3303      	adds	r3, #3
 80116ae:	4619      	mov	r1, r3
 80116b0:	2002      	movs	r0, #2
 80116b2:	f7fe fc33 	bl	800ff1c <VL53L1_i2c_decode_uint16_t>
 80116b6:	4603      	mov	r3, r0
 80116b8:	461a      	mov	r2, r3
	pdata->identification__module_id =
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 80116be:	68bb      	ldr	r3, [r7, #8]
 80116c0:	3305      	adds	r3, #5
 80116c2:	781b      	ldrb	r3, [r3, #0]
 80116c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80116c8:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 80116ce:	68bb      	ldr	r3, [r7, #8]
 80116d0:	3306      	adds	r3, #6
 80116d2:	781b      	ldrb	r3, [r3, #0]
 80116d4:	f003 0307 	and.w	r3, r3, #7
 80116d8:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 80116de:	68bb      	ldr	r3, [r7, #8]
 80116e0:	3307      	adds	r3, #7
 80116e2:	781b      	ldrb	r3, [r3, #0]
 80116e4:	f003 0307 	and.w	r3, r3, #7
 80116e8:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 80116ee:	68bb      	ldr	r3, [r7, #8]
 80116f0:	3308      	adds	r3, #8
 80116f2:	781b      	ldrb	r3, [r3, #0]
 80116f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80116f8:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 80116fe:	68bb      	ldr	r3, [r7, #8]
 8011700:	3309      	adds	r3, #9
 8011702:	781b      	ldrb	r3, [r3, #0]
 8011704:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011708:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 801170e:	68bb      	ldr	r3, [r7, #8]
 8011710:	330a      	adds	r3, #10
 8011712:	781b      	ldrb	r3, [r3, #0]
 8011714:	f003 0301 	and.w	r3, r3, #1
 8011718:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 801171e:	68bb      	ldr	r3, [r7, #8]
 8011720:	330b      	adds	r3, #11
 8011722:	781b      	ldrb	r3, [r3, #0]
 8011724:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011728:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 801172e:	68bb      	ldr	r3, [r7, #8]
 8011730:	330c      	adds	r3, #12
 8011732:	781b      	ldrb	r3, [r3, #0]
 8011734:	f003 0301 	and.w	r3, r3, #1
 8011738:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 801173e:	68bb      	ldr	r3, [r7, #8]
 8011740:	330d      	adds	r3, #13
 8011742:	781b      	ldrb	r3, [r3, #0]
 8011744:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011748:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 801174e:	68bb      	ldr	r3, [r7, #8]
 8011750:	330e      	adds	r3, #14
 8011752:	781b      	ldrb	r3, [r3, #0]
 8011754:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011758:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 801175e:	68bb      	ldr	r3, [r7, #8]
 8011760:	7bda      	ldrb	r2, [r3, #15]
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 8011766:	68bb      	ldr	r3, [r7, #8]
 8011768:	7c1a      	ldrb	r2, [r3, #16]
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 801176e:	68bb      	ldr	r3, [r7, #8]
 8011770:	7c5a      	ldrb	r2, [r3, #17]
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 8011776:	68bb      	ldr	r3, [r7, #8]
 8011778:	7c9a      	ldrb	r2, [r3, #18]
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 801177e:	68bb      	ldr	r3, [r7, #8]
 8011780:	7cda      	ldrb	r2, [r3, #19]
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 8011786:	68bb      	ldr	r3, [r7, #8]
 8011788:	7d1a      	ldrb	r2, [r3, #20]
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 801178e:	68bb      	ldr	r3, [r7, #8]
 8011790:	7d5a      	ldrb	r2, [r3, #21]
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 8011796:	68bb      	ldr	r3, [r7, #8]
 8011798:	7d9a      	ldrb	r2, [r3, #22]
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 801179e:	68bb      	ldr	r3, [r7, #8]
 80117a0:	7dda      	ldrb	r2, [r3, #23]
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 80117a6:	68bb      	ldr	r3, [r7, #8]
 80117a8:	7e1a      	ldrb	r2, [r3, #24]
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 80117ae:	68bb      	ldr	r3, [r7, #8]
 80117b0:	7e5a      	ldrb	r2, [r3, #25]
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 80117b6:	68bb      	ldr	r3, [r7, #8]
 80117b8:	7e9a      	ldrb	r2, [r3, #26]
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 80117be:	68bb      	ldr	r3, [r7, #8]
 80117c0:	7eda      	ldrb	r2, [r3, #27]
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 80117c6:	68bb      	ldr	r3, [r7, #8]
 80117c8:	7f1a      	ldrb	r2, [r3, #28]
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 80117ce:	68bb      	ldr	r3, [r7, #8]
 80117d0:	7f5a      	ldrb	r2, [r3, #29]
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 80117d6:	68bb      	ldr	r3, [r7, #8]
 80117d8:	7f9a      	ldrb	r2, [r3, #30]
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 80117de:	68bb      	ldr	r3, [r7, #8]
 80117e0:	7fda      	ldrb	r2, [r3, #31]
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 80117e8:	68bb      	ldr	r3, [r7, #8]
 80117ea:	f893 2020 	ldrb.w	r2, [r3, #32]
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 80117f4:	68bb      	ldr	r3, [r7, #8]
 80117f6:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 8011800:	68bb      	ldr	r3, [r7, #8]
 8011802:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 801180c:	68bb      	ldr	r3, [r7, #8]
 801180e:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 8011818:	68bb      	ldr	r3, [r7, #8]
 801181a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 8011824:	68bb      	ldr	r3, [r7, #8]
 8011826:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 8011830:	68bb      	ldr	r3, [r7, #8]
 8011832:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 801183c:	68bb      	ldr	r3, [r7, #8]
 801183e:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 8011848:	68bb      	ldr	r3, [r7, #8]
 801184a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 8011854:	68bb      	ldr	r3, [r7, #8]
 8011856:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 8011860:	68bb      	ldr	r3, [r7, #8]
 8011862:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 801186c:	68bb      	ldr	r3, [r7, #8]
 801186e:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 8011878:	68bb      	ldr	r3, [r7, #8]
 801187a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 8011884:	68bb      	ldr	r3, [r7, #8]
 8011886:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 8011890:	68bb      	ldr	r3, [r7, #8]
 8011892:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 801189c:	68bb      	ldr	r3, [r7, #8]
 801189e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 80118a8:	68bb      	ldr	r3, [r7, #8]
 80118aa:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 80118b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80118b8:	4618      	mov	r0, r3
 80118ba:	3718      	adds	r7, #24
 80118bc:	46bd      	mov	sp, r7
 80118be:	bd80      	pop	{r7, pc}

080118c0 <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 80118c0:	b580      	push	{r7, lr}
 80118c2:	b090      	sub	sp, #64	; 0x40
 80118c4:	af00      	add	r7, sp, #0
 80118c6:	6078      	str	r0, [r7, #4]
 80118c8:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_nvm_copy_data_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 80118ca:	2300      	movs	r3, #0
 80118cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80118d0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d10a      	bne.n	80118ee <VL53L1_get_nvm_copy_data+0x2e>
		status = VL53L1_ReadMulti(
 80118d8:	f107 020c 	add.w	r2, r7, #12
 80118dc:	2331      	movs	r3, #49	; 0x31
 80118de:	f240 110f 	movw	r1, #271	; 0x10f
 80118e2:	6878      	ldr	r0, [r7, #4]
 80118e4:	f000 f8e8 	bl	8011ab8 <VL53L1_ReadMulti>
 80118e8:	4603      	mov	r3, r0
 80118ea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 80118ee:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d109      	bne.n	801190a <VL53L1_get_nvm_copy_data+0x4a>
		status = VL53L1_i2c_decode_nvm_copy_data(
 80118f6:	f107 030c 	add.w	r3, r7, #12
 80118fa:	683a      	ldr	r2, [r7, #0]
 80118fc:	4619      	mov	r1, r3
 80118fe:	2031      	movs	r0, #49	; 0x31
 8011900:	f7ff feb8 	bl	8011674 <VL53L1_i2c_decode_nvm_copy_data>
 8011904:	4603      	mov	r3, r0
 8011906:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 801190a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 801190e:	4618      	mov	r0, r3
 8011910:	3740      	adds	r7, #64	; 0x40
 8011912:	46bd      	mov	sp, r7
 8011914:	bd80      	pop	{r7, pc}

08011916 <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 8011916:	b580      	push	{r7, lr}
 8011918:	b086      	sub	sp, #24
 801191a:	af02      	add	r7, sp, #8
 801191c:	6078      	str	r0, [r7, #4]
 801191e:	6039      	str	r1, [r7, #0]
	/**
	 * Polls the bit 0 of the FIRMWARE__SYSTEM_STATUS register to see if
	 * the firmware is ready.
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8011920:	2300      	movs	r3, #0
 8011922:	73fb      	strb	r3, [r7, #15]
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 8011924:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8011928:	6878      	ldr	r0, [r7, #4]
 801192a:	f000 f9b9 	bl	8011ca0 <VL53L1_WaitUs>
 801192e:	4603      	mov	r3, r0
 8011930:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 8011932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011936:	2b00      	cmp	r3, #0
 8011938:	d10b      	bne.n	8011952 <VL53L1_poll_for_boot_completion+0x3c>
		status =
			VL53L1_WaitValueMaskEx(
 801193a:	2301      	movs	r3, #1
 801193c:	9301      	str	r3, [sp, #4]
 801193e:	2301      	movs	r3, #1
 8011940:	9300      	str	r3, [sp, #0]
 8011942:	2301      	movs	r3, #1
 8011944:	22e5      	movs	r2, #229	; 0xe5
 8011946:	6839      	ldr	r1, [r7, #0]
 8011948:	6878      	ldr	r0, [r7, #4]
 801194a:	f000 f9bf 	bl	8011ccc <VL53L1_WaitValueMaskEx>
 801194e:	4603      	mov	r3, r0
 8011950:	73fb      	strb	r3, [r7, #15]
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 8011952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011956:	2b00      	cmp	r3, #0
 8011958:	d103      	bne.n	8011962 <VL53L1_poll_for_boot_completion+0x4c>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 801195a:	2103      	movs	r1, #3
 801195c:	6878      	ldr	r0, [r7, #4]
 801195e:	f7fe f896 	bl	800fa8e <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 8011962:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011966:	4618      	mov	r0, r3
 8011968:	3710      	adds	r7, #16
 801196a:	46bd      	mov	sp, r7
 801196c:	bd80      	pop	{r7, pc}

0801196e <VL53L1_poll_for_range_completion>:


VL53L1_Error VL53L1_poll_for_range_completion(
	VL53L1_DEV     Dev,
	uint32_t       timeout_ms)
{
 801196e:	b580      	push	{r7, lr}
 8011970:	b088      	sub	sp, #32
 8011972:	af02      	add	r7, sp, #8
 8011974:	6078      	str	r0, [r7, #4]
 8011976:	6039      	str	r1, [r7, #0]
	 *
	 * Interrupt may be either active high or active low. Use active_high to
	 * select the required level check
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 8011978:	2300      	movs	r3, #0
 801197a:	75bb      	strb	r3, [r7, #22]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 8011980:	2300      	movs	r3, #0
 8011982:	73fb      	strb	r3, [r7, #15]
	uint8_t  interrupt_ready          = 0;
 8011984:	2300      	movs	r3, #0
 8011986:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 8011988:	693b      	ldr	r3, [r7, #16]
 801198a:	f893 3170 	ldrb.w	r3, [r3, #368]	; 0x170
	gpio__mux_active_high_hv =
 801198e:	f003 0310 	and.w	r3, r3, #16
 8011992:	73fb      	strb	r3, [r7, #15]
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 8011994:	7bfb      	ldrb	r3, [r7, #15]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d102      	bne.n	80119a0 <VL53L1_poll_for_range_completion+0x32>
		interrupt_ready = 0x01;
 801199a:	2301      	movs	r3, #1
 801199c:	75fb      	strb	r3, [r7, #23]
 801199e:	e001      	b.n	80119a4 <VL53L1_poll_for_range_completion+0x36>
	else
		interrupt_ready = 0x00;
 80119a0:	2300      	movs	r3, #0
 80119a2:	75fb      	strb	r3, [r7, #23]

	status =
		VL53L1_WaitValueMaskEx(
 80119a4:	7dfb      	ldrb	r3, [r7, #23]
 80119a6:	2201      	movs	r2, #1
 80119a8:	9201      	str	r2, [sp, #4]
 80119aa:	2201      	movs	r2, #1
 80119ac:	9200      	str	r2, [sp, #0]
 80119ae:	2231      	movs	r2, #49	; 0x31
 80119b0:	6839      	ldr	r1, [r7, #0]
 80119b2:	6878      	ldr	r0, [r7, #4]
 80119b4:	f000 f98a 	bl	8011ccc <VL53L1_WaitValueMaskEx>
 80119b8:	4603      	mov	r3, r0
 80119ba:	75bb      	strb	r3, [r7, #22]
			0x01,
			VL53L1_POLLING_DELAY_MS);

	LOG_FUNCTION_END(status);

	return status;
 80119bc:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 80119c0:	4618      	mov	r0, r3
 80119c2:	3718      	adds	r7, #24
 80119c4:	46bd      	mov	sp, r7
 80119c6:	bd80      	pop	{r7, pc}

080119c8 <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 80119c8:	b580      	push	{r7, lr}
 80119ca:	b088      	sub	sp, #32
 80119cc:	af02      	add	r7, sp, #8
 80119ce:	60f8      	str	r0, [r7, #12]
 80119d0:	60b9      	str	r1, [r7, #8]
 80119d2:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	330a      	adds	r3, #10
 80119d8:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 80119e6:	b299      	uxth	r1, r3
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	b29a      	uxth	r2, r3
 80119ec:	697b      	ldr	r3, [r7, #20]
 80119ee:	9300      	str	r3, [sp, #0]
 80119f0:	4613      	mov	r3, r2
 80119f2:	68ba      	ldr	r2, [r7, #8]
 80119f4:	f7f5 f946 	bl	8006c84 <HAL_I2C_Master_Transmit>
 80119f8:	4603      	mov	r3, r0
 80119fa:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 80119fc:	693b      	ldr	r3, [r7, #16]
}
 80119fe:	4618      	mov	r0, r3
 8011a00:	3718      	adds	r7, #24
 8011a02:	46bd      	mov	sp, r7
 8011a04:	bd80      	pop	{r7, pc}

08011a06 <_I2CRead>:

int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 8011a06:	b580      	push	{r7, lr}
 8011a08:	b088      	sub	sp, #32
 8011a0a:	af02      	add	r7, sp, #8
 8011a0c:	60f8      	str	r0, [r7, #12]
 8011a0e:	60b9      	str	r1, [r7, #8]
 8011a10:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	330a      	adds	r3, #10
 8011a16:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 8011a24:	f043 0301 	orr.w	r3, r3, #1
 8011a28:	b2db      	uxtb	r3, r3
 8011a2a:	b299      	uxth	r1, r3
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	b29a      	uxth	r2, r3
 8011a30:	697b      	ldr	r3, [r7, #20]
 8011a32:	9300      	str	r3, [sp, #0]
 8011a34:	4613      	mov	r3, r2
 8011a36:	68ba      	ldr	r2, [r7, #8]
 8011a38:	f7f5 fa22 	bl	8006e80 <HAL_I2C_Master_Receive>
 8011a3c:	4603      	mov	r3, r0
 8011a3e:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8011a40:	693b      	ldr	r3, [r7, #16]
}
 8011a42:	4618      	mov	r0, r3
 8011a44:	3718      	adds	r7, #24
 8011a46:	46bd      	mov	sp, r7
 8011a48:	bd80      	pop	{r7, pc}
	...

08011a4c <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8011a4c:	b580      	push	{r7, lr}
 8011a4e:	b086      	sub	sp, #24
 8011a50:	af00      	add	r7, sp, #0
 8011a52:	60f8      	str	r0, [r7, #12]
 8011a54:	607a      	str	r2, [r7, #4]
 8011a56:	603b      	str	r3, [r7, #0]
 8011a58:	460b      	mov	r3, r1
 8011a5a:	817b      	strh	r3, [r7, #10]
    int status_int;
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 8011a60:	683b      	ldr	r3, [r7, #0]
 8011a62:	2bff      	cmp	r3, #255	; 0xff
 8011a64:	d902      	bls.n	8011a6c <VL53L1_WriteMulti+0x20>
        return VL53L1_ERROR_INVALID_PARAMS;
 8011a66:	f06f 0303 	mvn.w	r3, #3
 8011a6a:	e01d      	b.n	8011aa8 <VL53L1_WriteMulti+0x5c>
    }
    _I2CBuffer[0] = index>>8;
 8011a6c:	897b      	ldrh	r3, [r7, #10]
 8011a6e:	0a1b      	lsrs	r3, r3, #8
 8011a70:	b29b      	uxth	r3, r3
 8011a72:	b2da      	uxtb	r2, r3
 8011a74:	4b0e      	ldr	r3, [pc, #56]	; (8011ab0 <VL53L1_WriteMulti+0x64>)
 8011a76:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8011a78:	897b      	ldrh	r3, [r7, #10]
 8011a7a:	b2da      	uxtb	r2, r3
 8011a7c:	4b0c      	ldr	r3, [pc, #48]	; (8011ab0 <VL53L1_WriteMulti+0x64>)
 8011a7e:	705a      	strb	r2, [r3, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 8011a80:	683a      	ldr	r2, [r7, #0]
 8011a82:	6879      	ldr	r1, [r7, #4]
 8011a84:	480b      	ldr	r0, [pc, #44]	; (8011ab4 <VL53L1_WriteMulti+0x68>)
 8011a86:	f000 fb97 	bl	80121b8 <memcpy>
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 8011a8a:	683b      	ldr	r3, [r7, #0]
 8011a8c:	3302      	adds	r3, #2
 8011a8e:	461a      	mov	r2, r3
 8011a90:	4907      	ldr	r1, [pc, #28]	; (8011ab0 <VL53L1_WriteMulti+0x64>)
 8011a92:	68f8      	ldr	r0, [r7, #12]
 8011a94:	f7ff ff98 	bl	80119c8 <_I2CWrite>
 8011a98:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8011a9a:	693b      	ldr	r3, [r7, #16]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d001      	beq.n	8011aa4 <VL53L1_WriteMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8011aa0:	23f3      	movs	r3, #243	; 0xf3
 8011aa2:	75fb      	strb	r3, [r7, #23]
    }
    VL53L1_PutI2cBus();
    return Status;
 8011aa4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011aa8:	4618      	mov	r0, r3
 8011aaa:	3718      	adds	r7, #24
 8011aac:	46bd      	mov	sp, r7
 8011aae:	bd80      	pop	{r7, pc}
 8011ab0:	2000a070 	.word	0x2000a070
 8011ab4:	2000a072 	.word	0x2000a072

08011ab8 <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8011ab8:	b580      	push	{r7, lr}
 8011aba:	b086      	sub	sp, #24
 8011abc:	af00      	add	r7, sp, #0
 8011abe:	60f8      	str	r0, [r7, #12]
 8011ac0:	607a      	str	r2, [r7, #4]
 8011ac2:	603b      	str	r3, [r7, #0]
 8011ac4:	460b      	mov	r3, r1
 8011ac6:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8011ac8:	2300      	movs	r3, #0
 8011aca:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8011acc:	897b      	ldrh	r3, [r7, #10]
 8011ace:	0a1b      	lsrs	r3, r3, #8
 8011ad0:	b29b      	uxth	r3, r3
 8011ad2:	b2da      	uxtb	r2, r3
 8011ad4:	4b12      	ldr	r3, [pc, #72]	; (8011b20 <VL53L1_ReadMulti+0x68>)
 8011ad6:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8011ad8:	897b      	ldrh	r3, [r7, #10]
 8011ada:	b2da      	uxtb	r2, r3
 8011adc:	4b10      	ldr	r3, [pc, #64]	; (8011b20 <VL53L1_ReadMulti+0x68>)
 8011ade:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8011ae0:	2202      	movs	r2, #2
 8011ae2:	490f      	ldr	r1, [pc, #60]	; (8011b20 <VL53L1_ReadMulti+0x68>)
 8011ae4:	68f8      	ldr	r0, [r7, #12]
 8011ae6:	f7ff ff6f 	bl	80119c8 <_I2CWrite>
 8011aea:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8011aec:	693b      	ldr	r3, [r7, #16]
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d002      	beq.n	8011af8 <VL53L1_ReadMulti+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8011af2:	23f3      	movs	r3, #243	; 0xf3
 8011af4:	75fb      	strb	r3, [r7, #23]
        goto done;
 8011af6:	e00c      	b.n	8011b12 <VL53L1_ReadMulti+0x5a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8011af8:	683a      	ldr	r2, [r7, #0]
 8011afa:	6879      	ldr	r1, [r7, #4]
 8011afc:	68f8      	ldr	r0, [r7, #12]
 8011afe:	f7ff ff82 	bl	8011a06 <_I2CRead>
 8011b02:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8011b04:	693b      	ldr	r3, [r7, #16]
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d002      	beq.n	8011b10 <VL53L1_ReadMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8011b0a:	23f3      	movs	r3, #243	; 0xf3
 8011b0c:	75fb      	strb	r3, [r7, #23]
 8011b0e:	e000      	b.n	8011b12 <VL53L1_ReadMulti+0x5a>
    }
done:
 8011b10:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 8011b12:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011b16:	4618      	mov	r0, r3
 8011b18:	3718      	adds	r7, #24
 8011b1a:	46bd      	mov	sp, r7
 8011b1c:	bd80      	pop	{r7, pc}
 8011b1e:	bf00      	nop
 8011b20:	2000a070 	.word	0x2000a070

08011b24 <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 8011b24:	b580      	push	{r7, lr}
 8011b26:	b084      	sub	sp, #16
 8011b28:	af00      	add	r7, sp, #0
 8011b2a:	6078      	str	r0, [r7, #4]
 8011b2c:	460b      	mov	r3, r1
 8011b2e:	807b      	strh	r3, [r7, #2]
 8011b30:	4613      	mov	r3, r2
 8011b32:	707b      	strb	r3, [r7, #1]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8011b34:	2300      	movs	r3, #0
 8011b36:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8011b38:	887b      	ldrh	r3, [r7, #2]
 8011b3a:	0a1b      	lsrs	r3, r3, #8
 8011b3c:	b29b      	uxth	r3, r3
 8011b3e:	b2da      	uxtb	r2, r3
 8011b40:	4b0c      	ldr	r3, [pc, #48]	; (8011b74 <VL53L1_WrByte+0x50>)
 8011b42:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8011b44:	887b      	ldrh	r3, [r7, #2]
 8011b46:	b2da      	uxtb	r2, r3
 8011b48:	4b0a      	ldr	r3, [pc, #40]	; (8011b74 <VL53L1_WrByte+0x50>)
 8011b4a:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 8011b4c:	4a09      	ldr	r2, [pc, #36]	; (8011b74 <VL53L1_WrByte+0x50>)
 8011b4e:	787b      	ldrb	r3, [r7, #1]
 8011b50:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8011b52:	2203      	movs	r2, #3
 8011b54:	4907      	ldr	r1, [pc, #28]	; (8011b74 <VL53L1_WrByte+0x50>)
 8011b56:	6878      	ldr	r0, [r7, #4]
 8011b58:	f7ff ff36 	bl	80119c8 <_I2CWrite>
 8011b5c:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8011b5e:	68bb      	ldr	r3, [r7, #8]
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d001      	beq.n	8011b68 <VL53L1_WrByte+0x44>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8011b64:	23f3      	movs	r3, #243	; 0xf3
 8011b66:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 8011b68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011b6c:	4618      	mov	r0, r3
 8011b6e:	3710      	adds	r7, #16
 8011b70:	46bd      	mov	sp, r7
 8011b72:	bd80      	pop	{r7, pc}
 8011b74:	2000a070 	.word	0x2000a070

08011b78 <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 8011b78:	b580      	push	{r7, lr}
 8011b7a:	b086      	sub	sp, #24
 8011b7c:	af00      	add	r7, sp, #0
 8011b7e:	60f8      	str	r0, [r7, #12]
 8011b80:	460b      	mov	r3, r1
 8011b82:	607a      	str	r2, [r7, #4]
 8011b84:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8011b86:	2300      	movs	r3, #0
 8011b88:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 8011b8a:	897b      	ldrh	r3, [r7, #10]
 8011b8c:	0a1b      	lsrs	r3, r3, #8
 8011b8e:	b29b      	uxth	r3, r3
 8011b90:	b2da      	uxtb	r2, r3
 8011b92:	4b12      	ldr	r3, [pc, #72]	; (8011bdc <VL53L1_RdByte+0x64>)
 8011b94:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8011b96:	897b      	ldrh	r3, [r7, #10]
 8011b98:	b2da      	uxtb	r2, r3
 8011b9a:	4b10      	ldr	r3, [pc, #64]	; (8011bdc <VL53L1_RdByte+0x64>)
 8011b9c:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8011b9e:	2202      	movs	r2, #2
 8011ba0:	490e      	ldr	r1, [pc, #56]	; (8011bdc <VL53L1_RdByte+0x64>)
 8011ba2:	68f8      	ldr	r0, [r7, #12]
 8011ba4:	f7ff ff10 	bl	80119c8 <_I2CWrite>
 8011ba8:	6138      	str	r0, [r7, #16]
    if( status_int ){
 8011baa:	693b      	ldr	r3, [r7, #16]
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d002      	beq.n	8011bb6 <VL53L1_RdByte+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8011bb0:	23f3      	movs	r3, #243	; 0xf3
 8011bb2:	75fb      	strb	r3, [r7, #23]
        goto done;
 8011bb4:	e00c      	b.n	8011bd0 <VL53L1_RdByte+0x58>
    }
    status_int = _I2CRead(Dev, data, 1);
 8011bb6:	2201      	movs	r2, #1
 8011bb8:	6879      	ldr	r1, [r7, #4]
 8011bba:	68f8      	ldr	r0, [r7, #12]
 8011bbc:	f7ff ff23 	bl	8011a06 <_I2CRead>
 8011bc0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8011bc2:	693b      	ldr	r3, [r7, #16]
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d002      	beq.n	8011bce <VL53L1_RdByte+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8011bc8:	23f3      	movs	r3, #243	; 0xf3
 8011bca:	75fb      	strb	r3, [r7, #23]
 8011bcc:	e000      	b.n	8011bd0 <VL53L1_RdByte+0x58>
    }
done:
 8011bce:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 8011bd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011bd4:	4618      	mov	r0, r3
 8011bd6:	3718      	adds	r7, #24
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	bd80      	pop	{r7, pc}
 8011bdc:	2000a070 	.word	0x2000a070

08011be0 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 8011be0:	b580      	push	{r7, lr}
 8011be2:	b086      	sub	sp, #24
 8011be4:	af00      	add	r7, sp, #0
 8011be6:	60f8      	str	r0, [r7, #12]
 8011be8:	460b      	mov	r3, r1
 8011bea:	607a      	str	r2, [r7, #4]
 8011bec:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8011bee:	2300      	movs	r3, #0
 8011bf0:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8011bf2:	897b      	ldrh	r3, [r7, #10]
 8011bf4:	0a1b      	lsrs	r3, r3, #8
 8011bf6:	b29b      	uxth	r3, r3
 8011bf8:	b2da      	uxtb	r2, r3
 8011bfa:	4b18      	ldr	r3, [pc, #96]	; (8011c5c <VL53L1_RdWord+0x7c>)
 8011bfc:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8011bfe:	897b      	ldrh	r3, [r7, #10]
 8011c00:	b2da      	uxtb	r2, r3
 8011c02:	4b16      	ldr	r3, [pc, #88]	; (8011c5c <VL53L1_RdWord+0x7c>)
 8011c04:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8011c06:	2202      	movs	r2, #2
 8011c08:	4914      	ldr	r1, [pc, #80]	; (8011c5c <VL53L1_RdWord+0x7c>)
 8011c0a:	68f8      	ldr	r0, [r7, #12]
 8011c0c:	f7ff fedc 	bl	80119c8 <_I2CWrite>
 8011c10:	6138      	str	r0, [r7, #16]

    if( status_int ){
 8011c12:	693b      	ldr	r3, [r7, #16]
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	d002      	beq.n	8011c1e <VL53L1_RdWord+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8011c18:	23f3      	movs	r3, #243	; 0xf3
 8011c1a:	75fb      	strb	r3, [r7, #23]
        goto done;
 8011c1c:	e017      	b.n	8011c4e <VL53L1_RdWord+0x6e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8011c1e:	2202      	movs	r2, #2
 8011c20:	490e      	ldr	r1, [pc, #56]	; (8011c5c <VL53L1_RdWord+0x7c>)
 8011c22:	68f8      	ldr	r0, [r7, #12]
 8011c24:	f7ff feef 	bl	8011a06 <_I2CRead>
 8011c28:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8011c2a:	693b      	ldr	r3, [r7, #16]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d002      	beq.n	8011c36 <VL53L1_RdWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8011c30:	23f3      	movs	r3, #243	; 0xf3
 8011c32:	75fb      	strb	r3, [r7, #23]
        goto done;
 8011c34:	e00b      	b.n	8011c4e <VL53L1_RdWord+0x6e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8011c36:	4b09      	ldr	r3, [pc, #36]	; (8011c5c <VL53L1_RdWord+0x7c>)
 8011c38:	781b      	ldrb	r3, [r3, #0]
 8011c3a:	b29b      	uxth	r3, r3
 8011c3c:	021b      	lsls	r3, r3, #8
 8011c3e:	b29a      	uxth	r2, r3
 8011c40:	4b06      	ldr	r3, [pc, #24]	; (8011c5c <VL53L1_RdWord+0x7c>)
 8011c42:	785b      	ldrb	r3, [r3, #1]
 8011c44:	b29b      	uxth	r3, r3
 8011c46:	4413      	add	r3, r2
 8011c48:	b29a      	uxth	r2, r3
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 8011c4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011c52:	4618      	mov	r0, r3
 8011c54:	3718      	adds	r7, #24
 8011c56:	46bd      	mov	sp, r7
 8011c58:	bd80      	pop	{r7, pc}
 8011c5a:	bf00      	nop
 8011c5c:	2000a070 	.word	0x2000a070

08011c60 <VL53L1_GetTickCount>:
    return Status;
}

VL53L1_Error VL53L1_GetTickCount(
	uint32_t *ptick_count_ms)
{
 8011c60:	b480      	push	{r7}
 8011c62:	b085      	sub	sp, #20
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	6078      	str	r0, [r7, #4]

    /* Returns current tick count in [ms] */

	VL53L1_Error status  = VL53L1_ERROR_NONE;
 8011c68:	2300      	movs	r3, #0
 8011c6a:	73fb      	strb	r3, [r7, #15]

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	2200      	movs	r2, #0
 8011c70:	601a      	str	r2, [r3, #0]
		VL53L1_TRACE_LEVEL_DEBUG,
		"VL53L1_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 8011c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011c76:	4618      	mov	r0, r3
 8011c78:	3714      	adds	r7, #20
 8011c7a:	46bd      	mov	sp, r7
 8011c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c80:	4770      	bx	lr

08011c82 <VL53L1_WaitMs>:
	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 8011c82:	b580      	push	{r7, lr}
 8011c84:	b082      	sub	sp, #8
 8011c86:	af00      	add	r7, sp, #0
 8011c88:	6078      	str	r0, [r7, #4]
 8011c8a:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_ms);
 8011c8c:	683b      	ldr	r3, [r7, #0]
 8011c8e:	4618      	mov	r0, r3
 8011c90:	f7f3 fc70 	bl	8005574 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 8011c94:	2300      	movs	r3, #0
}
 8011c96:	4618      	mov	r0, r3
 8011c98:	3708      	adds	r7, #8
 8011c9a:	46bd      	mov	sp, r7
 8011c9c:	bd80      	pop	{r7, pc}
	...

08011ca0 <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 8011ca0:	b580      	push	{r7, lr}
 8011ca2:	b082      	sub	sp, #8
 8011ca4:	af00      	add	r7, sp, #0
 8011ca6:	6078      	str	r0, [r7, #4]
 8011ca8:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_us/1000);
 8011caa:	683b      	ldr	r3, [r7, #0]
 8011cac:	4a06      	ldr	r2, [pc, #24]	; (8011cc8 <VL53L1_WaitUs+0x28>)
 8011cae:	fb82 1203 	smull	r1, r2, r2, r3
 8011cb2:	1192      	asrs	r2, r2, #6
 8011cb4:	17db      	asrs	r3, r3, #31
 8011cb6:	1ad3      	subs	r3, r2, r3
 8011cb8:	4618      	mov	r0, r3
 8011cba:	f7f3 fc5b 	bl	8005574 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 8011cbe:	2300      	movs	r3, #0
}
 8011cc0:	4618      	mov	r0, r3
 8011cc2:	3708      	adds	r7, #8
 8011cc4:	46bd      	mov	sp, r7
 8011cc6:	bd80      	pop	{r7, pc}
 8011cc8:	10624dd3 	.word	0x10624dd3

08011ccc <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 8011ccc:	b590      	push	{r4, r7, lr}
 8011cce:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 8011cd2:	af00      	add	r7, sp, #0
 8011cd4:	f107 040c 	add.w	r4, r7, #12
 8011cd8:	6020      	str	r0, [r4, #0]
 8011cda:	f107 0008 	add.w	r0, r7, #8
 8011cde:	6001      	str	r1, [r0, #0]
 8011ce0:	4619      	mov	r1, r3
 8011ce2:	1dbb      	adds	r3, r7, #6
 8011ce4:	801a      	strh	r2, [r3, #0]
 8011ce6:	1d7b      	adds	r3, r7, #5
 8011ce8:	460a      	mov	r2, r1
 8011cea:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status         = VL53L1_ERROR_NONE;
 8011cec:	2300      	movs	r3, #0
 8011cee:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
	uint32_t     start_time_ms = 0;
 8011cf2:	2300      	movs	r3, #0
 8011cf4:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint32_t     current_time_ms = 0;
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	uint32_t     polling_time_ms = 0;
 8011cfe:	2300      	movs	r3, #0
 8011d00:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	uint8_t      byte_value      = 0;
 8011d04:	2300      	movs	r3, #0
 8011d06:	f887 3213 	strb.w	r3, [r7, #531]	; 0x213
	uint8_t      found           = 0;
 8011d0a:	2300      	movs	r3, #0
 8011d0c:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 8011d10:	f107 0310 	add.w	r3, r7, #16
 8011d14:	f240 12ff 	movw	r2, #511	; 0x1ff
 8011d18:	4935      	ldr	r1, [pc, #212]	; (8011df0 <VL53L1_WaitValueMaskEx+0x124>)
 8011d1a:	4618      	mov	r0, r3
 8011d1c:	f000 fa62 	bl	80121e4 <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53L1_GetTickCount(&start_time_ms);
 8011d20:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8011d24:	4618      	mov	r0, r3
 8011d26:	f7ff ff9b 	bl	8011c60 <VL53L1_GetTickCount>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 8011d2a:	e03f      	b.n	8011dac <VL53L1_WaitValueMaskEx+0xe0>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53L1_ERROR_NONE)
 8011d2c:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d10b      	bne.n	8011d4c <VL53L1_WaitValueMaskEx+0x80>
			status = VL53L1_RdByte(
 8011d34:	f207 2213 	addw	r2, r7, #531	; 0x213
 8011d38:	1dbb      	adds	r3, r7, #6
 8011d3a:	8819      	ldrh	r1, [r3, #0]
 8011d3c:	f107 030c 	add.w	r3, r7, #12
 8011d40:	6818      	ldr	r0, [r3, #0]
 8011d42:	f7ff ff19 	bl	8011b78 <VL53L1_RdByte>
 8011d46:	4603      	mov	r3, r0
 8011d48:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
							pdev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 8011d4c:	f897 2213 	ldrb.w	r2, [r7, #531]	; 0x213
 8011d50:	f897 3238 	ldrb.w	r3, [r7, #568]	; 0x238
 8011d54:	4013      	ands	r3, r2
 8011d56:	b2db      	uxtb	r3, r3
 8011d58:	1d7a      	adds	r2, r7, #5
 8011d5a:	7812      	ldrb	r2, [r2, #0]
 8011d5c:	429a      	cmp	r2, r3
 8011d5e:	d102      	bne.n	8011d66 <VL53L1_WaitValueMaskEx+0x9a>
			found = 1;
 8011d60:	2301      	movs	r3, #1
 8011d62:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f

		if (status == VL53L1_ERROR_NONE  &&
 8011d66:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	d112      	bne.n	8011d94 <VL53L1_WaitValueMaskEx+0xc8>
 8011d6e:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d10e      	bne.n	8011d94 <VL53L1_WaitValueMaskEx+0xc8>
			found == 0 &&
 8011d76:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d00a      	beq.n	8011d94 <VL53L1_WaitValueMaskEx+0xc8>
			poll_delay_ms > 0)
			status = VL53L1_WaitMs(
 8011d7e:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 8011d82:	f107 030c 	add.w	r3, r7, #12
 8011d86:	4611      	mov	r1, r2
 8011d88:	6818      	ldr	r0, [r3, #0]
 8011d8a:	f7ff ff7a 	bl	8011c82 <VL53L1_WaitMs>
 8011d8e:	4603      	mov	r3, r0
 8011d90:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
					pdev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 8011d94:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8011d98:	4618      	mov	r0, r3
 8011d9a:	f7ff ff61 	bl	8011c60 <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 8011d9e:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8011da2:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8011da6:	1ad3      	subs	r3, r2, r3
 8011da8:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	while ((status == VL53L1_ERROR_NONE) &&
 8011dac:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d10a      	bne.n	8011dca <VL53L1_WaitValueMaskEx+0xfe>
 8011db4:	f107 0308 	add.w	r3, r7, #8
 8011db8:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	429a      	cmp	r2, r3
 8011dc0:	d203      	bcs.n	8011dca <VL53L1_WaitValueMaskEx+0xfe>
		   (polling_time_ms < timeout_ms) &&
 8011dc2:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d0b0      	beq.n	8011d2c <VL53L1_WaitValueMaskEx+0x60>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 8011dca:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d106      	bne.n	8011de0 <VL53L1_WaitValueMaskEx+0x114>
 8011dd2:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d102      	bne.n	8011de0 <VL53L1_WaitValueMaskEx+0x114>
		status = VL53L1_ERROR_TIME_OUT;
 8011dda:	23f9      	movs	r3, #249	; 0xf9
 8011ddc:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227

	return status;
 8011de0:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
}
 8011de4:	4618      	mov	r0, r3
 8011de6:	f507 770b 	add.w	r7, r7, #556	; 0x22c
 8011dea:	46bd      	mov	sp, r7
 8011dec:	bd90      	pop	{r4, r7, pc}
 8011dee:	bf00      	nop
 8011df0:	080124a0 	.word	0x080124a0

08011df4 <DC_MOTOR_Init>:
#include "../DC_MOTOR/DC_MOTOR.h"
#include "../DC_MOTOR/DC_MOTOR_cfg.h"
#include "../Core/Inc/main.h"

void DC_MOTOR_Init(uint8_t au8_MOTOR_Instance)
{
 8011df4:	b580      	push	{r7, lr}
 8011df6:	b0a4      	sub	sp, #144	; 0x90
 8011df8:	af00      	add	r7, sp, #0
 8011dfa:	4603      	mov	r3, r0
 8011dfc:	71fb      	strb	r3, [r7, #7]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8011dfe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8011e02:	2200      	movs	r2, #0
 8011e04:	601a      	str	r2, [r3, #0]
 8011e06:	605a      	str	r2, [r3, #4]
 8011e08:	609a      	str	r2, [r3, #8]
 8011e0a:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8011e0c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8011e10:	2200      	movs	r2, #0
 8011e12:	601a      	str	r2, [r3, #0]
 8011e14:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8011e16:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8011e1a:	2200      	movs	r2, #0
 8011e1c:	601a      	str	r2, [r3, #0]
 8011e1e:	605a      	str	r2, [r3, #4]
 8011e20:	609a      	str	r2, [r3, #8]
 8011e22:	60da      	str	r2, [r3, #12]
 8011e24:	611a      	str	r2, [r3, #16]
 8011e26:	615a      	str	r2, [r3, #20]
 8011e28:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 8011e2a:	2300      	movs	r3, #0
 8011e2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint32_t ARR_Value = 0;
 8011e30:	2300      	movs	r3, #0
 8011e32:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    uint8_t i = 0;
 8011e36:	2300      	movs	r3, #0
 8011e38:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b


	/*--------[ Calculate The PSC & ARR Values To Set PWM Resolution And Approx. The F_pwm ]-------*/

	/* Those Equations Sets The PWM Resolution & Approximates The F_pwm */
	ARR_Value = 1;
 8011e3c:	2301      	movs	r3, #1
 8011e3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 8011e42:	2300      	movs	r3, #0
 8011e44:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 8011e48:	e009      	b.n	8011e5e <DC_MOTOR_Init+0x6a>
	{
		ARR_Value *= 2;
 8011e4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011e4e:	005b      	lsls	r3, r3, #1
 8011e50:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 8011e54:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8011e58:	3301      	adds	r3, #1
 8011e5a:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 8011e5e:	79fa      	ldrb	r2, [r7, #7]
 8011e60:	494d      	ldr	r1, [pc, #308]	; (8011f98 <DC_MOTOR_Init+0x1a4>)
 8011e62:	4613      	mov	r3, r2
 8011e64:	009b      	lsls	r3, r3, #2
 8011e66:	4413      	add	r3, r2
 8011e68:	009b      	lsls	r3, r3, #2
 8011e6a:	440b      	add	r3, r1
 8011e6c:	3310      	adds	r3, #16
 8011e6e:	781b      	ldrb	r3, [r3, #0]
 8011e70:	f897 208b 	ldrb.w	r2, [r7, #139]	; 0x8b
 8011e74:	429a      	cmp	r2, r3
 8011e76:	d3e8      	bcc.n	8011e4a <DC_MOTOR_Init+0x56>
	}
	PSC_Value = (uint32_t) ((DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz*1000000) / (ARR_Value*DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_FREQ_Hz));
 8011e78:	79fa      	ldrb	r2, [r7, #7]
 8011e7a:	4947      	ldr	r1, [pc, #284]	; (8011f98 <DC_MOTOR_Init+0x1a4>)
 8011e7c:	4613      	mov	r3, r2
 8011e7e:	009b      	lsls	r3, r3, #2
 8011e80:	4413      	add	r3, r2
 8011e82:	009b      	lsls	r3, r3, #2
 8011e84:	440b      	add	r3, r1
 8011e86:	3308      	adds	r3, #8
 8011e88:	881b      	ldrh	r3, [r3, #0]
 8011e8a:	461a      	mov	r2, r3
 8011e8c:	4b43      	ldr	r3, [pc, #268]	; (8011f9c <DC_MOTOR_Init+0x1a8>)
 8011e8e:	fb03 f302 	mul.w	r3, r3, r2
 8011e92:	4618      	mov	r0, r3
 8011e94:	79fa      	ldrb	r2, [r7, #7]
 8011e96:	4940      	ldr	r1, [pc, #256]	; (8011f98 <DC_MOTOR_Init+0x1a4>)
 8011e98:	4613      	mov	r3, r2
 8011e9a:	009b      	lsls	r3, r3, #2
 8011e9c:	4413      	add	r3, r2
 8011e9e:	009b      	lsls	r3, r3, #2
 8011ea0:	440b      	add	r3, r1
 8011ea2:	330c      	adds	r3, #12
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8011eaa:	fb02 f303 	mul.w	r3, r2, r3
 8011eae:	fbb0 f3f3 	udiv	r3, r0, r3
 8011eb2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PSC_Value--;
 8011eb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8011eba:	3b01      	subs	r3, #1
 8011ebc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	ARR_Value -= 2;
 8011ec0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011ec4:	3b02      	subs	r3, #2
 8011ec6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	/*--------[ Configure The DC Motor PWM Timer Channel ]-------*/

	htim.Instance = DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance;
 8011eca:	79fa      	ldrb	r2, [r7, #7]
 8011ecc:	4932      	ldr	r1, [pc, #200]	; (8011f98 <DC_MOTOR_Init+0x1a4>)
 8011ece:	4613      	mov	r3, r2
 8011ed0:	009b      	lsls	r3, r3, #2
 8011ed2:	4413      	add	r3, r2
 8011ed4:	009b      	lsls	r3, r3, #2
 8011ed6:	440b      	add	r3, r1
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	60bb      	str	r3, [r7, #8]
	htim.Init.Prescaler = PSC_Value;
 8011edc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8011ee0:	60fb      	str	r3, [r7, #12]
	htim.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8011ee2:	2360      	movs	r3, #96	; 0x60
 8011ee4:	613b      	str	r3, [r7, #16]
	htim.Init.Period = ARR_Value;
 8011ee6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011eea:	617b      	str	r3, [r7, #20]
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8011eec:	2300      	movs	r3, #0
 8011eee:	61bb      	str	r3, [r7, #24]
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8011ef0:	2380      	movs	r3, #128	; 0x80
 8011ef2:	623b      	str	r3, [r7, #32]
	HAL_TIM_Base_Init(&htim);
 8011ef4:	f107 0308 	add.w	r3, r7, #8
 8011ef8:	4618      	mov	r0, r3
 8011efa:	f7f7 fb1f 	bl	800953c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8011efe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011f02:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 8011f04:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8011f08:	f107 0308 	add.w	r3, r7, #8
 8011f0c:	4611      	mov	r1, r2
 8011f0e:	4618      	mov	r0, r3
 8011f10:	f7f8 fbca 	bl	800a6a8 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 8011f14:	f107 0308 	add.w	r3, r7, #8
 8011f18:	4618      	mov	r0, r3
 8011f1a:	f7f7 fcc5 	bl	80098a8 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8011f1e:	2300      	movs	r3, #0
 8011f20:	66fb      	str	r3, [r7, #108]	; 0x6c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011f22:	2300      	movs	r3, #0
 8011f24:	673b      	str	r3, [r7, #112]	; 0x70
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8011f26:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8011f2a:	f107 0308 	add.w	r3, r7, #8
 8011f2e:	4611      	mov	r1, r2
 8011f30:	4618      	mov	r0, r3
 8011f32:	f7f9 fb59 	bl	800b5e8 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8011f36:	2360      	movs	r3, #96	; 0x60
 8011f38:	653b      	str	r3, [r7, #80]	; 0x50
	sConfigOC.Pulse = 0;
 8011f3a:	2300      	movs	r3, #0
 8011f3c:	657b      	str	r3, [r7, #84]	; 0x54
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8011f3e:	2300      	movs	r3, #0
 8011f40:	65bb      	str	r3, [r7, #88]	; 0x58
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8011f42:	2300      	movs	r3, #0
 8011f44:	663b      	str	r3, [r7, #96]	; 0x60
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8011f46:	79fa      	ldrb	r2, [r7, #7]
 8011f48:	4913      	ldr	r1, [pc, #76]	; (8011f98 <DC_MOTOR_Init+0x1a4>)
 8011f4a:	4613      	mov	r3, r2
 8011f4c:	009b      	lsls	r3, r3, #2
 8011f4e:	4413      	add	r3, r2
 8011f50:	009b      	lsls	r3, r3, #2
 8011f52:	440b      	add	r3, r1
 8011f54:	3304      	adds	r3, #4
 8011f56:	681a      	ldr	r2, [r3, #0]
 8011f58:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011f5c:	f107 0308 	add.w	r3, r7, #8
 8011f60:	4618      	mov	r0, r3
 8011f62:	f7f8 f9c9 	bl	800a2f8 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim);
 8011f66:	f107 0308 	add.w	r3, r7, #8
 8011f6a:	4618      	mov	r0, r3
 8011f6c:	f7f3 f86c 	bl	8005048 <HAL_TIM_MspPostInit>

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8011f70:	79fa      	ldrb	r2, [r7, #7]
 8011f72:	4909      	ldr	r1, [pc, #36]	; (8011f98 <DC_MOTOR_Init+0x1a4>)
 8011f74:	4613      	mov	r3, r2
 8011f76:	009b      	lsls	r3, r3, #2
 8011f78:	4413      	add	r3, r2
 8011f7a:	009b      	lsls	r3, r3, #2
 8011f7c:	440b      	add	r3, r1
 8011f7e:	3304      	adds	r3, #4
 8011f80:	681a      	ldr	r2, [r3, #0]
 8011f82:	f107 0308 	add.w	r3, r7, #8
 8011f86:	4611      	mov	r1, r2
 8011f88:	4618      	mov	r0, r3
 8011f8a:	f7f7 fd7d 	bl	8009a88 <HAL_TIM_PWM_Start>
}
 8011f8e:	bf00      	nop
 8011f90:	3790      	adds	r7, #144	; 0x90
 8011f92:	46bd      	mov	sp, r7
 8011f94:	bd80      	pop	{r7, pc}
 8011f96:	bf00      	nop
 8011f98:	080124e4 	.word	0x080124e4
 8011f9c:	000f4240 	.word	0x000f4240

08011fa0 <DC_MOTOR_Start>:

void DC_MOTOR_Start(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 8011fa0:	b480      	push	{r7}
 8011fa2:	b083      	sub	sp, #12
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	4603      	mov	r3, r0
 8011fa8:	460a      	mov	r2, r1
 8011faa:	71fb      	strb	r3, [r7, #7]
 8011fac:	4613      	mov	r3, r2
 8011fae:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	//1023 MAX
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8011fb0:	79fa      	ldrb	r2, [r7, #7]
 8011fb2:	4928      	ldr	r1, [pc, #160]	; (8012054 <DC_MOTOR_Start+0xb4>)
 8011fb4:	4613      	mov	r3, r2
 8011fb6:	009b      	lsls	r3, r3, #2
 8011fb8:	4413      	add	r3, r2
 8011fba:	009b      	lsls	r3, r3, #2
 8011fbc:	440b      	add	r3, r1
 8011fbe:	3304      	adds	r3, #4
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d10a      	bne.n	8011fdc <DC_MOTOR_Start+0x3c>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8011fc6:	79fa      	ldrb	r2, [r7, #7]
 8011fc8:	4922      	ldr	r1, [pc, #136]	; (8012054 <DC_MOTOR_Start+0xb4>)
 8011fca:	4613      	mov	r3, r2
 8011fcc:	009b      	lsls	r3, r3, #2
 8011fce:	4413      	add	r3, r2
 8011fd0:	009b      	lsls	r3, r3, #2
 8011fd2:	440b      	add	r3, r1
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	88ba      	ldrh	r2, [r7, #4]
 8011fd8:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8011fda:	e035      	b.n	8012048 <DC_MOTOR_Start+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8011fdc:	79fa      	ldrb	r2, [r7, #7]
 8011fde:	491d      	ldr	r1, [pc, #116]	; (8012054 <DC_MOTOR_Start+0xb4>)
 8011fe0:	4613      	mov	r3, r2
 8011fe2:	009b      	lsls	r3, r3, #2
 8011fe4:	4413      	add	r3, r2
 8011fe6:	009b      	lsls	r3, r3, #2
 8011fe8:	440b      	add	r3, r1
 8011fea:	3304      	adds	r3, #4
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	2b04      	cmp	r3, #4
 8011ff0:	d10a      	bne.n	8012008 <DC_MOTOR_Start+0x68>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 8011ff2:	79fa      	ldrb	r2, [r7, #7]
 8011ff4:	4917      	ldr	r1, [pc, #92]	; (8012054 <DC_MOTOR_Start+0xb4>)
 8011ff6:	4613      	mov	r3, r2
 8011ff8:	009b      	lsls	r3, r3, #2
 8011ffa:	4413      	add	r3, r2
 8011ffc:	009b      	lsls	r3, r3, #2
 8011ffe:	440b      	add	r3, r1
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	88ba      	ldrh	r2, [r7, #4]
 8012004:	639a      	str	r2, [r3, #56]	; 0x38
}
 8012006:	e01f      	b.n	8012048 <DC_MOTOR_Start+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 8012008:	79fa      	ldrb	r2, [r7, #7]
 801200a:	4912      	ldr	r1, [pc, #72]	; (8012054 <DC_MOTOR_Start+0xb4>)
 801200c:	4613      	mov	r3, r2
 801200e:	009b      	lsls	r3, r3, #2
 8012010:	4413      	add	r3, r2
 8012012:	009b      	lsls	r3, r3, #2
 8012014:	440b      	add	r3, r1
 8012016:	3304      	adds	r3, #4
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	2b08      	cmp	r3, #8
 801201c:	d10a      	bne.n	8012034 <DC_MOTOR_Start+0x94>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 801201e:	79fa      	ldrb	r2, [r7, #7]
 8012020:	490c      	ldr	r1, [pc, #48]	; (8012054 <DC_MOTOR_Start+0xb4>)
 8012022:	4613      	mov	r3, r2
 8012024:	009b      	lsls	r3, r3, #2
 8012026:	4413      	add	r3, r2
 8012028:	009b      	lsls	r3, r3, #2
 801202a:	440b      	add	r3, r1
 801202c:	681b      	ldr	r3, [r3, #0]
 801202e:	88ba      	ldrh	r2, [r7, #4]
 8012030:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8012032:	e009      	b.n	8012048 <DC_MOTOR_Start+0xa8>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 8012034:	79fa      	ldrb	r2, [r7, #7]
 8012036:	4907      	ldr	r1, [pc, #28]	; (8012054 <DC_MOTOR_Start+0xb4>)
 8012038:	4613      	mov	r3, r2
 801203a:	009b      	lsls	r3, r3, #2
 801203c:	4413      	add	r3, r2
 801203e:	009b      	lsls	r3, r3, #2
 8012040:	440b      	add	r3, r1
 8012042:	681b      	ldr	r3, [r3, #0]
 8012044:	88ba      	ldrh	r2, [r7, #4]
 8012046:	641a      	str	r2, [r3, #64]	; 0x40
}
 8012048:	bf00      	nop
 801204a:	370c      	adds	r7, #12
 801204c:	46bd      	mov	sp, r7
 801204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012052:	4770      	bx	lr
 8012054:	080124e4 	.word	0x080124e4

08012058 <DC_MOTOR_Set_Speed>:

void DC_MOTOR_Set_Speed(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 8012058:	b480      	push	{r7}
 801205a:	b083      	sub	sp, #12
 801205c:	af00      	add	r7, sp, #0
 801205e:	4603      	mov	r3, r0
 8012060:	460a      	mov	r2, r1
 8012062:	71fb      	strb	r3, [r7, #7]
 8012064:	4613      	mov	r3, r2
 8012066:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	//1023 MAX
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8012068:	79fa      	ldrb	r2, [r7, #7]
 801206a:	4928      	ldr	r1, [pc, #160]	; (801210c <DC_MOTOR_Set_Speed+0xb4>)
 801206c:	4613      	mov	r3, r2
 801206e:	009b      	lsls	r3, r3, #2
 8012070:	4413      	add	r3, r2
 8012072:	009b      	lsls	r3, r3, #2
 8012074:	440b      	add	r3, r1
 8012076:	3304      	adds	r3, #4
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d10a      	bne.n	8012094 <DC_MOTOR_Set_Speed+0x3c>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 801207e:	79fa      	ldrb	r2, [r7, #7]
 8012080:	4922      	ldr	r1, [pc, #136]	; (801210c <DC_MOTOR_Set_Speed+0xb4>)
 8012082:	4613      	mov	r3, r2
 8012084:	009b      	lsls	r3, r3, #2
 8012086:	4413      	add	r3, r2
 8012088:	009b      	lsls	r3, r3, #2
 801208a:	440b      	add	r3, r1
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	88ba      	ldrh	r2, [r7, #4]
 8012090:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8012092:	e035      	b.n	8012100 <DC_MOTOR_Set_Speed+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8012094:	79fa      	ldrb	r2, [r7, #7]
 8012096:	491d      	ldr	r1, [pc, #116]	; (801210c <DC_MOTOR_Set_Speed+0xb4>)
 8012098:	4613      	mov	r3, r2
 801209a:	009b      	lsls	r3, r3, #2
 801209c:	4413      	add	r3, r2
 801209e:	009b      	lsls	r3, r3, #2
 80120a0:	440b      	add	r3, r1
 80120a2:	3304      	adds	r3, #4
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	2b04      	cmp	r3, #4
 80120a8:	d10a      	bne.n	80120c0 <DC_MOTOR_Set_Speed+0x68>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 80120aa:	79fa      	ldrb	r2, [r7, #7]
 80120ac:	4917      	ldr	r1, [pc, #92]	; (801210c <DC_MOTOR_Set_Speed+0xb4>)
 80120ae:	4613      	mov	r3, r2
 80120b0:	009b      	lsls	r3, r3, #2
 80120b2:	4413      	add	r3, r2
 80120b4:	009b      	lsls	r3, r3, #2
 80120b6:	440b      	add	r3, r1
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	88ba      	ldrh	r2, [r7, #4]
 80120bc:	639a      	str	r2, [r3, #56]	; 0x38
}
 80120be:	e01f      	b.n	8012100 <DC_MOTOR_Set_Speed+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 80120c0:	79fa      	ldrb	r2, [r7, #7]
 80120c2:	4912      	ldr	r1, [pc, #72]	; (801210c <DC_MOTOR_Set_Speed+0xb4>)
 80120c4:	4613      	mov	r3, r2
 80120c6:	009b      	lsls	r3, r3, #2
 80120c8:	4413      	add	r3, r2
 80120ca:	009b      	lsls	r3, r3, #2
 80120cc:	440b      	add	r3, r1
 80120ce:	3304      	adds	r3, #4
 80120d0:	681b      	ldr	r3, [r3, #0]
 80120d2:	2b08      	cmp	r3, #8
 80120d4:	d10a      	bne.n	80120ec <DC_MOTOR_Set_Speed+0x94>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 80120d6:	79fa      	ldrb	r2, [r7, #7]
 80120d8:	490c      	ldr	r1, [pc, #48]	; (801210c <DC_MOTOR_Set_Speed+0xb4>)
 80120da:	4613      	mov	r3, r2
 80120dc:	009b      	lsls	r3, r3, #2
 80120de:	4413      	add	r3, r2
 80120e0:	009b      	lsls	r3, r3, #2
 80120e2:	440b      	add	r3, r1
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	88ba      	ldrh	r2, [r7, #4]
 80120e8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80120ea:	e009      	b.n	8012100 <DC_MOTOR_Set_Speed+0xa8>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 80120ec:	79fa      	ldrb	r2, [r7, #7]
 80120ee:	4907      	ldr	r1, [pc, #28]	; (801210c <DC_MOTOR_Set_Speed+0xb4>)
 80120f0:	4613      	mov	r3, r2
 80120f2:	009b      	lsls	r3, r3, #2
 80120f4:	4413      	add	r3, r2
 80120f6:	009b      	lsls	r3, r3, #2
 80120f8:	440b      	add	r3, r1
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	88ba      	ldrh	r2, [r7, #4]
 80120fe:	641a      	str	r2, [r3, #64]	; 0x40
}
 8012100:	bf00      	nop
 8012102:	370c      	adds	r7, #12
 8012104:	46bd      	mov	sp, r7
 8012106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801210a:	4770      	bx	lr
 801210c:	080124e4 	.word	0x080124e4

08012110 <DWT_Delay_Init>:

#include "DWT_Delay.h"


uint32_t DWT_Delay_Init(void)
{
 8012110:	b480      	push	{r7}
 8012112:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8012114:	4b14      	ldr	r3, [pc, #80]	; (8012168 <DWT_Delay_Init+0x58>)
 8012116:	68db      	ldr	r3, [r3, #12]
 8012118:	4a13      	ldr	r2, [pc, #76]	; (8012168 <DWT_Delay_Init+0x58>)
 801211a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801211e:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8012120:	4b11      	ldr	r3, [pc, #68]	; (8012168 <DWT_Delay_Init+0x58>)
 8012122:	68db      	ldr	r3, [r3, #12]
 8012124:	4a10      	ldr	r2, [pc, #64]	; (8012168 <DWT_Delay_Init+0x58>)
 8012126:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801212a:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 801212c:	4b0f      	ldr	r3, [pc, #60]	; (801216c <DWT_Delay_Init+0x5c>)
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	4a0e      	ldr	r2, [pc, #56]	; (801216c <DWT_Delay_Init+0x5c>)
 8012132:	f023 0301 	bic.w	r3, r3, #1
 8012136:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8012138:	4b0c      	ldr	r3, [pc, #48]	; (801216c <DWT_Delay_Init+0x5c>)
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	4a0b      	ldr	r2, [pc, #44]	; (801216c <DWT_Delay_Init+0x5c>)
 801213e:	f043 0301 	orr.w	r3, r3, #1
 8012142:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8012144:	4b09      	ldr	r3, [pc, #36]	; (801216c <DWT_Delay_Init+0x5c>)
 8012146:	2200      	movs	r2, #0
 8012148:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 801214a:	bf00      	nop
    __ASM volatile ("NOP");
 801214c:	bf00      	nop
    __ASM volatile ("NOP");
 801214e:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8012150:	4b06      	ldr	r3, [pc, #24]	; (801216c <DWT_Delay_Init+0x5c>)
 8012152:	685b      	ldr	r3, [r3, #4]
 8012154:	2b00      	cmp	r3, #0
 8012156:	d001      	beq.n	801215c <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8012158:	2300      	movs	r3, #0
 801215a:	e000      	b.n	801215e <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 801215c:	2301      	movs	r3, #1
    }
}
 801215e:	4618      	mov	r0, r3
 8012160:	46bd      	mov	sp, r7
 8012162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012166:	4770      	bx	lr
 8012168:	e000edf0 	.word	0xe000edf0
 801216c:	e0001000 	.word	0xe0001000

08012170 <__libc_init_array>:
 8012170:	b570      	push	{r4, r5, r6, lr}
 8012172:	4d0d      	ldr	r5, [pc, #52]	; (80121a8 <__libc_init_array+0x38>)
 8012174:	4c0d      	ldr	r4, [pc, #52]	; (80121ac <__libc_init_array+0x3c>)
 8012176:	1b64      	subs	r4, r4, r5
 8012178:	10a4      	asrs	r4, r4, #2
 801217a:	2600      	movs	r6, #0
 801217c:	42a6      	cmp	r6, r4
 801217e:	d109      	bne.n	8012194 <__libc_init_array+0x24>
 8012180:	4d0b      	ldr	r5, [pc, #44]	; (80121b0 <__libc_init_array+0x40>)
 8012182:	4c0c      	ldr	r4, [pc, #48]	; (80121b4 <__libc_init_array+0x44>)
 8012184:	f000 f842 	bl	801220c <_init>
 8012188:	1b64      	subs	r4, r4, r5
 801218a:	10a4      	asrs	r4, r4, #2
 801218c:	2600      	movs	r6, #0
 801218e:	42a6      	cmp	r6, r4
 8012190:	d105      	bne.n	801219e <__libc_init_array+0x2e>
 8012192:	bd70      	pop	{r4, r5, r6, pc}
 8012194:	f855 3b04 	ldr.w	r3, [r5], #4
 8012198:	4798      	blx	r3
 801219a:	3601      	adds	r6, #1
 801219c:	e7ee      	b.n	801217c <__libc_init_array+0xc>
 801219e:	f855 3b04 	ldr.w	r3, [r5], #4
 80121a2:	4798      	blx	r3
 80121a4:	3601      	adds	r6, #1
 80121a6:	e7f2      	b.n	801218e <__libc_init_array+0x1e>
 80121a8:	08012514 	.word	0x08012514
 80121ac:	08012514 	.word	0x08012514
 80121b0:	08012514 	.word	0x08012514
 80121b4:	08012518 	.word	0x08012518

080121b8 <memcpy>:
 80121b8:	440a      	add	r2, r1
 80121ba:	4291      	cmp	r1, r2
 80121bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80121c0:	d100      	bne.n	80121c4 <memcpy+0xc>
 80121c2:	4770      	bx	lr
 80121c4:	b510      	push	{r4, lr}
 80121c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80121ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80121ce:	4291      	cmp	r1, r2
 80121d0:	d1f9      	bne.n	80121c6 <memcpy+0xe>
 80121d2:	bd10      	pop	{r4, pc}

080121d4 <memset>:
 80121d4:	4402      	add	r2, r0
 80121d6:	4603      	mov	r3, r0
 80121d8:	4293      	cmp	r3, r2
 80121da:	d100      	bne.n	80121de <memset+0xa>
 80121dc:	4770      	bx	lr
 80121de:	f803 1b01 	strb.w	r1, [r3], #1
 80121e2:	e7f9      	b.n	80121d8 <memset+0x4>

080121e4 <strncpy>:
 80121e4:	b510      	push	{r4, lr}
 80121e6:	3901      	subs	r1, #1
 80121e8:	4603      	mov	r3, r0
 80121ea:	b132      	cbz	r2, 80121fa <strncpy+0x16>
 80121ec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80121f0:	f803 4b01 	strb.w	r4, [r3], #1
 80121f4:	3a01      	subs	r2, #1
 80121f6:	2c00      	cmp	r4, #0
 80121f8:	d1f7      	bne.n	80121ea <strncpy+0x6>
 80121fa:	441a      	add	r2, r3
 80121fc:	2100      	movs	r1, #0
 80121fe:	4293      	cmp	r3, r2
 8012200:	d100      	bne.n	8012204 <strncpy+0x20>
 8012202:	bd10      	pop	{r4, pc}
 8012204:	f803 1b01 	strb.w	r1, [r3], #1
 8012208:	e7f9      	b.n	80121fe <strncpy+0x1a>
	...

0801220c <_init>:
 801220c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801220e:	bf00      	nop
 8012210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012212:	bc08      	pop	{r3}
 8012214:	469e      	mov	lr, r3
 8012216:	4770      	bx	lr

08012218 <_fini>:
 8012218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801221a:	bf00      	nop
 801221c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801221e:	bc08      	pop	{r3}
 8012220:	469e      	mov	lr, r3
 8012222:	4770      	bx	lr
