@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode
@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG1343 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":735:14:735:33|Read directive read_comments_as_HDL on.
@N: CG1344 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v":743:14:743:33|Read directive read_comments_as_HDL off.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@N: CG364 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv":3:7:3:25|Synthesizing module convolutional_layer in library work.
@N: CG364 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":3:7:3:12|Synthesizing module window in library work.
@N: CG364 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":3:7:3:10|Synthesizing module conv in library work.
@N: CL134 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Found RAM weights_s, depth=9, width=8
@N: CL134 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Found RAM biases_s, depth=9, width=8
@N: CL201 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":134:0:134:8|Trying to extract state machine for register state_s.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s5 with address depth of 12 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s4 with address depth of 26 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s3 with address depth of 54 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s2 with address depth of 110 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s1 with address depth of 222 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s6 with address depth of 5 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s5 with address depth of 12 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s4 with address depth of 26 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s3 with address depth of 54 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s2 with address depth of 110 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s1 with address depth of 222 words and data bit width of 8.
@N: CL135 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv":136:4:136:12|Found sequential shift shift_buffer_s6 with address depth of 5 words and data bit width of 8.
@N|Running in 64-bit mode
@N: NF107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv":3:7:3:25|Selected library: work cell: convolutional_layer view verilog as top level
@N: NF107 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv":3:7:3:25|Selected library: work cell: convolutional_layer view verilog as top level

