Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 22 19:10:09 2026
| Host         : MinhSang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              43 |           13 |
| No           | Yes                   | No                     |               3 |            1 |
| Yes          | No                    | No                     |             256 |           72 |
| Yes          | No                    | Yes                    |              46 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart_tx_inst/TX_i_1_n_0                      | uart_rx_inst/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_tx_inst/bit_counter[3]_i_1_n_0          | uart_rx_inst/rst_n |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | baud_gen_inst/E[0]                           | uart_rx_inst/rst_n |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_inst/data_counter                    | uart_rx_inst/rst_n |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.wr_ptr_bin[4]_i_1_n_0    | uart_rx_inst/rst_n |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.rd_ptr_bin[4]_i_1__0_n_0 | uart_rx_inst/rst_n |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.wr_ptr_bin[4]_i_1__0_n_0 | uart_rx_inst/rst_n |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.rd_ptr_bin[4]_i_1_n_0    | uart_rx_inst/rst_n |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | uart_tx_inst/FSM_onehot_tx_state[4]_i_1_n_0  | uart_rx_inst/rst_n |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[4][7]_i_1__0_n_0  |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[5][7]_i_1__0_n_0  |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[13][7]_i_1__0_n_0 |                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[1][7]_i_1__0_n_0  |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[14][7]_i_1__0_n_0 |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[10][7]_i_1__0_n_0 |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[12][7]_i_1__0_n_0 |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[15][7]_i_1__0_n_0 |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[3][7]_i_1__0_n_0  |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[7][7]_i_1__0_n_0  |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[14][7]_i_1_n_0    |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[9][7]_i_1_n_0     |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[2][7]_i_1__0_n_0  |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[15][7]_i_1_n_0    |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[12][7]_i_1_n_0    |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[2][7]_i_1_n_0     |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[13][7]_i_1_n_0    |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[7][7]_i_1_n_0     |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[5][7]_i_1_n_0     |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[1][7]_i_1_n_0     |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[10][7]_i_1_n_0    |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[8][7]_i_1_n_0     |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[6][7]_i_1__0_n_0  |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[4][7]_i_1_n_0     |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[6][7]_i_1_n_0     |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[3][7]_i_1_n_0     |                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[0][7]_i_1_n_0     |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[8][7]_i_1__0_n_0  |                    |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[0][7]_i_1__0_n_0  |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[11][7]_i_1__0_n_0 |                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | fifo_rx/NORMAL_FIFO.buffer[9][7]_i_1__0_n_0  |                    |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | uart_tx_inst/tx_buffer                       | uart_rx_inst/rst_n |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | fifo_tx/NORMAL_FIFO.buffer[11][7]_i_1_n_0    |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG |                                              | uart_rx_inst/rst_n |               14 |             46 |         3.29 |
+----------------+----------------------------------------------+--------------------+------------------+----------------+--------------+


