
---------- Begin Simulation Statistics ----------
final_tick                               2528338398000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56373                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703444                       # Number of bytes of host memory used
host_op_rate                                    56538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46114.81                       # Real time elapsed on the host
host_tick_rate                               54827033                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599644893                       # Number of instructions simulated
sim_ops                                    2607253827                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.528338                       # Number of seconds simulated
sim_ticks                                2528338398000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.278884                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              323018630                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           378779149                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24897031                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        501302532                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          52680092                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       53015249                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          335157                       # Number of indirect misses.
system.cpu0.branchPred.lookups              644676772                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4033205                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801873                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16054547                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581840916                       # Number of branches committed
system.cpu0.commit.bw_lim_events             79300928                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419533                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      287904829                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379674883                       # Number of instructions committed
system.cpu0.commit.committedOps            2383482053                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4262857753                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559128                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.372773                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3161432598     74.16%     74.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    642490196     15.07%     89.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    161421538      3.79%     93.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    134404630      3.15%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     55435128      1.30%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16716129      0.39%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6389932      0.15%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5266674      0.12%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     79300928      1.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4262857753                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48962053                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306611371                       # Number of committed integer instructions.
system.cpu0.commit.loads                    726052665                       # Number of loads committed
system.cpu0.commit.membars                    7608910                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608916      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1330185367     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729854530     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290564815     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383482053                       # Class of committed instruction
system.cpu0.commit.refs                    1020419373                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379674883                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383482053                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.122882                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.122882                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            878758944                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8853072                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           316829508                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2703175187                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1509460378                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1890242433                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16085411                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             27945996                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16128425                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  644676772                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                486194664                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2767564949                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10247710                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2761310311                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 819                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         5151                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49857200                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127614                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1518175985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         375698722                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.546603                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4310675591                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.641458                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874951                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2311005811     53.61%     53.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1499183113     34.78%     88.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               313151006      7.26%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142662118      3.31%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21197388      0.49%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17818509      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1844234      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3807936      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5476      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4310675591                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       50                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      741093594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16270995                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               615386140                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.522363                       # Inst execution rate
system.cpu0.iew.exec_refs                  1179319538                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 356858062                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              671862454                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            820260575                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811015                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6592600                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           367341421                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2671354017                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            822461476                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11605318                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2638857297                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2378595                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             31509640                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16085411                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             38884898                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1327798                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        58500552                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        19951                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        33617                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15297153                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     94207910                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     72974702                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         33617                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1539728                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14731267                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1135383089                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2613839976                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.846344                       # average fanout of values written-back
system.cpu0.iew.wb_producers                960924440                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.517411                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2614013517                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3258747391                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1666054196                       # number of integer regfile writes
system.cpu0.ipc                              0.471058                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.471058                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612585      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1435453872     54.16%     54.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19389219      0.73%     55.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900261      0.22%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           828394615     31.25%     86.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          353712011     13.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2650462616                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8745161                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003299                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1509234     17.26%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   408      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1671162     19.11%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     36.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4750901     54.33%     90.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               813452      9.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2651595135                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9620930533                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2613839923                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2959258285                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2659933531                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2650462616                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420486                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      287871879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           584660                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           953                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     64970869                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4310675591                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614860                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.839893                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2408289442     55.87%     55.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1324058641     30.72%     86.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          466837503     10.83%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75454427      1.75%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23339855      0.54%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4972544      0.12%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6297195      0.15%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1047494      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             378490      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4310675591                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.524660                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         43405824                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24676330                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           820260575                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          367341421                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2899                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5051769185                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7004683                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              742489405                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525944057                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28576095                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1528009063                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              55325198                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               131569                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3334827545                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2693956121                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1722273293                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1885875020                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              53248692                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16085411                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            137976021                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               196329168                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               50                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3334827495                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        240671                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8944                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 63763387                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8934                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6854906514                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5390641903                       # The number of ROB writes
system.cpu0.timesIdled                       46443637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.145714                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26854407                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31914171                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2536624                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40614973                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3032289                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3047402                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15113                       # Number of indirect misses.
system.cpu1.branchPred.lookups               49408791                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112398                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801584                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1704242                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41148542                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9795287                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405439                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22388821                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219970010                       # Number of instructions committed
system.cpu1.commit.committedOps             223771774                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    859536364                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.260340                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.078309                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    776829822     90.38%     90.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     39100570      4.55%     94.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14596386      1.70%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8280563      0.96%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5254685      0.61%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3447495      0.40%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1602660      0.19%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       628896      0.07%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9795287      1.14%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    859536364                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5482519                       # Number of function calls committed.
system.cpu1.commit.int_insts                213879863                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55668817                       # Number of loads committed
system.cpu1.commit.membars                    7603292                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603292      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132580149     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59470401     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21558408      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223771774                       # Class of committed instruction
system.cpu1.commit.refs                      81028821                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219970010                       # Number of Instructions Simulated
system.cpu1.committedOps                    223771774                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.965151                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.965151                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            701945365                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               843988                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25321771                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             254478870                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39302649                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                110812220                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1705517                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2143075                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9765651                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   49408791                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36444446                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    815953013                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               601103                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     260475582                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5075798                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056648                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45040489                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          29886696                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.298637                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         863531402                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.306043                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.761280                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               695252816     80.51%     80.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               109808590     12.72%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37159960      4.30%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12239544      1.42%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3555271      0.41%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3882348      0.45%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1632618      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     238      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           863531402                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        8682957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1834453                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44102262                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.274088                       # Inst execution rate
system.cpu1.iew.exec_refs                    85660494                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26092708                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              580047628                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60127446                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802283                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1333450                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26990396                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          246148176                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59567786                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1594572                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            239063701                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2410821                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11110878                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1705517                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             18448654                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        87262                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2969836                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26230                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1693                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1770                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4458629                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1630392                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1693                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       390603                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1443850                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                138122021                       # num instructions consuming a value
system.cpu1.iew.wb_count                    237543134                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813385                       # average fanout of values written-back
system.cpu1.iew.wb_producers                112346313                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.272345                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     237626948                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               303920700                       # number of integer regfile reads
system.cpu1.int_regfile_writes              166368594                       # number of integer regfile writes
system.cpu1.ipc                              0.252197                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252197                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603395      3.16%      3.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            144235311     59.93%     63.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855404      0.36%     63.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704548      0.71%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            63875381     26.54%     90.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22384222      9.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             240658273                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7143661                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029684                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 916676     12.83%     12.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 16105      0.23%     13.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1540643     21.57%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4098897     57.38%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               571336      8.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             240198523                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1352347303                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    237543122                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        268526053                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 234742369                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                240658273                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405807                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22376401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           355722                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           368                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10812105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    863531402                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.278691                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.761657                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          714445812     82.74%     82.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           97659352     11.31%     94.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31147483      3.61%     97.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7776045      0.90%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8547115      0.99%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1645467      0.19%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1432404      0.17%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             656191      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             221533      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      863531402                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.275916                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         25918486                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4581131                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60127446                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26990396                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       872214359                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4184446441                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              626675115                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156132859                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27220112                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                43825904                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9345670                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               101092                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            321895847                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             251549039                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          176261589                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                114225866                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              39549791                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1705517                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             77070485                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20128730                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       321895835                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28515                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               618                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52967764                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           618                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1095901412                       # The number of ROB reads
system.cpu1.rob.rob_writes                  496337524                       # The number of ROB writes
system.cpu1.timesIdled                         393715                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         19347408                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             16218986                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            60638589                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              45642                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5823598                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     27042358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      53864606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3092939                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1760358                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    138605623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     28374764                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    277199504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       30135122                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18393096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10054929                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16767398                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              365                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8647836                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8647832                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18393100                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           704                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     80905531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               80905531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2374134848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2374134848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27042276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27042276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27042276                       # Request fanout histogram
system.membus.respLayer1.occupancy       141885491055                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        100946896936                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    583724083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   749165007.732303                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      2909500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1830518000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2524836053500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3502344500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    427503230                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       427503230                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    427503230                       # number of overall hits
system.cpu0.icache.overall_hits::total      427503230                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58691434                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58691434                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58691434                       # number of overall misses
system.cpu0.icache.overall_misses::total     58691434                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1021553058497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1021553058497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1021553058497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1021553058497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    486194664                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    486194664                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    486194664                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    486194664                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120716                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120716                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120716                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120716                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17405.488142                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17405.488142                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17405.488142                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17405.488142                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2706                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.281250                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52960136                       # number of writebacks
system.cpu0.icache.writebacks::total         52960136                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5731265                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5731265                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5731265                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5731265                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52960169                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52960169                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52960169                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52960169                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 916380625997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 916380625997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 916380625997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 916380625997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.108928                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.108928                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.108928                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.108928                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17303.204338                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17303.204338                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17303.204338                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17303.204338                       # average overall mshr miss latency
system.cpu0.icache.replacements              52960136                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    427503230                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      427503230                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58691434                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58691434                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1021553058497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1021553058497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    486194664                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    486194664                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120716                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120716                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17405.488142                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17405.488142                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5731265                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5731265                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52960169                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52960169                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 916380625997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 916380625997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.108928                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.108928                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17303.204338                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17303.204338                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          480463279                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52960136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.072169                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1025349496                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1025349496                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    902897165                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       902897165                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    902897165                       # number of overall hits
system.cpu0.dcache.overall_hits::total      902897165                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    133748071                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     133748071                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    133748071                       # number of overall misses
system.cpu0.dcache.overall_misses::total    133748071                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3987255412933                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3987255412933                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3987255412933                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3987255412933                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1036645236                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1036645236                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1036645236                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1036645236                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.129020                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.129020                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.129020                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.129020                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29811.685381                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29811.685381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29811.685381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29811.685381                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     44358965                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       185670                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3976427                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2886                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.155483                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.334719                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     80184160                       # number of writebacks
system.cpu0.dcache.writebacks::total         80184160                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     55029123                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     55029123                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     55029123                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     55029123                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     78718948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     78718948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     78718948                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     78718948                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1714261692550                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1714261692550                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1714261692550                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1714261692550                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075936                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075936                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075936                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075936                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21776.989354                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21776.989354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21776.989354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21776.989354                       # average overall mshr miss latency
system.cpu0.dcache.replacements              80184160                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    662391438                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      662391438                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     83694844                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     83694844                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2291714183000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2291714183000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    746086282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    746086282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.112179                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.112179                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27381.784510                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27381.784510                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     22880617                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     22880617                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     60814227                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     60814227                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1218265690500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1218265690500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.081511                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.081511                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20032.577089                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20032.577089                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240505727                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240505727                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     50053227                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     50053227                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1695541229933                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1695541229933                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290558954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290558954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.172265                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.172265                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33874.763558                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33874.763558                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     32148506                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     32148506                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     17904721                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     17904721                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 495996002050                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 495996002050                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061622                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061622                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27701.967657                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27701.967657                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2768                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2768                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16811500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16811500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.465054                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.465054                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6073.518786                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6073.518786                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2754                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2754                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       496000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       496000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002352                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002352                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 35428.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35428.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       749500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       749500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027570                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027570                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4626.543210                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4626.543210                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       587500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       587500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027570                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027570                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3626.543210                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3626.543210                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330143                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471730                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471730                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 133835415000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 133835415000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387107                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387107                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90937.478342                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90937.478342                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471730                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471730                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 132363685000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 132363685000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387107                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387107                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89937.478342                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89937.478342                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996690                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          985427144                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         80190381                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.288595                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996690                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999897                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2161108287                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2161108287                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            49272818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            68572328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              411511                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1013228                       # number of demand (read+write) hits
system.l2.demand_hits::total                119269885                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           49272818                       # number of overall hits
system.l2.overall_hits::.cpu0.data           68572328                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             411511                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1013228                       # number of overall hits
system.l2.overall_hits::total               119269885                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3687351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          11610773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             41042                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3978318                       # number of demand (read+write) misses
system.l2.demand_misses::total               19317484                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3687351                       # number of overall misses
system.l2.overall_misses::.cpu0.data         11610773                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            41042                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3978318                       # number of overall misses
system.l2.overall_misses::total              19317484                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 306932322497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 943647592034                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3842071492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 407848693459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1662270679482                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 306932322497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 943647592034                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3842071492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 407848693459                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1662270679482                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52960169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        80183101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          452553                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4991546                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            138587369                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52960169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       80183101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         452553                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4991546                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           138587369                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.069625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.144803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.090690                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.797011                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139388                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.069625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.144803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.090690                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.797011                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139388                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83239.247497                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81273.451133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93613.164368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102517.871487                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86050.061151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83239.247497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81273.451133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93613.164368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102517.871487                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86050.061151                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             766202                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     21205                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.133082                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6166049                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            10054932                       # number of writebacks
system.l2.writebacks::total                  10054932                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         191183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          30755                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              222050                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        191183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         30755                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             222050                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3687303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     11419590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        40978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3947563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19095434                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3687303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     11419590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        40978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3947563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8208842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         27304276                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 270056102497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 816387688342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   3428337492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 366211395582                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1456083523913                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 270056102497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 816387688342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   3428337492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 366211395582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 745065229920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2201148753833                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.069624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.142419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.090549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.790850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137786                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.069624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.142419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.090549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.790850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.197019                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73239.465945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71490.105016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83662.879887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92768.980655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76252.968323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73239.465945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71490.105016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83662.879887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92768.980655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90763.743524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80615.532667                       # average overall mshr miss latency
system.l2.replacements                       54702987                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     23247831                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         23247831                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     23247831                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     23247831                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    114746860                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        114746860                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    114746860                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    114746860                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8208842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8208842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 745065229920                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 745065229920                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90763.743524                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90763.743524                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1579000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       213000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1792000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.862069                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21053.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        21300                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21082.352941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1520000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       205500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1725500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.862069                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20266.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20550                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20300                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         13144343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           439735                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              13584078                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        6227539                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2503662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8731201                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 453921756763                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 256846874444                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  710768631207                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     19371882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2943397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          22315279                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.321473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.850603                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.391266                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 72889.428194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102588.478175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81405.597146                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        73300                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11713                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            85013                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      6154239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2491949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8646188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 386743397878                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 230915727994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 617659125872                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.317689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.846623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.387456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 62841.790492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92664.708625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71437.161194                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      49272818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        411511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           49684329                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3687351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        41042                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3728393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 306932322497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3842071492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 310774393989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52960169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       452553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53412722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.069625                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.090690                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.069803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83239.247497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93613.164368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83353.443156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           112                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3687303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        40978                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3728281                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 270056102497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   3428337492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 273484439989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.069624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.090549                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.069801                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73239.465945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83662.879887                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73354.030983                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     55427985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       573493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          56001478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5383234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1474656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6857890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 489725835271                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 151001819015                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 640727654286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     60811219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2048149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      62859368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.088524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.719994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.109099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90972.422018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102397.995882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93429.269686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       117883                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        19042                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       136925                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5265351                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1455614                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6720965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 429644290464                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 135295667588                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 564939958052                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.086585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.710697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.106921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81598.413945                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92947.489917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84056.375543                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          412                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               462                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          671                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          142                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             813                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7074990                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1019493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8094483                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1083                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          192                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1275                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.619575                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.739583                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.637647                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10543.949329                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7179.528169                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9956.313653                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           99                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          114                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          572                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          699                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11343466                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2564483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13907949                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.528163                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.661458                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.548235                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19831.234266                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20192.779528                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19896.922747                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999955                       # Cycle average of tags in use
system.l2.tags.total_refs                   284306327                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  54703558                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.197218                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.018969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.905543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.518100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.048923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.635878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.872543                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.390921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.179970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.326133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2267371446                       # Number of tag accesses
system.l2.tags.data_accesses               2267371446                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     235987328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     730998656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2622592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     252664832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    508345984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1730619392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    235987328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2622592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     238609920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    643515456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       643515456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3687302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       11421854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          40978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3947888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7942906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27040928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10054929                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10054929                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         93336924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        289122159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1037279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         99933155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    201059314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             684488830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     93336924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1037279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94374203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      254521094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            254521094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      254521094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        93336924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       289122159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1037279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        99933155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    201059314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            939009924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7118558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3687302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8376315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     40978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3853445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7845932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016736138750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       431471                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       431471                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            49320849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6708482                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    27040932                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10054929                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27040932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10054929                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3236960                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2936371                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            858092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            863330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            888643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            962217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4160792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3286844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            958674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            975086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            944694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            908284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           904956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1517917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1563231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2894867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           876268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1240077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            401398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            397258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            422819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            416020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            451148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            467253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            460233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            455765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            429963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           421890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           534211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           581038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           432383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           432188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           408829                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 742136674526                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               119019860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1188461149526                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31177.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49927.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15955514                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4328281                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27040932                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10054929                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11717773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3633816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1592222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1151016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  916145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  717512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  599192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  518082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  447886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  396966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 435390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 667551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 325313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 214307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 173825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 136846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  99662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  58192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  70784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 190809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 332066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 408364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 432751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 440621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 445035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 454766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 457694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 461222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 469385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 455592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 451678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 447933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 441003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 440122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 448271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  23252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10638699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.022553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.991965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.910973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6321997     59.42%     59.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2214122     20.81%     80.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       570277      5.36%     85.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       365552      3.44%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       382668      3.60%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       125611      1.18%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        90735      0.85%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        70097      0.66%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       497640      4.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10638699                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       431471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.169316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.898648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    594.077981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       431466    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        431471                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       431471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.498277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.459821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.202683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           349198     80.93%     80.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11016      2.55%     83.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            39089      9.06%     92.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            18021      4.18%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             7260      1.68%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             3258      0.76%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1638      0.38%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              902      0.21%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              481      0.11%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              239      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              143      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               87      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               58      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               35      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               17      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        431471                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1523454208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               207165440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               455585792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1730619648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            643515456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       602.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    684.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    254.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2528338382500                       # Total gap between requests
system.mem_ctrls.avgGap                      68156.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    235987328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    536084160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2622592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    246620480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    502139648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    455585792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 93336923.643873721361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 212030225.235696494579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1037278.871402086806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 97542512.582605645061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 198604604.667321920395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180191778.268440485001                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3687302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     11421854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        40978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3947888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7942910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10054929                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 118499384286                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 373639107161                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1702141897                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 202903939820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 491716576362                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 62161735486541                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32137.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32712.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41537.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51395.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61906.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6182215.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          33388610640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          17746448445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         77471092020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19294513740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     199584671520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1097068990230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47034374400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1491588700995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        589.948206                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 111968488611                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  84426680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2331943229389                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          42571743060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          22627414260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         92489260920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17864202420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     199584671520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1104137302020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41082111840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1520356706040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.326431                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  95185270164                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  84426680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2348726447836                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    25203284337.349396                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   116421392765.599152                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     92.77%     92.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.41%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 886044300000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   436465798000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2091872600000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     35982986                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        35982986                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     35982986                       # number of overall hits
system.cpu1.icache.overall_hits::total       35982986                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       461460                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        461460                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       461460                       # number of overall misses
system.cpu1.icache.overall_misses::total       461460                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9837032500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9837032500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9837032500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9837032500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36444446                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36444446                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36444446                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36444446                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012662                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012662                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012662                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012662                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21317.194340                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21317.194340                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21317.194340                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21317.194340                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           88                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       452521                       # number of writebacks
system.cpu1.icache.writebacks::total           452521                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8907                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8907                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8907                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8907                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       452553                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       452553                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       452553                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       452553                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9112582000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9112582000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9112582000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9112582000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012418                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012418                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012418                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012418                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20135.944298                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20135.944298                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20135.944298                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20135.944298                       # average overall mshr miss latency
system.cpu1.icache.replacements                452521                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     35982986                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       35982986                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       461460                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       461460                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9837032500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9837032500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36444446                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36444446                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012662                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012662                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21317.194340                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21317.194340                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8907                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8907                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       452553                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       452553                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9112582000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9112582000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012418                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012418                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20135.944298                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20135.944298                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995445                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36345589                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           452521                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.318016                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        358675000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995445                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999858                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         73341445                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        73341445                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62286051                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62286051                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62286051                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62286051                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     15543819                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      15543819                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     15543819                       # number of overall misses
system.cpu1.dcache.overall_misses::total     15543819                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1360416543225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1360416543225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1360416543225                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1360416543225                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     77829870                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77829870                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     77829870                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77829870                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.199715                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.199715                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.199715                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.199715                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87521.383466                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87521.383466                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87521.383466                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87521.383466                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6400992                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       489648                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            93977                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4719                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.112325                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   103.760966                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4991758                       # number of writebacks
system.cpu1.dcache.writebacks::total          4991758                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11908862                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11908862                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11908862                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11908862                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3634957                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3634957                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3634957                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3634957                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 309971097218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 309971097218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 309971097218                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 309971097218                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046704                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046704                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046704                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046704                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85275.038252                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85275.038252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85275.038252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85275.038252                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4991758                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     47605842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       47605842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8666068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8666068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 642692438000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 642692438000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56271910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56271910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154003                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154003                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74161.942648                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74161.942648                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6617600                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6617600                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2048468                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2048468                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 161678065000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 161678065000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036403                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036403                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78926.331776                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78926.331776                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     14680209                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14680209                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6877751                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6877751                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 717724105225                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 717724105225                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21557960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21557960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.319035                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.319035                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 104354.476518                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 104354.476518                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5291262                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5291262                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1586489                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1586489                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 148293032218                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 148293032218                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073592                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073592                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93472.461655                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93472.461655                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6153000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6153000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.319328                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.319328                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40480.263158                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40480.263158                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002101                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002101                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          349                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          349                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       598500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       598500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.241304                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.241304                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5391.891892                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5391.891892                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       487500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       487500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.241304                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.241304                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4391.891892                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4391.891892                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438370                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438370                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363214                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363214                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120894736000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120894736000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801584                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801584                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358591                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358591                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88683.608003                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88683.608003                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363214                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363214                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119531522000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119531522000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358591                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358591                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87683.608003                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87683.608003                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.399817                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69720597                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4998040                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.949588                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        358686500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.399817                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.949994                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.949994                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168262849                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168262849                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2528338398000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         116272867                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33302763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    115340733                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        44648055                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14440821                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             399                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             381                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            654                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         22327063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        22327061                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53412722                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     62860146                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1275                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1275                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    158880473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    240559485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1357627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14981991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             415779576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6778899456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  10263517184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     57924736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    638943680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17739285056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        69157311                       # Total snoops (count)
system.tol2bus.snoopTraffic                 644345152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        207750300                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.168476                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.396281                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              174509717     84.00%     84.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               31480225     15.15%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1760358      0.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          207750300                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       277192693891                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      120305644630                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80491205879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7501944612                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         679132393                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           599859                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4494770589000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111045                       # Simulator instruction rate (inst/s)
host_mem_usage                                 761048                       # Number of bytes of host memory used
host_op_rate                                   111664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30956.55                       # Real time elapsed on the host
host_tick_rate                               63522330                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3437558118                       # Number of instructions simulated
sim_ops                                    3456724030                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.966432                       # Number of seconds simulated
sim_ticks                                1966432191000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.591593                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54360630                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58082813                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8948625                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120118065                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1494296                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1887334                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          393038                       # Number of indirect misses.
system.cpu0.branchPred.lookups              130400954                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       216117                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        293493                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7873308                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  70062466                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25349443                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12475624                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      202914583                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           411584930                       # Number of instructions committed
system.cpu0.commit.committedOps             417563189                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2785058142                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.149930                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.897062                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2657938017     95.44%     95.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     53733152      1.93%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12502823      0.45%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     22180040      0.80%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5181197      0.19%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2262082      0.08%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3926187      0.14%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1985201      0.07%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25349443      0.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2785058142                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     31962                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2661966                       # Number of function calls committed.
system.cpu0.commit.int_insts                404182599                       # Number of committed integer instructions.
system.cpu0.commit.loads                    142762652                       # Number of loads committed
system.cpu0.commit.membars                    9072017                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      9079361      2.17%      2.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       235060219     56.29%     58.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5733880      1.37%     59.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2863304      0.69%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4896      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         14689      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2448      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2482      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      143051195     34.26%     94.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21743268      5.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4950      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2481      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        417563189                       # Class of committed instruction
system.cpu0.commit.refs                     164801894                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  411584930                       # Number of Instructions Simulated
system.cpu0.committedOps                    417563189                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.081324                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.081324                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2440063569                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1084858                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43187042                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             668775285                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               154522972                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                189823742                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7925289                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2589261                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             24338452                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  130400954                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 36644627                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2633422252                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1465048                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        21904                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     811760113                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                3938                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        16204                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18006342                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039205                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         174206555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          55854926                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.244054                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2816674024                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.291570                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.847429                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2371854547     84.21%     84.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               271487684      9.64%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                58801569      2.09%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                50856685      1.81%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                52787375      1.87%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5866906      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  460650      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  120077      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4438531      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2816674024                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    27534                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   19869                       # number of floating regfile writes
system.cpu0.idleCycles                      509476963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8334601                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                82741109                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.174547                       # Inst execution rate
system.cpu0.iew.exec_refs                   267538748                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  22988187                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               71315252                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            225222558                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4682440                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1590728                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            24757931                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          614788382                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            244550561                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5103567                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            580570315                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                702888                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            746117647                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7925289                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            745758734                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10765485                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          545174                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6392                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3967                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          743                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82459906                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2718700                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3967                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3844339                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4490262                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                459707367                       # num instructions consuming a value
system.cpu0.iew.wb_count                    521855897                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765935                       # average fanout of values written-back
system.cpu0.iew.wb_producers                352105954                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.156895                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     523722705                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               756975939                       # number of integer regfile reads
system.cpu0.int_regfile_writes              414072993                       # number of integer regfile writes
system.cpu0.ipc                              0.123742                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123742                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          9131625      1.56%      1.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            294562093     50.29%     51.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8117751      1.39%     53.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2864871      0.49%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 43      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4896      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              14689      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            101      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2448      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2482      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           248155549     42.37%     96.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           22809404      3.89%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           5257      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2672      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             585673881                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  32597                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              65188                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        32291                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             33328                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7867751                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013434                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2056901     26.14%     26.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 10272      0.13%     26.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    517      0.01%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     26.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5450159     69.27%     95.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               349893      4.45%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             584377410                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3997543949                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    521823606                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        811983955                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 598603772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                585673881                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16184610                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      197225277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1719599                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3708986                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    119707515                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2816674024                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.207931                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.720629                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2507097131     89.01%     89.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          163425807      5.80%     94.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75972948      2.70%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32738567      1.16%     98.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23495674      0.83%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7771009      0.28%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4638590      0.16%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             857188      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             677110      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2816674024                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.176082                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14543704                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1825430                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           225222558                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           24757931                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  85844                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 24531                       # number of misc regfile writes
system.cpu0.numCycles                      3326150987                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   606713851                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              837191374                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            321193697                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14343987                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               170383637                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             599743830                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1009106                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            843875251                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             631393691                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          500739860                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                196022371                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12457425                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7925289                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            620816742                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               179546231                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            27662                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       843847589                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     984334611                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4399428                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                131699226                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4486878                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3379753233                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1272583294                       # The number of ROB writes
system.cpu0.timesIdled                        5387594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                48969                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.031788                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55711958                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            60535560                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9239023                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        121538241                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2139166                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2620887                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          481721                       # Number of indirect misses.
system.cpu1.branchPred.lookups              132724545                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       348698                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        266243                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8108353                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  72940325                       # Number of branches committed
system.cpu1.commit.bw_lim_events             25401080                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11679036                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      201688944                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           426328295                       # Number of instructions committed
system.cpu1.commit.committedOps             431907014                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2713996394                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.159141                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.914444                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2578734750     95.02%     95.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     58115649      2.14%     97.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14782732      0.54%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     22931634      0.84%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5728746      0.21%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2460461      0.09%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3884324      0.14%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1957018      0.07%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     25401080      0.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2713996394                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    132362                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3784447                       # Number of function calls committed.
system.cpu1.commit.int_insts                419269663                       # Number of committed integer instructions.
system.cpu1.commit.loads                    144803157                       # Number of loads committed
system.cpu1.commit.membars                    8446204                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8476738      1.96%      1.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       245883533     56.93%     58.89% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5676188      1.31%     60.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2739984      0.63%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         20356      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         61068      0.01%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10178      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10178      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      145049012     33.58%     94.45% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      23949197      5.54%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        20388      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10194      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        431907014                       # Class of committed instruction
system.cpu1.commit.refs                     169028791                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  426328295                       # Number of Instructions Simulated
system.cpu1.committedOps                    431907014                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.039286                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.039286                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2320113913                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1142324                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44624733                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             681946319                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               191459220                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                201731447                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8191809                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2509558                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             24146992                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  132724545                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39317180                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2525472127                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1757267                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        43359                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     823468705                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                4955                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        13255                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18649126                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038725                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         210785122                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57851124                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.240262                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2745643381                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.303212                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.860078                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2292466806     83.49%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               277858559     10.12%     93.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                60384370      2.20%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                51080256      1.86%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                52918218      1.93%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5719376      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  584547      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  184428      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4446821      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2745643381                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   112256                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   81569                       # number of floating regfile writes
system.cpu1.idleCycles                      681731724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8569780                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                85509321                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.173416                       # Inst execution rate
system.cpu1.iew.exec_refs                   271640035                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  25124452                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               70725041                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            226765248                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4485569                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1812761                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26855946                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          627947789                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            246515583                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5322850                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            594362847                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                719482                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            740929631                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8191809                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            740595552                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10738478                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          930177                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9000                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4359                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          488                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81962091                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2630312                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4359                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3985863                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4583917                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                459701401                       # num instructions consuming a value
system.cpu1.iew.wb_count                    535341266                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.769055                       # average fanout of values written-back
system.cpu1.iew.wb_producers                353535724                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.156196                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     537234032                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               774616424                       # number of integer regfile reads
system.cpu1.int_regfile_writes              423585632                       # number of integer regfile writes
system.cpu1.ipc                              0.124389                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.124389                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8559866      1.43%      1.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            305120777     50.88%     52.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8010832      1.34%     53.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2742447      0.46%     54.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 12      0.00%     54.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              20356      0.00%     54.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              61068      0.01%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             54      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10178      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10178      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           250144794     41.71%     95.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           24974272      4.16%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          20553      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         10310      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             599685697                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 132711                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             265420                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       132564                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            133096                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8208389                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013688                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2133373     25.99%     25.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 13553      0.17%     26.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1963      0.02%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5644917     68.77%     94.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               414581      5.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             599201509                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3954670986                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    535208702                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        823859037                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 612673738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                599685697                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15274051                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      196040775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1713242                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3595015                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    119150538                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2745643381                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.218414                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.737543                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2427846711     88.43%     88.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          169508388      6.17%     94.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           76492665      2.79%     97.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33267407      1.21%     98.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           24010655      0.87%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8122848      0.30%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4754902      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             914954      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             724851      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2745643381                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.174969                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13643068                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1624578                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           226765248                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26855946                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 233362                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                101780                       # number of misc regfile writes
system.cpu1.numCycles                      3427375105                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   505398230                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              830940138                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            331404192                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14453925                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               207276408                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             588744361                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               970734                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            860917872                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             644912248                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          510351690                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207824391                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11945530                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8191809                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            609001341                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               178947498                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           112302                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       860805570                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     882409294                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4186727                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                129249907                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4270566                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3321419228                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1298854075                       # The number of ROB writes
system.cpu1.timesIdled                        6997662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         19365164                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              6514595                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            37271793                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              10064                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               8778037                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     79172571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     154505129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6181926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3977803                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77785337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     51510092                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155665360                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       55487895                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           72149868                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17441837                       # Transaction distribution
system.membus.trans_dist::CleanEvict         57917530                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           183102                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         107380                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6681461                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6675777                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      72149865                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         23908                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    233330728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              233330728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6161118848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6161118848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           227534                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          79145716                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                79145716    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            79145716                       # Request fanout histogram
system.membus.respLayer1.occupancy       420428941008                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        243378646438                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              31550                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15775                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19230732.995246                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   108176112.445614                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15775    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   6740483000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15775                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1663067378000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 303364813000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31448902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31448902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31448902                       # number of overall hits
system.cpu0.icache.overall_hits::total       31448902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5195718                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5195718                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5195718                       # number of overall misses
system.cpu0.icache.overall_misses::total      5195718                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 383087687360                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 383087687360                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 383087687360                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 383087687360                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     36644620                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36644620                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     36644620                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36644620                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141787                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141787                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141787                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141787                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73731.424100                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73731.424100                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73731.424100                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73731.424100                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       414872                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             5802                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.504998                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4809961                       # number of writebacks
system.cpu0.icache.writebacks::total          4809961                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       384131                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       384131                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       384131                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       384131                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4811587                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4811587                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4811587                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4811587                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 353020492875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 353020492875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 353020492875                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 353020492875                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.131304                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.131304                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.131304                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.131304                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73368.826725                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73368.826725                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73368.826725                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73368.826725                       # average overall mshr miss latency
system.cpu0.icache.replacements               4809961                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31448902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31448902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5195718                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5195718                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 383087687360                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 383087687360                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     36644620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36644620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141787                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141787                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73731.424100                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73731.424100                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       384131                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       384131                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4811587                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4811587                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 353020492875                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 353020492875                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.131304                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.131304                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73368.826725                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73368.826725                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.992901                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36260607                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4811618                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.536053                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.992901                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999778                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999778                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         78100826                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        78100826                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    143939046                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       143939046                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    143939046                       # number of overall hits
system.cpu0.dcache.overall_hits::total      143939046                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     71421660                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      71421660                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     71421660                       # number of overall misses
system.cpu0.dcache.overall_misses::total     71421660                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6278143933915                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6278143933915                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6278143933915                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6278143933915                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    215360706                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    215360706                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    215360706                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    215360706                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.331637                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.331637                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.331637                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.331637                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87902.520523                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87902.520523                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87902.520523                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87902.520523                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    752197613                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       209145                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         11920178                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3118                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.102884                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.076652                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33192413                       # number of writebacks
system.cpu0.dcache.writebacks::total         33192413                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38070631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38070631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38070631                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38070631                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33351029                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33351029                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33351029                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33351029                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3272755177127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3272755177127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3272755177127                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3272755177127                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154861                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154861                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154861                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154861                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98130.560743                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98130.560743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98130.560743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98130.560743                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33192334                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    133478803                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      133478803                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     63189954                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     63189954                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5644169978500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5644169978500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    196668757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    196668757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.321301                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.321301                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89320.685033                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89320.685033                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     33774399                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     33774399                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29415555                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29415555                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2908397322500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2908397322500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149569                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149569                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98872.767231                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98872.767231                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10460243                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10460243                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8231706                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8231706                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 633973955415                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 633973955415                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     18691949                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18691949                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.440388                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.440388                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77016.107647                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77016.107647                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4296232                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4296232                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3935474                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3935474                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 364357854627                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 364357854627                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.210544                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.210544                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 92582.965769                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 92582.965769                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2990746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2990746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       114040                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       114040                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   4999091500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4999091500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3104786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3104786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.036730                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.036730                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43836.298667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43836.298667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        69897                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        69897                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        44143                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        44143                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    790424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    790424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014218                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014218                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17905.987359                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17905.987359                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2986270                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2986270                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        65339                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        65339                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    719024500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    719024500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      3051609                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3051609                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.021411                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021411                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11004.522567                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11004.522567                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        65134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        65134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    654241500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    654241500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.021344                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.021344                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10044.546627                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10044.546627                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      5521500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      5521500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      5170500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      5170500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       180646                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         180646                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       112847                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       112847                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4033506481                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4033506481                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       293493                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       293493                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384496                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384496                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35743.143203                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35743.143203                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       112841                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       112841                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3920535481                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3920535481                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384476                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384476                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34743.891679                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34743.891679                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.880572                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          183712742                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33392528                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.501612                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.880572                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996268                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996268                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        477013684                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       477013684                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1167487                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3567016                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1463216                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3787718                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9985437                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1167487                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3567016                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1463216                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3787718                       # number of overall hits
system.l2.overall_hits::total                 9985437                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3643821                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29597541                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           5005628                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          29121162                       # number of demand (read+write) misses
system.l2.demand_misses::total               67368152                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3643821                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29597541                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          5005628                       # number of overall misses
system.l2.overall_misses::.cpu1.data         29121162                       # number of overall misses
system.l2.overall_misses::total              67368152                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 332328635976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3174843123371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 440761683417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3122190352445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7070123795209                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 332328635976                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3174843123371                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 440761683417                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3122190352445                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7070123795209                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4811308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33164557                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6468844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        32908880                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77353589                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4811308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33164557                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6468844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       32908880                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77353589                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.757345                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.892445                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.773806                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.884903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870912                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.757345                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.892445                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.773806                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.884903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870912                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91203.337369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107267.124771                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88053.223974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107213.797047                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104947.569219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91203.337369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107267.124771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88053.223974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107213.797047                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104947.569219                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1668148                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     56443                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.554559                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10337950                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17441834                       # number of writebacks
system.l2.writebacks::total                  17441834                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          34649                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         300380                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          43362                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         304291                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              682682                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         34649                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        300380                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         43362                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        304291                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             682682                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3609172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     29297161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      4962266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     28816871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          66685470                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3609172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     29297161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      4962266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     28816871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12310769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         78996239                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 293769025056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2862444353600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 388134054523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2814506653109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6358854086288                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 293769025056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2862444353600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 388134054523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2814506653109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1164975197051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7523829283339                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.750144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.883388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.767102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.875656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.862086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.750144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.883388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.767102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.875656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.021236                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81395.130256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97703.813472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78217.099713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97668.711260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95355.916158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81395.130256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97703.813472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78217.099713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97668.711260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94630.578890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95242.879643                       # average overall mshr miss latency
system.l2.replacements                      129885782                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18625111                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18625111                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18625111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18625111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     53796249                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53796249                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     53796249                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53796249                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12310769                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12310769                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1164975197051                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1164975197051                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94630.578890                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94630.578890                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           15733                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            4754                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                20487                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         29571                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         17133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              46704                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    325681500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    261117500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    586799000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        45304                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        21887                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            67191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.652724                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.782793                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.695093                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11013.543675                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 15240.617522                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12564.212915                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           57                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           46                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             103                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        29514                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        17087                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         46601                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    600725997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    347697495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    948423492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.651466                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.780692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.693560                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20353.933625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20348.656581                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20351.998712                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data         12659                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          4502                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              17161                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data        11541                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8033                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            19574                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    156324499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     63069500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    219393999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        24200                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        12535                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          36735                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.476901                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.640846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.532843                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13545.143315                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  7851.300884                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11208.439716                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           26                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            34                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data        11515                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8025                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        19540                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    232970883                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    162739972                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    395710855                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.475826                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.640207                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.531918                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20231.948155                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20279.124237                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20251.323183                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           386327                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           410814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                797141                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3498678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3377335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6876013                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 355763933761                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 339840661329                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  695604595090                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3885005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3788149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7673154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.900559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.891553                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101685.246188                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100623.912443                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101163.944148                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       103477                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        99220                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           202697                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3395201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3278115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6673316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 315030851460                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 300555368483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 615586219943                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.873924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.865361                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.869697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92787.099044                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91685.425460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92245.926904                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1167487                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1463216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2630703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3643821                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      5005628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8649449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 332328635976                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 440761683417                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 773090319393                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4811308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6468844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11280152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.757345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.773806                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.766785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91203.337369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88053.223974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89380.296871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        34649                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        43362                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         78011                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3609172                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      4962266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8571438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 293769025056                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 388134054523                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 681903079579                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.750144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.767102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.759869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81395.130256                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78217.099713                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79555.271773                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3180689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3376904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6557593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     26098863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25743827                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51842690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2819079189610                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2782349691116                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5601428880726                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29279552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29120731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58400283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.891368                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.884038                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.887713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108015.402418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108078.324606                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108046.648056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       196903                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       205071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       401974                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     25901960                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     25538756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     51440716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2547413502140                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2513951284626                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5061364786766                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.884643                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.876996                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.880830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98348.291100                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98436.716519                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98392.191640                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         6522                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         2984                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              9506                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        12385                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        12238                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           24623                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     22124726                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     23758982                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     45883708                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        18907                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        15222                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         34129                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.655048                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.803968                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.721469                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1786.413080                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1941.410525                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1863.449133                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          348                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          379                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          727                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        12037                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        11859                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        23896                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    233981192                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    232352426                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    466333618                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.636643                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.779070                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.700167                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19438.497300                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19592.918964                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19515.132993                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998465                       # Cycle average of tags in use
system.l2.tags.total_refs                   161308475                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 129896072                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.241827                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.369030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.796021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.694723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.488822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       13.217475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.432393                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.380766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.043688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.213980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.070138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.206523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.084881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1329203064                       # Number of tag accesses
system.l2.tags.data_accesses               1329203064                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     230987008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1875354752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     317585024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1844732224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    776182272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5044841280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    230987008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    317585024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     548572032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1116277568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1116277568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3609172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       29302418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        4962266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       28823941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12127848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            78825645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17441837                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17441837                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        117465026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        953683916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        161503166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        938111282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    394716012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2565479401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    117465026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    161503166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        278968191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      567666443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            567666443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      567666443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       117465026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       953683916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       161503166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       938111282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    394716012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3133145845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  17163751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3609161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  28733370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   4962258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  28273621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12103832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289428250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1061493                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1061493                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           134528096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16158993                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    78825642                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17441837                       # Number of write requests accepted
system.mem_ctrls.readBursts                  78825642                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17441837                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1143400                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                278086                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3031501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3079223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4599813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3479371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3367387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7025906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5680701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6078854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4773145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5369254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4750069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          7953581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4629130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4470796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6331932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3061579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1041788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1032730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1331745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            998245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            814878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1028582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            955455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            888478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            777958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1244882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           836900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1254049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1389703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1525102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1355580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           687682                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2913217061042                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               388411210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4369759098542                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37501.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56251.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        46                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 35841684                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9181049                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              78825642                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17441837                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                15665735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                15308310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13637952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10878259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7370894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4493160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2710874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1765651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1217435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  982317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 889987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1014229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 576607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 398715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 303109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 224182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 149878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  78742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  41965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  57372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 446940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 775669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 966292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1059152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1100885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1119938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1136786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1141808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1146731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1161087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1132936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1124714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1112658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1102277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1093941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1095570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  86338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  40367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  25568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    210                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     49823268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    121.833550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.625540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   149.152370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     34817316     69.88%     69.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10125587     20.32%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2023486      4.06%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1029912      2.07%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       574014      1.15%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       342034      0.69%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       225571      0.45%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       144832      0.29%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       540516      1.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     49823268                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1061493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.182009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.456192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.990783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         138446     13.04%     13.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        441946     41.63%     54.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        252011     23.74%     78.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127       110670     10.43%     88.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        50807      4.79%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        27319      2.57%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        17026      1.60%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255        10785      1.02%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         5650      0.53%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2715      0.26%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1632      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          905      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          604      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          358      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          222      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          139      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           93      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           71      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           39      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           19      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1061493                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1061493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.169449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.156490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.691593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           984327     92.73%     92.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            17158      1.62%     94.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34605      3.26%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15735      1.48%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5839      0.55%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2044      0.19%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              904      0.09%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              423      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              221      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               97      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               41      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               34      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               20      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1061493                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4971663488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                73177600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1098480448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5044841088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1116277568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2528.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       558.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2565.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    567.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1966432160000                       # Total gap between requests
system.mem_ctrls.avgGap                      20426.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    230986304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1838935680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    317584512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1809511744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    774645248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1098480448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 117464667.765907213092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 935163535.471231460571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 161502905.339693963528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 920200428.106193423271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 393934381.030482232571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 558615981.282011032104                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3609173                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     29302418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      4962266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     28823941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12127844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17441837                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 143887187634                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1646571203854                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 182430883384                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1618779509886                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 778090313784                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49173332020079                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39867.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56192.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36763.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56160.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64157.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2819274.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         189011615100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         100462067310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        295163937180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        47355088320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155228561280.019958                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     887425002900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7804695840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1682450967930.182129                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        855.585550                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12980110281                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65663520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1887788560719                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         166726504140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          88617234750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        259487277840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        42239723220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155228561280.019958                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     888659974590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6764719680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1607723995500.182129                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        817.584254                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10239599415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65663520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1890529071585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              42596                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        21299                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11867003.779520                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   118347727.613891                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        21299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6069875000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          21299                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1713676877500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 252755313500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32402395                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32402395                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32402395                       # number of overall hits
system.cpu1.icache.overall_hits::total       32402395                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6914771                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6914771                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6914771                       # number of overall misses
system.cpu1.icache.overall_misses::total      6914771                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 503337722592                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 503337722592                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 503337722592                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 503337722592                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39317166                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39317166                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39317166                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39317166                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.175872                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.175872                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.175872                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.175872                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72791.669108                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72791.669108                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72791.669108                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72791.669108                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1560733                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            13011                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   119.954884                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6467982                       # number of writebacks
system.cpu1.icache.writebacks::total          6467982                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       445789                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       445789                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       445789                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       445789                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6468982                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6468982                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6468982                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6468982                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 467515755601                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 467515755601                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 467515755601                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 467515755601                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.164533                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.164533                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.164533                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.164533                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72270.375092                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72270.375092                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72270.375092                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72270.375092                       # average overall mshr miss latency
system.cpu1.icache.replacements               6467982                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32402395                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32402395                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6914771                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6914771                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 503337722592                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 503337722592                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39317166                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39317166                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.175872                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.175872                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72791.669108                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72791.669108                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       445789                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       445789                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6468982                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6468982                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 467515755601                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 467515755601                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.164533                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.164533                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72270.375092                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72270.375092                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993768                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           38961327                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6469014                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.022761                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993768                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999805                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999805                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         85103314                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        85103314                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    147808360                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       147808360                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    147808360                       # number of overall hits
system.cpu1.dcache.overall_hits::total      147808360                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     71435617                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      71435617                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     71435617                       # number of overall misses
system.cpu1.dcache.overall_misses::total     71435617                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6203233398888                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6203233398888                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6203233398888                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6203233398888                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    219243977                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    219243977                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    219243977                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    219243977                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.325827                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.325827                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.325827                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.325827                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86836.702186                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86836.702186                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86836.702186                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86836.702186                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    749504039                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       216684                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11871133                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3150                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.136690                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.788571                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     32981056                       # number of writebacks
system.cpu1.dcache.writebacks::total         32981056                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     38350690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     38350690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     38350690                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     38350690                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33084927                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33084927                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33084927                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33084927                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3219295412816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3219295412816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3219295412816                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3219295412816                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150905                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150905                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150905                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150905                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97303.990207                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97303.990207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97303.990207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97303.990207                       # average overall mshr miss latency
system.cpu1.dcache.replacements              32981055                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    135003515                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      135003515                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     63136490                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     63136490                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5585103131000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5585103131000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    198140005                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    198140005                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.318646                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.318646                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88460.779670                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88460.779670                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     33894122                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     33894122                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29242368                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29242368                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 2869911781500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2869911781500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147584                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147584                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98142.249680                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98142.249680                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12804845                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12804845                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8299127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8299127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 618130267888                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 618130267888                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21103972                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21103972                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.393250                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.393250                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74481.360255                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74481.360255                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4456568                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4456568                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3842559                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3842559                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 349383631316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 349383631316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.182078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.182078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90924.727848                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90924.727848                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2773720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2773720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       144654                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       144654                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   7267013500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   7267013500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2918374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2918374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.049567                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.049567                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 50237.210862                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50237.210862                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        55182                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        55182                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        89472                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        89472                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   4587415000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   4587415000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030658                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030658                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 51272.073945                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51272.073945                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2784755                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2784755                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        61520                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        61520                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    516211000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    516211000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2846275                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2846275                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.021614                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.021614                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8390.946034                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8390.946034                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        61466                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        61466                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    456444000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    456444000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.021595                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.021595                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7425.959067                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7425.959067                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data     23016000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     23016000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data     21317000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     21317000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       168357                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         168357                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        97886                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        97886                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3357226976                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3357226976                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       266243                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       266243                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367657                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367657                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 34297.314999                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 34297.314999                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          441                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          441                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        97445                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        97445                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3249888477                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3249888477                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.366000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.366000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 33351.002894                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 33351.002894                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.871337                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          186905098                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33188421                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.631636                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.871337                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        483738130                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       483738130                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1966432191000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          70071989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36066945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58826243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       112443948                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         21664557                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          201226                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        124550                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         325776                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         2050                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         2050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7753370                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7753372                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11280568                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58791422                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        34129                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        34129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     14432855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    100018616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19405808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     99273054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             233130333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    615761216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4246846016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    827956864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4216953536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9907517632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       152246029                       # Total snoops (count)
system.tol2bus.snoopTraffic                1146603136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        229752397                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.287059                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.489166                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              167777763     73.03%     73.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1               57996810     25.24%     98.27% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3977809      1.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          229752397                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155297913683                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50190530017                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7238139362                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       49873070170                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9728843122                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            28551                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
