
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.97

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency bapg.w_ptr_r[1]$_SDFFE_PP0P_/CLK ^
  -0.27 target latency bapg.w_ptr_gray_r[2]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: w_inc_token_i (input port clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v w_inc_token_i (in)
                                         w_inc_token_i (net)
                  0.00    0.00    0.20 v input5/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     6    0.09    0.16    0.21    0.41 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net5 (net)
                  0.16    0.00    0.41 v _32_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.20    0.61 v _32_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _10_ (net)
                  0.08    0.00    0.61 v _33_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.14    0.75 v _33_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _00_ (net)
                  0.05    0.00    0.75 v bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.75   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.09    0.13    0.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_w_clk_i (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_w_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     3    0.02    0.08    0.14    0.27 ^ clkbuf_1_1__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_w_clk_i (net)
                  0.08    0.00    0.27 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.27   clock reconvergence pessimism
                          0.09    0.35   library hold time
                                  0.35   data required time
-----------------------------------------------------------------------------
                                  0.35   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_infinite_credits_i (input port clocked by core_clock)
Endpoint: r_credits_avail_o (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v r_infinite_credits_i (in)
                                         r_infinite_credits_i (net)
                  0.00    0.00    0.20 v input3/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.69    0.89 v input3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net3 (net)
                  0.17    0.00    0.89 v _57_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.00    0.08    0.24    1.14 v _57_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         net7 (net)
                  0.08    0.00    1.14 v output7/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    1.83 v output7/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         r_credits_avail_o (net)
                  0.14    0.00    1.83 v r_credits_avail_o (out)
                                  1.83   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  7.97   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_infinite_credits_i (input port clocked by core_clock)
Endpoint: r_credits_avail_o (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v r_infinite_credits_i (in)
                                         r_infinite_credits_i (net)
                  0.00    0.00    0.20 v input3/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.69    0.89 v input3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net3 (net)
                  0.17    0.00    0.89 v _57_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.00    0.08    0.24    1.14 v _57_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         net7 (net)
                  0.08    0.00    1.14 v output7/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    1.83 v output7/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         r_credits_avail_o (net)
                  0.14    0.00    1.83 v r_credits_avail_o (out)
                                  1.83   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  7.97   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.532954216003418

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9046

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.3476541042327881

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.37540000677108765

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9261

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.13    0.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.14    0.26 ^ clkbuf_1_0__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.26 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.39    0.65 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.20    0.85 v _58_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.41    1.26 ^ _59_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.59    1.84 v _34_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
   0.21    2.05 v _35_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.14    2.20 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    2.20 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.20   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ w_clk_i (in)
   0.13   10.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.14   10.27 ^ clkbuf_1_1__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.27 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.27   clock reconvergence pessimism
  -0.08   10.19   library setup time
          10.19   data required time
---------------------------------------------------------
          10.19   data required time
          -2.20   data arrival time
---------------------------------------------------------
           7.99   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.13    0.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.14    0.27 ^ clkbuf_1_1__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.27 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    0.62 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.16    0.78 ^ _32_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.13    0.91 ^ _33_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    0.91 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.91   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.13    0.13 ^ clkbuf_0_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.14    0.27 ^ clkbuf_1_1__f_w_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.27 ^ bapg.w_ptr_gray_r[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.27   clock reconvergence pessimism
   0.02    0.29   library hold time
           0.29   data required time
---------------------------------------------------------
           0.29   data required time
          -0.91   data arrival time
---------------------------------------------------------
           0.63   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2660

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2660

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.8253

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.9747

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
436.898044

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.97e-04   3.52e-05   8.29e-09   6.32e-04  40.2%
Combinational          3.07e-04   9.76e-05   8.24e-09   4.04e-04  25.7%
Clock                  3.42e-04   1.96e-04   4.35e-09   5.38e-04  34.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.25e-03   3.29e-04   2.09e-08   1.57e-03 100.0%
                          79.1%      20.9%       0.0%
