{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666700573290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666700573290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 15:52:53 2022 " "Processing started: Tue Oct 25 15:52:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666700573290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666700573290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DP_SYNTH_TEST -c DP_SYNTH_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off DP_SYNTH_TEST -c DP_SYNTH_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666700573290 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666700573542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelineregisters.v 4 4 " "Found 4 design units, including 4 entities, in source file pipelineregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage_Reg " "Found entity 1: IF_stage_Reg" {  } { { "PipelineRegisters.v" "" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/PipelineRegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666700573582 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_stage_Reg " "Found entity 2: ID_stage_Reg" {  } { { "PipelineRegisters.v" "" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/PipelineRegisters.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666700573582 ""} { "Info" "ISGN_ENTITY_NAME" "3 EX_stage_Reg " "Found entity 3: EX_stage_Reg" {  } { { "PipelineRegisters.v" "" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/PipelineRegisters.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666700573582 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEM_stage_Reg " "Found entity 4: MEM_stage_Reg" {  } { { "PipelineRegisters.v" "" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/PipelineRegisters.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666700573582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666700573582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMem " "Found entity 1: InstMem" {  } { { "InstMem.v" "" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/InstMem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666700573585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666700573585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "IF.v" "" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666700573588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666700573588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_DP " "Found entity 1: ARM_DP" {  } { { "ARM_DP.v" "" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/ARM_DP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666700573591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666700573591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM_DP " "Elaborating entity \"ARM_DP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666700573613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage IF_Stage:IF_inst " "Elaborating entity \"IF_Stage\" for hierarchy \"IF_Stage:IF_inst\"" {  } { { "ARM_DP.v" "IF_inst" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/ARM_DP.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666700573632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMem IF_Stage:IF_inst\|InstMem:IM " "Elaborating entity \"InstMem\" for hierarchy \"IF_Stage:IF_inst\|InstMem:IM\"" {  } { { "IF.v" "IM" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/IF.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666700573646 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "InstMem.v(12) " "Verilog HDL Case Statement warning at InstMem.v(12): can't check case statement for completeness because the case expression has too many possible states" {  } { { "InstMem.v" "" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/InstMem.v" 12 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1666700573646 "|ARM_DP|IF_Stage:IF_inst|InstMem:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage_Reg IF_stage_Reg:IF_regs " "Elaborating entity \"IF_stage_Reg\" for hierarchy \"IF_stage_Reg:IF_regs\"" {  } { { "ARM_DP.v" "IF_regs" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/ARM_DP.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666700573655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage_Reg ID_stage_Reg:ID_regs " "Elaborating entity \"ID_stage_Reg\" for hierarchy \"ID_stage_Reg:ID_regs\"" {  } { { "ARM_DP.v" "ID_regs" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/ARM_DP.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666700573666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_stage_Reg EX_stage_Reg:EX_regs " "Elaborating entity \"EX_stage_Reg\" for hierarchy \"EX_stage_Reg:EX_regs\"" {  } { { "ARM_DP.v" "EX_regs" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/ARM_DP.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666700573677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_stage_Reg MEM_stage_Reg:Mem_regs " "Elaborating entity \"MEM_stage_Reg\" for hierarchy \"MEM_stage_Reg:Mem_regs\"" {  } { { "ARM_DP.v" "Mem_regs" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/ARM_DP.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666700573688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666700574089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666700574089 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ARM_DP.v" "" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/ARM_DP.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666700574121 "|ARM_DP|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "ARM_DP.v" "" { Text "C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/CA Lab/session2/ARM_DP.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666700574121 "|ARM_DP|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1666700574121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666700574122 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666700574122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666700574122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666700574145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 15:52:54 2022 " "Processing ended: Tue Oct 25 15:52:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666700574145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666700574145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666700574145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666700574145 ""}
