Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/41-openroad-repairantennas/1-diodeinsertion/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4

Units:                2000
Number of layers:     11
Number of macros:     229
Number of vias:       59
Number of viarulegen: 16

[INFO DRT-0150] Reading design.

Design:                   tiny_tonegen
Die area:                 ( 0 0 ) ( 320000 200000 )
Number of track patterns: 10
Number of DEF vias:       0
Number of components:     321
Number of terminals:      15
Number of snets:          2
Number of nets:           199

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_VH
  Layer Via3
    default via: Via3_HV
  Layer Via4
    default via: Via4_VH
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 81.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Poly2.
[INFO DRT-0024]   Complete CON.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0033] Poly2 shape region query size = 0.
[INFO DRT-0033] CON shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 6127.
[INFO DRT-0033] Via1 shape region query size = 288.
[INFO DRT-0033] Metal2 shape region query size = 196.
[INFO DRT-0033] Via2 shape region query size = 288.
[INFO DRT-0033] Metal3 shape region query size = 201.
[INFO DRT-0033] Via3 shape region query size = 288.
[INFO DRT-0033] Metal4 shape region query size = 112.
[INFO DRT-0033] Via4 shape region query size = 0.
[INFO DRT-0033] Metal5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 236 pins.
[INFO DRT-0081]   Complete 75 unique inst patterns.
[INFO DRT-0084]   Complete 121 groups.
#scanned instances     = 321
#unique  instances     = 81
#stdCellGenAp          = 1471
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1261
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 611
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 143.25 (MB), peak = 143.25 (MB)

[INFO DRT-0157] Number of guides:     1461

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 19 STEP 16800 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 16800 ;
[INFO DRT-0028]   Complete Poly2.
[INFO DRT-0028]   Complete CON.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Poly2 (guide).
[INFO DRT-0035]   Complete CON (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0036] Poly2 guide region query size = 0.
[INFO DRT-0036] CON guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 527.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 439.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 237.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 0.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 439 vertical wires in 1 frboxes and 764 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 84 vertical wires in 1 frboxes and 83 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.50 (MB), peak = 147.50 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.75 (MB), peak = 147.75 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 154.71 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 153.38 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 159.88 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 160.25 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 160.41 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 161.54 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer      Metal2 Metal3
Metal Spacing        4      0
Recheck              6      1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 433.83 (MB), peak = 475.79 (MB)
Total wire length = 5267 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2742 um.
Total wire length on LAYER Metal3 = 2525 um.
Total wire length on LAYER Metal4 = 0 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1140.
Up-via summary (total 1140):

---------------
  Poly2       0
 Metal1     614
 Metal2     526
 Metal3       0
 Metal4       0
---------------
           1140


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 436.08 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 436.08 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 444.21 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 446.21 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 449.83 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 452.46 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 495.33 (MB), peak = 495.33 (MB)
Total wire length = 5186 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2684 um.
Total wire length on LAYER Metal3 = 2502 um.
Total wire length on LAYER Metal4 = 0 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1127.
Up-via summary (total 1127):

---------------
  Poly2       0
 Metal1     614
 Metal2     513
 Metal3       0
 Metal4       0
---------------
           1127


[INFO DRT-0198] Complete detail routing.
Total wire length = 5186 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2684 um.
Total wire length on LAYER Metal3 = 2502 um.
Total wire length on LAYER Metal4 = 0 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 1127.
Up-via summary (total 1127):

---------------
  Poly2       0
 Metal1     614
 Metal2     513
 Metal3       0
 Metal4       0
---------------
           1127


[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 495.33 (MB), peak = 495.33 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                              46     201.96
  Tap cell                                 87     381.96
  Tie cell                                  3      26.34
  Clock buffer                              4     346.84
  Timing Repair Buffer                     22     381.96
  Inverter                                 16     144.88
  Sequential cell                          51    3611.10
  Multi-Input combinational cell           92    2089.83
  Total                                   321    7184.89
Writing OpenROAD database to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/43-openroad-detailedrouting/tiny_tonegen.odb'…
Writing netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/43-openroad-detailedrouting/tiny_tonegen.nl.v'…
Writing powered netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/43-openroad-detailedrouting/tiny_tonegen.pnl.v'…
Writing layout to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/43-openroad-detailedrouting/tiny_tonegen.def'…
Writing timing constraints to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/43-openroad-detailedrouting/tiny_tonegen.sdc'…
