# Computer-Architecture
This is the laboratory assignment for the course Computer Architecture.

The final result of this project is a pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and the cache. 

My collaborator is Yuheng ZHOU.
