
iot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008da0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08008eb0  08008eb0  00018eb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092f4  080092f4  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  080092f4  080092f4  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080092f4  080092f4  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092f4  080092f4  000192f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092f8  080092f8  000192f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080092fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000053c  200001e8  080094e4  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000724  080094e4  00020724  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001012d  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002773  00000000  00000000  0003033e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001190  00000000  00000000  00032ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a0  00000000  00000000  00033c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019bfc  00000000  00000000  00034ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000138d2  00000000  00000000  0004e8e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000933da  00000000  00000000  000621b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f5590  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c64  00000000  00000000  000f55e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008e98 	.word	0x08008e98

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08008e98 	.word	0x08008e98

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__gesf2>:
 8000d44:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000d48:	e006      	b.n	8000d58 <__cmpsf2+0x4>
 8000d4a:	bf00      	nop

08000d4c <__lesf2>:
 8000d4c:	f04f 0c01 	mov.w	ip, #1
 8000d50:	e002      	b.n	8000d58 <__cmpsf2+0x4>
 8000d52:	bf00      	nop

08000d54 <__cmpsf2>:
 8000d54:	f04f 0c01 	mov.w	ip, #1
 8000d58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d68:	bf18      	it	ne
 8000d6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d6e:	d011      	beq.n	8000d94 <__cmpsf2+0x40>
 8000d70:	b001      	add	sp, #4
 8000d72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d76:	bf18      	it	ne
 8000d78:	ea90 0f01 	teqne	r0, r1
 8000d7c:	bf58      	it	pl
 8000d7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d82:	bf88      	it	hi
 8000d84:	17c8      	asrhi	r0, r1, #31
 8000d86:	bf38      	it	cc
 8000d88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d8c:	bf18      	it	ne
 8000d8e:	f040 0001 	orrne.w	r0, r0, #1
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d98:	d102      	bne.n	8000da0 <__cmpsf2+0x4c>
 8000d9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000d9e:	d105      	bne.n	8000dac <__cmpsf2+0x58>
 8000da0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000da4:	d1e4      	bne.n	8000d70 <__cmpsf2+0x1c>
 8000da6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000daa:	d0e1      	beq.n	8000d70 <__cmpsf2+0x1c>
 8000dac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop

08000db4 <__aeabi_cfrcmple>:
 8000db4:	4684      	mov	ip, r0
 8000db6:	4608      	mov	r0, r1
 8000db8:	4661      	mov	r1, ip
 8000dba:	e7ff      	b.n	8000dbc <__aeabi_cfcmpeq>

08000dbc <__aeabi_cfcmpeq>:
 8000dbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dbe:	f7ff ffc9 	bl	8000d54 <__cmpsf2>
 8000dc2:	2800      	cmp	r0, #0
 8000dc4:	bf48      	it	mi
 8000dc6:	f110 0f00 	cmnmi.w	r0, #0
 8000dca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000dcc <__aeabi_fcmpeq>:
 8000dcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dd0:	f7ff fff4 	bl	8000dbc <__aeabi_cfcmpeq>
 8000dd4:	bf0c      	ite	eq
 8000dd6:	2001      	moveq	r0, #1
 8000dd8:	2000      	movne	r0, #0
 8000dda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dde:	bf00      	nop

08000de0 <__aeabi_fcmplt>:
 8000de0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000de4:	f7ff ffea 	bl	8000dbc <__aeabi_cfcmpeq>
 8000de8:	bf34      	ite	cc
 8000dea:	2001      	movcc	r0, #1
 8000dec:	2000      	movcs	r0, #0
 8000dee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000df2:	bf00      	nop

08000df4 <__aeabi_fcmple>:
 8000df4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000df8:	f7ff ffe0 	bl	8000dbc <__aeabi_cfcmpeq>
 8000dfc:	bf94      	ite	ls
 8000dfe:	2001      	movls	r0, #1
 8000e00:	2000      	movhi	r0, #0
 8000e02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e06:	bf00      	nop

08000e08 <__aeabi_fcmpge>:
 8000e08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e0c:	f7ff ffd2 	bl	8000db4 <__aeabi_cfrcmple>
 8000e10:	bf94      	ite	ls
 8000e12:	2001      	movls	r0, #1
 8000e14:	2000      	movhi	r0, #0
 8000e16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1a:	bf00      	nop

08000e1c <__aeabi_fcmpgt>:
 8000e1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e20:	f7ff ffc8 	bl	8000db4 <__aeabi_cfrcmple>
 8000e24:	bf34      	ite	cc
 8000e26:	2001      	movcc	r0, #1
 8000e28:	2000      	movcs	r0, #0
 8000e2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e2e:	bf00      	nop

08000e30 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a13      	ldr	r2, [pc, #76]	; (8000e8c <HAL_UART_RxCpltCallback+0x5c>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d120      	bne.n	8000e84 <HAL_UART_RxCpltCallback+0x54>
		//HAL_UART_Transmit(&huart1, &buffer_byte, 1, 500);
		buffer[index_buffer] = buffer_byte;
 8000e42:	4b13      	ldr	r3, [pc, #76]	; (8000e90 <HAL_UART_RxCpltCallback+0x60>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	461a      	mov	r2, r3
 8000e48:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <HAL_UART_RxCpltCallback+0x64>)
 8000e4a:	7819      	ldrb	r1, [r3, #0]
 8000e4c:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <HAL_UART_RxCpltCallback+0x68>)
 8000e4e:	5499      	strb	r1, [r3, r2]
		index_buffer++;
 8000e50:	4b0f      	ldr	r3, [pc, #60]	; (8000e90 <HAL_UART_RxCpltCallback+0x60>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	3301      	adds	r3, #1
 8000e56:	b2da      	uxtb	r2, r3
 8000e58:	4b0d      	ldr	r3, [pc, #52]	; (8000e90 <HAL_UART_RxCpltCallback+0x60>)
 8000e5a:	701a      	strb	r2, [r3, #0]
		if (index_buffer == MAX_BUFFER_SIZE){
 8000e5c:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <HAL_UART_RxCpltCallback+0x60>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	2b1e      	cmp	r3, #30
 8000e62:	d104      	bne.n	8000e6e <HAL_UART_RxCpltCallback+0x3e>
			index_buffer = 0;
 8000e64:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <HAL_UART_RxCpltCallback+0x60>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
			resetBuf();
 8000e6a:	f000 fed3 	bl	8001c14 <resetBuf>
		}
		buffer_flag++;
 8000e6e:	4b0b      	ldr	r3, [pc, #44]	; (8000e9c <HAL_UART_RxCpltCallback+0x6c>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	3301      	adds	r3, #1
 8000e74:	b2da      	uxtb	r2, r3
 8000e76:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <HAL_UART_RxCpltCallback+0x6c>)
 8000e78:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, &buffer_byte, 1);
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	4905      	ldr	r1, [pc, #20]	; (8000e94 <HAL_UART_RxCpltCallback+0x64>)
 8000e7e:	4808      	ldr	r0, [pc, #32]	; (8000ea0 <HAL_UART_RxCpltCallback+0x70>)
 8000e80:	f004 fca5 	bl	80057ce <HAL_UART_Receive_IT>
	}
}
 8000e84:	bf00      	nop
 8000e86:	3708      	adds	r7, #8
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	40013800 	.word	0x40013800
 8000e90:	200006a2 	.word	0x200006a2
 8000e94:	200006a4 	.word	0x200006a4
 8000e98:	20000684 	.word	0x20000684
 8000e9c:	200006a3 	.word	0x200006a3
 8000ea0:	20000640 	.word	0x20000640

08000ea4 <ledToggle>:

void ledToggle(){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000ea8:	2120      	movs	r1, #32
 8000eaa:	4802      	ldr	r0, [pc, #8]	; (8000eb4 <ledToggle+0x10>)
 8000eac:	f001 fdd2 	bl	8002a54 <HAL_GPIO_TogglePin>
};
 8000eb0:	bf00      	nop
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40010800 	.word	0x40010800

08000eb8 <fsmWrapper>:

void fsmWrapper(){
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
	if(buffer_flag > 0){
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <fsmWrapper+0x20>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d007      	beq.n	8000ed4 <fsmWrapper+0x1c>
		command_parser_fsm();
 8000ec4:	f000 fec0 	bl	8001c48 <command_parser_fsm>
		buffer_flag--;
 8000ec8:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <fsmWrapper+0x20>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	b2da      	uxtb	r2, r3
 8000ed0:	4b01      	ldr	r3, [pc, #4]	; (8000ed8 <fsmWrapper+0x20>)
 8000ed2:	701a      	strb	r2, [r3, #0]
	}
}
 8000ed4:	bf00      	nop
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	200006a3 	.word	0x200006a3

08000edc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee0:	f000 ffde 	bl	8001ea0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee4:	f000 f83a 	bl	8000f5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee8:	f000 f994 	bl	8001214 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000eec:	f000 f8c4 	bl	8001078 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000ef0:	f000 f8f0 	bl	80010d4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000ef4:	f000 f964 	bl	80011c0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000ef8:	f000 f938 	bl	800116c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000efc:	f000 f87e 	bl	8000ffc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &buffer_byte, 1);
 8000f00:	2201      	movs	r2, #1
 8000f02:	490f      	ldr	r1, [pc, #60]	; (8000f40 <main+0x64>)
 8000f04:	480f      	ldr	r0, [pc, #60]	; (8000f44 <main+0x68>)
 8000f06:	f004 fc62 	bl	80057ce <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000f0a:	480f      	ldr	r0, [pc, #60]	; (8000f48 <main+0x6c>)
 8000f0c:	f003 ffd6 	bl	8004ebc <HAL_TIM_Base_Start_IT>
  //Add task to scheduler
  SCH_Add_Task(ledToggle, 0, 100);
 8000f10:	2264      	movs	r2, #100	; 0x64
 8000f12:	2100      	movs	r1, #0
 8000f14:	480d      	ldr	r0, [pc, #52]	; (8000f4c <main+0x70>)
 8000f16:	f000 fa2b 	bl	8001370 <SCH_Add_Task>
  SCH_Add_Task(fsmWrapper, 0, 1);
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	480c      	ldr	r0, [pc, #48]	; (8000f50 <main+0x74>)
 8000f20:	f000 fa26 	bl	8001370 <SCH_Add_Task>
  SCH_Add_Task(uart_communiation_fsm, 0, 200);
 8000f24:	22c8      	movs	r2, #200	; 0xc8
 8000f26:	2100      	movs	r1, #0
 8000f28:	480a      	ldr	r0, [pc, #40]	; (8000f54 <main+0x78>)
 8000f2a:	f000 fa21 	bl	8001370 <SCH_Add_Task>
  SCH_Add_Task(pullSensor,0,53);
 8000f2e:	2235      	movs	r2, #53	; 0x35
 8000f30:	2100      	movs	r1, #0
 8000f32:	4809      	ldr	r0, [pc, #36]	; (8000f58 <main+0x7c>)
 8000f34:	f000 fa1c 	bl	8001370 <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000f38:	f000 fb0a 	bl	8001550 <SCH_Dispatch_Tasks>
 8000f3c:	e7fc      	b.n	8000f38 <main+0x5c>
 8000f3e:	bf00      	nop
 8000f40:	200006a4 	.word	0x200006a4
 8000f44:	20000640 	.word	0x20000640
 8000f48:	20000258 	.word	0x20000258
 8000f4c:	08000ea5 	.word	0x08000ea5
 8000f50:	08000eb9 	.word	0x08000eb9
 8000f54:	08001dbd 	.word	0x08001dbd
 8000f58:	08001629 	.word	0x08001629

08000f5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b094      	sub	sp, #80	; 0x50
 8000f60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f66:	2228      	movs	r2, #40	; 0x28
 8000f68:	2100      	movs	r1, #0
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f005 f8b2 	bl	80060d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f90:	2301      	movs	r3, #1
 8000f92:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f94:	2310      	movs	r3, #16
 8000f96:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f003 fa6b 	bl	800447c <HAL_RCC_OscConfig>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000fac:	f000 f97a 	bl	80012a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb0:	230f      	movs	r3, #15
 8000fb2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	2100      	movs	r1, #0
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f003 fcd8 	bl	8004980 <HAL_RCC_ClockConfig>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000fd6:	f000 f965 	bl	80012a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fe2:	1d3b      	adds	r3, r7, #4
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f003 fe63 	bl	8004cb0 <HAL_RCCEx_PeriphCLKConfig>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000ff0:	f000 f958 	bl	80012a4 <Error_Handler>
  }
}
 8000ff4:	bf00      	nop
 8000ff6:	3750      	adds	r7, #80	; 0x50
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001002:	1d3b      	adds	r3, r7, #4
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800100c:	4b18      	ldr	r3, [pc, #96]	; (8001070 <MX_ADC1_Init+0x74>)
 800100e:	4a19      	ldr	r2, [pc, #100]	; (8001074 <MX_ADC1_Init+0x78>)
 8001010:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001012:	4b17      	ldr	r3, [pc, #92]	; (8001070 <MX_ADC1_Init+0x74>)
 8001014:	2200      	movs	r2, #0
 8001016:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001018:	4b15      	ldr	r3, [pc, #84]	; (8001070 <MX_ADC1_Init+0x74>)
 800101a:	2201      	movs	r2, #1
 800101c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800101e:	4b14      	ldr	r3, [pc, #80]	; (8001070 <MX_ADC1_Init+0x74>)
 8001020:	2200      	movs	r2, #0
 8001022:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001024:	4b12      	ldr	r3, [pc, #72]	; (8001070 <MX_ADC1_Init+0x74>)
 8001026:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800102a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102c:	4b10      	ldr	r3, [pc, #64]	; (8001070 <MX_ADC1_Init+0x74>)
 800102e:	2200      	movs	r2, #0
 8001030:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001032:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <MX_ADC1_Init+0x74>)
 8001034:	2201      	movs	r2, #1
 8001036:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001038:	480d      	ldr	r0, [pc, #52]	; (8001070 <MX_ADC1_Init+0x74>)
 800103a:	f000 ff93 	bl	8001f64 <HAL_ADC_Init>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001044:	f000 f92e 	bl	80012a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001048:	2300      	movs	r3, #0
 800104a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800104c:	2301      	movs	r3, #1
 800104e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001050:	2300      	movs	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	4619      	mov	r1, r3
 8001058:	4805      	ldr	r0, [pc, #20]	; (8001070 <MX_ADC1_Init+0x74>)
 800105a:	f001 f85b 	bl	8002114 <HAL_ADC_ConfigChannel>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001064:	f000 f91e 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001068:	bf00      	nop
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	200002e4 	.word	0x200002e4
 8001074:	40012400 	.word	0x40012400

08001078 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800107c:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <MX_I2C1_Init+0x50>)
 800107e:	4a13      	ldr	r2, [pc, #76]	; (80010cc <MX_I2C1_Init+0x54>)
 8001080:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001082:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <MX_I2C1_Init+0x50>)
 8001084:	4a12      	ldr	r2, [pc, #72]	; (80010d0 <MX_I2C1_Init+0x58>)
 8001086:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001088:	4b0f      	ldr	r3, [pc, #60]	; (80010c8 <MX_I2C1_Init+0x50>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800108e:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <MX_I2C1_Init+0x50>)
 8001090:	2200      	movs	r2, #0
 8001092:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001094:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <MX_I2C1_Init+0x50>)
 8001096:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800109a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800109c:	4b0a      	ldr	r3, [pc, #40]	; (80010c8 <MX_I2C1_Init+0x50>)
 800109e:	2200      	movs	r2, #0
 80010a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010a2:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <MX_I2C1_Init+0x50>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a8:	4b07      	ldr	r3, [pc, #28]	; (80010c8 <MX_I2C1_Init+0x50>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ae:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <MX_I2C1_Init+0x50>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b4:	4804      	ldr	r0, [pc, #16]	; (80010c8 <MX_I2C1_Init+0x50>)
 80010b6:	f001 fce7 	bl	8002a88 <HAL_I2C_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010c0:	f000 f8f0 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000204 	.word	0x20000204
 80010cc:	40005400 	.word	0x40005400
 80010d0:	000186a0 	.word	0x000186a0

080010d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010da:	f107 0308 	add.w	r3, r7, #8
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e8:	463b      	mov	r3, r7
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010f0:	4b1d      	ldr	r3, [pc, #116]	; (8001168 <MX_TIM2_Init+0x94>)
 80010f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010f8:	4b1b      	ldr	r3, [pc, #108]	; (8001168 <MX_TIM2_Init+0x94>)
 80010fa:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001100:	4b19      	ldr	r3, [pc, #100]	; (8001168 <MX_TIM2_Init+0x94>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001106:	4b18      	ldr	r3, [pc, #96]	; (8001168 <MX_TIM2_Init+0x94>)
 8001108:	2209      	movs	r2, #9
 800110a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800110c:	4b16      	ldr	r3, [pc, #88]	; (8001168 <MX_TIM2_Init+0x94>)
 800110e:	2200      	movs	r2, #0
 8001110:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001112:	4b15      	ldr	r3, [pc, #84]	; (8001168 <MX_TIM2_Init+0x94>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001118:	4813      	ldr	r0, [pc, #76]	; (8001168 <MX_TIM2_Init+0x94>)
 800111a:	f003 fe7f 	bl	8004e1c <HAL_TIM_Base_Init>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001124:	f000 f8be 	bl	80012a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001128:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800112c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800112e:	f107 0308 	add.w	r3, r7, #8
 8001132:	4619      	mov	r1, r3
 8001134:	480c      	ldr	r0, [pc, #48]	; (8001168 <MX_TIM2_Init+0x94>)
 8001136:	f004 f81b 	bl	8005170 <HAL_TIM_ConfigClockSource>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001140:	f000 f8b0 	bl	80012a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001144:	2300      	movs	r3, #0
 8001146:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001148:	2300      	movs	r3, #0
 800114a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800114c:	463b      	mov	r3, r7
 800114e:	4619      	mov	r1, r3
 8001150:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_TIM2_Init+0x94>)
 8001152:	f004 f9ed 	bl	8005530 <HAL_TIMEx_MasterConfigSynchronization>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800115c:	f000 f8a2 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001160:	bf00      	nop
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20000258 	.word	0x20000258

0800116c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001170:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <MX_USART1_UART_Init+0x4c>)
 8001172:	4a12      	ldr	r2, [pc, #72]	; (80011bc <MX_USART1_UART_Init+0x50>)
 8001174:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001176:	4b10      	ldr	r3, [pc, #64]	; (80011b8 <MX_USART1_UART_Init+0x4c>)
 8001178:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800117c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800117e:	4b0e      	ldr	r3, [pc, #56]	; (80011b8 <MX_USART1_UART_Init+0x4c>)
 8001180:	2200      	movs	r2, #0
 8001182:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001184:	4b0c      	ldr	r3, [pc, #48]	; (80011b8 <MX_USART1_UART_Init+0x4c>)
 8001186:	2200      	movs	r2, #0
 8001188:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800118a:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <MX_USART1_UART_Init+0x4c>)
 800118c:	2200      	movs	r2, #0
 800118e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001190:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <MX_USART1_UART_Init+0x4c>)
 8001192:	220c      	movs	r2, #12
 8001194:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001196:	4b08      	ldr	r3, [pc, #32]	; (80011b8 <MX_USART1_UART_Init+0x4c>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <MX_USART1_UART_Init+0x4c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011a2:	4805      	ldr	r0, [pc, #20]	; (80011b8 <MX_USART1_UART_Init+0x4c>)
 80011a4:	f004 fa34 	bl	8005610 <HAL_UART_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011ae:	f000 f879 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000640 	.word	0x20000640
 80011bc:	40013800 	.word	0x40013800

080011c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011c4:	4b11      	ldr	r3, [pc, #68]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011c6:	4a12      	ldr	r2, [pc, #72]	; (8001210 <MX_USART2_UART_Init+0x50>)
 80011c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80011ca:	4b10      	ldr	r3, [pc, #64]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80011d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011de:	4b0b      	ldr	r3, [pc, #44]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011e4:	4b09      	ldr	r3, [pc, #36]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011e6:	220c      	movs	r2, #12
 80011e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ea:	4b08      	ldr	r3, [pc, #32]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f0:	4b06      	ldr	r3, [pc, #24]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011f6:	4805      	ldr	r0, [pc, #20]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011f8:	f004 fa0a 	bl	8005610 <HAL_UART_Init>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001202:	f000 f84f 	bl	80012a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	200002a0 	.word	0x200002a0
 8001210:	40004400 	.word	0x40004400

08001214 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121a:	f107 0308 	add.w	r3, r7, #8
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001228:	4b17      	ldr	r3, [pc, #92]	; (8001288 <MX_GPIO_Init+0x74>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	4a16      	ldr	r2, [pc, #88]	; (8001288 <MX_GPIO_Init+0x74>)
 800122e:	f043 0304 	orr.w	r3, r3, #4
 8001232:	6193      	str	r3, [r2, #24]
 8001234:	4b14      	ldr	r3, [pc, #80]	; (8001288 <MX_GPIO_Init+0x74>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	f003 0304 	and.w	r3, r3, #4
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001240:	4b11      	ldr	r3, [pc, #68]	; (8001288 <MX_GPIO_Init+0x74>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	4a10      	ldr	r2, [pc, #64]	; (8001288 <MX_GPIO_Init+0x74>)
 8001246:	f043 0308 	orr.w	r3, r3, #8
 800124a:	6193      	str	r3, [r2, #24]
 800124c:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <MX_GPIO_Init+0x74>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	f003 0308 	and.w	r3, r3, #8
 8001254:	603b      	str	r3, [r7, #0]
 8001256:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001258:	2200      	movs	r2, #0
 800125a:	2120      	movs	r1, #32
 800125c:	480b      	ldr	r0, [pc, #44]	; (800128c <MX_GPIO_Init+0x78>)
 800125e:	f001 fbe1 	bl	8002a24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001262:	2320      	movs	r3, #32
 8001264:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001266:	2301      	movs	r3, #1
 8001268:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126e:	2302      	movs	r3, #2
 8001270:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001272:	f107 0308 	add.w	r3, r7, #8
 8001276:	4619      	mov	r1, r3
 8001278:	4804      	ldr	r0, [pc, #16]	; (800128c <MX_GPIO_Init+0x78>)
 800127a:	f001 fa4f 	bl	800271c <HAL_GPIO_Init>

}
 800127e:	bf00      	nop
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40021000 	.word	0x40021000
 800128c:	40010800 	.word	0x40010800

08001290 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8001298:	f000 f98c 	bl	80015b4 <SCH_Update>
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012a8:	b672      	cpsid	i
}
 80012aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012ac:	e7fe      	b.n	80012ac <Error_Handler+0x8>

080012ae <emptyTask>:

unsigned int SCH_Report(){
	return Error_code_G;
}

sTasks emptyTask(){
 80012ae:	b4b0      	push	{r4, r5, r7}
 80012b0:	b089      	sub	sp, #36	; 0x24
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
	sTasks empty;
	empty.Delay = 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	613b      	str	r3, [r7, #16]
	empty.Period = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	617b      	str	r3, [r7, #20]
	empty.RunMe = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	61bb      	str	r3, [r7, #24]
	empty.TaskID = 0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61fb      	str	r3, [r7, #28]
	empty.pTask = 0x0000;
 80012c6:	2300      	movs	r3, #0
 80012c8:	60fb      	str	r3, [r7, #12]
	return empty;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	461d      	mov	r5, r3
 80012ce:	f107 040c 	add.w	r4, r7, #12
 80012d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012d6:	6823      	ldr	r3, [r4, #0]
 80012d8:	602b      	str	r3, [r5, #0]
}
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	3724      	adds	r7, #36	; 0x24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bcb0      	pop	{r4, r5, r7}
 80012e2:	4770      	bx	lr

080012e4 <SCH_shift>:

void SCH_shift(uint8_t pos){
 80012e4:	b5b0      	push	{r4, r5, r7, lr}
 80012e6:	b08a      	sub	sp, #40	; 0x28
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	77fb      	strb	r3, [r7, #31]
	for(uint8_t i = current_index_task-1; i > pos; i--){
 80012ee:	4b1e      	ldr	r3, [pc, #120]	; (8001368 <SCH_shift+0x84>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80012f8:	e01b      	b.n	8001332 <SCH_shift+0x4e>
		SCH_tasks_G[i] = SCH_tasks_G[i-1];
 80012fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012fe:	1e5a      	subs	r2, r3, #1
 8001300:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8001304:	4819      	ldr	r0, [pc, #100]	; (800136c <SCH_shift+0x88>)
 8001306:	460b      	mov	r3, r1
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	440b      	add	r3, r1
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	4418      	add	r0, r3
 8001310:	4916      	ldr	r1, [pc, #88]	; (800136c <SCH_shift+0x88>)
 8001312:	4613      	mov	r3, r2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	4413      	add	r3, r2
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	440b      	add	r3, r1
 800131c:	4604      	mov	r4, r0
 800131e:	461d      	mov	r5, r3
 8001320:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001322:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001324:	682b      	ldr	r3, [r5, #0]
 8001326:	6023      	str	r3, [r4, #0]
	for(uint8_t i = current_index_task-1; i > pos; i--){
 8001328:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800132c:	3b01      	subs	r3, #1
 800132e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001332:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001336:	7ffb      	ldrb	r3, [r7, #31]
 8001338:	429a      	cmp	r2, r3
 800133a:	d8de      	bhi.n	80012fa <SCH_shift+0x16>
	}
	SCH_tasks_G[pos] = emptyTask();
 800133c:	7ffa      	ldrb	r2, [r7, #31]
 800133e:	490b      	ldr	r1, [pc, #44]	; (800136c <SCH_shift+0x88>)
 8001340:	4613      	mov	r3, r2
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	4413      	add	r3, r2
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	18cc      	adds	r4, r1, r3
 800134a:	463b      	mov	r3, r7
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ffae 	bl	80012ae <emptyTask>
 8001352:	4625      	mov	r5, r4
 8001354:	463c      	mov	r4, r7
 8001356:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001358:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800135a:	6823      	ldr	r3, [r4, #0]
 800135c:	602b      	str	r3, [r5, #0]
}
 800135e:	bf00      	nop
 8001360:	3728      	adds	r7, #40	; 0x28
 8001362:	46bd      	mov	sp, r7
 8001364:	bdb0      	pop	{r4, r5, r7, pc}
 8001366:	bf00      	nop
 8001368:	20000638 	.word	0x20000638
 800136c:	20000318 	.word	0x20000318

08001370 <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (*pFunction)() , uint32_t DELAY, uint32_t PERIOD){
 8001370:	b5b0      	push	{r4, r5, r7, lr}
 8001372:	b08a      	sub	sp, #40	; 0x28
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
	sTasks task;
	uint8_t insert_idx = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(current_index_task < SCH_MAX_TASKS){
 8001382:	4b45      	ldr	r3, [pc, #276]	; (8001498 <SCH_Add_Task+0x128>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b27      	cmp	r3, #39	; 0x27
 8001388:	f200 8081 	bhi.w	800148e <SCH_Add_Task+0x11e>
		task.pTask = pFunction;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	613b      	str	r3, [r7, #16]
		task.Delay = DELAY;
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	617b      	str	r3, [r7, #20]
		task.Period =  PERIOD;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	61bb      	str	r3, [r7, #24]
		task.RunMe = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	61fb      	str	r3, [r7, #28]
		task.TaskID = current_index_task;
 800139c:	4b3e      	ldr	r3, [pc, #248]	; (8001498 <SCH_Add_Task+0x128>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	623b      	str	r3, [r7, #32]
		if(current_index_task == 0){
 80013a2:	4b3d      	ldr	r3, [pc, #244]	; (8001498 <SCH_Add_Task+0x128>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d121      	bne.n	80013ee <SCH_Add_Task+0x7e>
			SCH_tasks_G[0] = task;
 80013aa:	4b3c      	ldr	r3, [pc, #240]	; (800149c <SCH_Add_Task+0x12c>)
 80013ac:	461d      	mov	r5, r3
 80013ae:	f107 0410 	add.w	r4, r7, #16
 80013b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013b6:	6823      	ldr	r3, [r4, #0]
 80013b8:	602b      	str	r3, [r5, #0]
			current_index_task++;
 80013ba:	4b37      	ldr	r3, [pc, #220]	; (8001498 <SCH_Add_Task+0x128>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	3301      	adds	r3, #1
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	4b35      	ldr	r3, [pc, #212]	; (8001498 <SCH_Add_Task+0x128>)
 80013c4:	701a      	strb	r2, [r3, #0]
			return 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	e062      	b.n	8001490 <SCH_Add_Task+0x120>
		}
		while(task.Delay > SCH_tasks_G[insert_idx].Delay && insert_idx < current_index_task){
			task.Delay -= SCH_tasks_G[insert_idx].Delay;
 80013ca:	6979      	ldr	r1, [r7, #20]
 80013cc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80013d0:	4832      	ldr	r0, [pc, #200]	; (800149c <SCH_Add_Task+0x12c>)
 80013d2:	4613      	mov	r3, r2
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	4413      	add	r3, r2
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	4403      	add	r3, r0
 80013dc:	3304      	adds	r3, #4
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	1acb      	subs	r3, r1, r3
 80013e2:	617b      	str	r3, [r7, #20]
			insert_idx++;
 80013e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013e8:	3301      	adds	r3, #1
 80013ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		while(task.Delay > SCH_tasks_G[insert_idx].Delay && insert_idx < current_index_task){
 80013ee:	6979      	ldr	r1, [r7, #20]
 80013f0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80013f4:	4829      	ldr	r0, [pc, #164]	; (800149c <SCH_Add_Task+0x12c>)
 80013f6:	4613      	mov	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	4413      	add	r3, r2
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	4403      	add	r3, r0
 8001400:	3304      	adds	r3, #4
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4299      	cmp	r1, r3
 8001406:	d905      	bls.n	8001414 <SCH_Add_Task+0xa4>
 8001408:	4b23      	ldr	r3, [pc, #140]	; (8001498 <SCH_Add_Task+0x128>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001410:	429a      	cmp	r2, r3
 8001412:	d3da      	bcc.n	80013ca <SCH_Add_Task+0x5a>
		}
		current_index_task++;
 8001414:	4b20      	ldr	r3, [pc, #128]	; (8001498 <SCH_Add_Task+0x128>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	3301      	adds	r3, #1
 800141a:	b2da      	uxtb	r2, r3
 800141c:	4b1e      	ldr	r3, [pc, #120]	; (8001498 <SCH_Add_Task+0x128>)
 800141e:	701a      	strb	r2, [r3, #0]
		SCH_shift(insert_idx);
 8001420:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff ff5d 	bl	80012e4 <SCH_shift>
		SCH_tasks_G[insert_idx] = task;
 800142a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800142e:	491b      	ldr	r1, [pc, #108]	; (800149c <SCH_Add_Task+0x12c>)
 8001430:	4613      	mov	r3, r2
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	4413      	add	r3, r2
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	440b      	add	r3, r1
 800143a:	461d      	mov	r5, r3
 800143c:	f107 0410 	add.w	r4, r7, #16
 8001440:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001442:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001444:	6823      	ldr	r3, [r4, #0]
 8001446:	602b      	str	r3, [r5, #0]
		SCH_tasks_G[insert_idx+1].Delay -=  SCH_tasks_G[insert_idx].Delay;
 8001448:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	4913      	ldr	r1, [pc, #76]	; (800149c <SCH_Add_Task+0x12c>)
 8001450:	4613      	mov	r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	4413      	add	r3, r2
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	440b      	add	r3, r1
 800145a:	3304      	adds	r3, #4
 800145c:	6819      	ldr	r1, [r3, #0]
 800145e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001462:	480e      	ldr	r0, [pc, #56]	; (800149c <SCH_Add_Task+0x12c>)
 8001464:	4613      	mov	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	4413      	add	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	4403      	add	r3, r0
 800146e:	3304      	adds	r3, #4
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001476:	3201      	adds	r2, #1
 8001478:	1ac9      	subs	r1, r1, r3
 800147a:	4808      	ldr	r0, [pc, #32]	; (800149c <SCH_Add_Task+0x12c>)
 800147c:	4613      	mov	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4413      	add	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4403      	add	r3, r0
 8001486:	3304      	adds	r3, #4
 8001488:	6019      	str	r1, [r3, #0]
		return task.TaskID;
 800148a:	6a3b      	ldr	r3, [r7, #32]
 800148c:	e000      	b.n	8001490 <SCH_Add_Task+0x120>
	}
	return 0;
 800148e:	2300      	movs	r3, #0
}
 8001490:	4618      	mov	r0, r3
 8001492:	3728      	adds	r7, #40	; 0x28
 8001494:	46bd      	mov	sp, r7
 8001496:	bdb0      	pop	{r4, r5, r7, pc}
 8001498:	20000638 	.word	0x20000638
 800149c:	20000318 	.word	0x20000318

080014a0 <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(uint32_t taskID){
 80014a0:	b5b0      	push	{r4, r5, r7, lr}
 80014a2:	b08a      	sub	sp, #40	; 0x28
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	61f8      	str	r0, [r7, #28]
	if(SCH_tasks_G[taskID].pTask == 0x0000){
 80014a8:	4926      	ldr	r1, [pc, #152]	; (8001544 <SCH_Delete_Task+0xa4>)
 80014aa:	69fa      	ldr	r2, [r7, #28]
 80014ac:	4613      	mov	r3, r2
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	4413      	add	r3, r2
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	440b      	add	r3, r1
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d102      	bne.n	80014c2 <SCH_Delete_Task+0x22>
		Error_code_G = ERROR_SCH_CANNOT_DELETE_TASK;
 80014bc:	4b22      	ldr	r3, [pc, #136]	; (8001548 <SCH_Delete_Task+0xa8>)
 80014be:	2209      	movs	r2, #9
 80014c0:	601a      	str	r2, [r3, #0]
	}

	for(unsigned int idx=taskID; idx<current_index_task-1; idx++){
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	627b      	str	r3, [r7, #36]	; 0x24
 80014c6:	e017      	b.n	80014f8 <SCH_Delete_Task+0x58>
		SCH_tasks_G[idx] = SCH_tasks_G[idx+1];
 80014c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ca:	1c5a      	adds	r2, r3, #1
 80014cc:	481d      	ldr	r0, [pc, #116]	; (8001544 <SCH_Delete_Task+0xa4>)
 80014ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80014d0:	460b      	mov	r3, r1
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	440b      	add	r3, r1
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	4418      	add	r0, r3
 80014da:	491a      	ldr	r1, [pc, #104]	; (8001544 <SCH_Delete_Task+0xa4>)
 80014dc:	4613      	mov	r3, r2
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4413      	add	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	440b      	add	r3, r1
 80014e6:	4604      	mov	r4, r0
 80014e8:	461d      	mov	r5, r3
 80014ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ee:	682b      	ldr	r3, [r5, #0]
 80014f0:	6023      	str	r3, [r4, #0]
	for(unsigned int idx=taskID; idx<current_index_task-1; idx++){
 80014f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f4:	3301      	adds	r3, #1
 80014f6:	627b      	str	r3, [r7, #36]	; 0x24
 80014f8:	4b14      	ldr	r3, [pc, #80]	; (800154c <SCH_Delete_Task+0xac>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	3b01      	subs	r3, #1
 80014fe:	461a      	mov	r2, r3
 8001500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001502:	4293      	cmp	r3, r2
 8001504:	d3e0      	bcc.n	80014c8 <SCH_Delete_Task+0x28>
	}
	SCH_tasks_G[current_index_task-1] = emptyTask();
 8001506:	4b11      	ldr	r3, [pc, #68]	; (800154c <SCH_Delete_Task+0xac>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	1e5a      	subs	r2, r3, #1
 800150c:	490d      	ldr	r1, [pc, #52]	; (8001544 <SCH_Delete_Task+0xa4>)
 800150e:	4613      	mov	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4413      	add	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	18cc      	adds	r4, r1, r3
 8001518:	463b      	mov	r3, r7
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fec7 	bl	80012ae <emptyTask>
 8001520:	4625      	mov	r5, r4
 8001522:	463c      	mov	r4, r7
 8001524:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001526:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001528:	6823      	ldr	r3, [r4, #0]
 800152a:	602b      	str	r3, [r5, #0]
	current_index_task--;
 800152c:	4b07      	ldr	r3, [pc, #28]	; (800154c <SCH_Delete_Task+0xac>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	3b01      	subs	r3, #1
 8001532:	b2da      	uxtb	r2, r3
 8001534:	4b05      	ldr	r3, [pc, #20]	; (800154c <SCH_Delete_Task+0xac>)
 8001536:	701a      	strb	r2, [r3, #0]
	return 0;
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	3728      	adds	r7, #40	; 0x28
 800153e:	46bd      	mov	sp, r7
 8001540:	bdb0      	pop	{r4, r5, r7, pc}
 8001542:	bf00      	nop
 8001544:	20000318 	.word	0x20000318
 8001548:	20000314 	.word	0x20000314
 800154c:	20000638 	.word	0x20000638

08001550 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	while(SCH_tasks_G[0].pTask!=0x0000){
 8001554:	e024      	b.n	80015a0 <SCH_Dispatch_Tasks+0x50>
		if(SCH_tasks_G[0].RunMe > 0){
 8001556:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d020      	beq.n	80015a0 <SCH_Dispatch_Tasks+0x50>
			(*SCH_tasks_G[0].pTask)();
 800155e:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4798      	blx	r3
			SCH_tasks_G[0].RunMe--;
 8001564:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	3b01      	subs	r3, #1
 800156a:	4a11      	ldr	r2, [pc, #68]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 800156c:	60d3      	str	r3, [r2, #12]
			if(SCH_tasks_G[1].Delay==0) SCH_tasks_G[1].RunMe++;
 800156e:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 8001570:	699b      	ldr	r3, [r3, #24]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d104      	bne.n	8001580 <SCH_Dispatch_Tasks+0x30>
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 8001578:	6a1b      	ldr	r3, [r3, #32]
 800157a:	3301      	adds	r3, #1
 800157c:	4a0c      	ldr	r2, [pc, #48]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 800157e:	6213      	str	r3, [r2, #32]
			if(SCH_tasks_G[0].Period>0) SCH_Add_Task(SCH_tasks_G[0].pTask,
 8001580:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d008      	beq.n	800159a <SCH_Dispatch_Tasks+0x4a>
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a08      	ldr	r2, [pc, #32]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 800158e:	6891      	ldr	r1, [r2, #8]
 8001590:	4a07      	ldr	r2, [pc, #28]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 8001592:	6892      	ldr	r2, [r2, #8]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff feeb 	bl	8001370 <SCH_Add_Task>
										             SCH_tasks_G[0].Period,
													 SCH_tasks_G[0].Period);
			SCH_Delete_Task(0);
 800159a:	2000      	movs	r0, #0
 800159c:	f7ff ff80 	bl	80014a0 <SCH_Delete_Task>
	while(SCH_tasks_G[0].pTask!=0x0000){
 80015a0:	4b03      	ldr	r3, [pc, #12]	; (80015b0 <SCH_Dispatch_Tasks+0x60>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d1d6      	bne.n	8001556 <SCH_Dispatch_Tasks+0x6>
		}
	}
}
 80015a8:	bf00      	nop
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000318 	.word	0x20000318

080015b4 <SCH_Update>:

void SCH_Update(void){
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[0].Delay > 0){
 80015b8:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <SCH_Update+0x40>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d00b      	beq.n	80015d8 <SCH_Update+0x24>
		SCH_tasks_G[0].Delay--;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <SCH_Update+0x40>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	3b01      	subs	r3, #1
 80015c6:	4a0b      	ldr	r2, [pc, #44]	; (80015f4 <SCH_Update+0x40>)
 80015c8:	6053      	str	r3, [r2, #4]
		passed_time_since_last_task++;
 80015ca:	4b0b      	ldr	r3, [pc, #44]	; (80015f8 <SCH_Update+0x44>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	3301      	adds	r3, #1
 80015d0:	b2da      	uxtb	r2, r3
 80015d2:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <SCH_Update+0x44>)
 80015d4:	701a      	strb	r2, [r3, #0]
 80015d6:	e009      	b.n	80015ec <SCH_Update+0x38>
	}
	else if(SCH_tasks_G[0].Delay==0){
 80015d8:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <SCH_Update+0x40>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d105      	bne.n	80015ec <SCH_Update+0x38>
		SCH_tasks_G[0].RunMe++;
 80015e0:	4b04      	ldr	r3, [pc, #16]	; (80015f4 <SCH_Update+0x40>)
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	3301      	adds	r3, #1
 80015e6:	4a03      	ldr	r2, [pc, #12]	; (80015f4 <SCH_Update+0x40>)
 80015e8:	60d3      	str	r3, [r2, #12]
		return;
 80015ea:	bf00      	nop
	}
}
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bc80      	pop	{r7}
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	20000318 	.word	0x20000318
 80015f8:	20000639 	.word	0x20000639

080015fc <getTemp>:
uint32_t adcVal;

float temp = 20.5;
float humid = 50.5;

float getTemp(){
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
	return temp;
 8001600:	4b02      	ldr	r3, [pc, #8]	; (800160c <getTemp+0x10>)
 8001602:	681b      	ldr	r3, [r3, #0]
}
 8001604:	4618      	mov	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr
 800160c:	20000000 	.word	0x20000000

08001610 <getHumid>:
float getHumid(){
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
	return humid;
 8001614:	4b02      	ldr	r3, [pc, #8]	; (8001620 <getHumid+0x10>)
 8001616:	681b      	ldr	r3, [r3, #0]
}
 8001618:	4618      	mov	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr
 8001620:	20000004 	.word	0x20000004
 8001624:	00000000 	.word	0x00000000

08001628 <pullSensor>:

void pullSensor(){
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
	temp += 0.5;
 800162c:	4b1e      	ldr	r3, [pc, #120]	; (80016a8 <pullSensor+0x80>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fa7d 	bl	8000b34 <__addsf3>
 800163a:	4603      	mov	r3, r0
 800163c:	461a      	mov	r2, r3
 800163e:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <pullSensor+0x80>)
 8001640:	601a      	str	r2, [r3, #0]
	if(temp > 32){
 8001642:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <pullSensor+0x80>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff fbe6 	bl	8000e1c <__aeabi_fcmpgt>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d002      	beq.n	800165c <pullSensor+0x34>
		temp = 20.5;
 8001656:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <pullSensor+0x80>)
 8001658:	4a14      	ldr	r2, [pc, #80]	; (80016ac <pullSensor+0x84>)
 800165a:	601a      	str	r2, [r3, #0]
	}
	humid += 20.1;
 800165c:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <pullSensor+0x88>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe fee1 	bl	8000428 <__aeabi_f2d>
 8001666:	a30e      	add	r3, pc, #56	; (adr r3, 80016a0 <pullSensor+0x78>)
 8001668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166c:	f7fe fd7e 	bl	800016c <__adddf3>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4610      	mov	r0, r2
 8001676:	4619      	mov	r1, r3
 8001678:	f7ff fa06 	bl	8000a88 <__aeabi_d2f>
 800167c:	4603      	mov	r3, r0
 800167e:	4a0c      	ldr	r2, [pc, #48]	; (80016b0 <pullSensor+0x88>)
 8001680:	6013      	str	r3, [r2, #0]
	if(humid > 85){
 8001682:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <pullSensor+0x88>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	490b      	ldr	r1, [pc, #44]	; (80016b4 <pullSensor+0x8c>)
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff fbc7 	bl	8000e1c <__aeabi_fcmpgt>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d100      	bne.n	8001696 <pullSensor+0x6e>
		humid = 50.5;
	}
}
 8001694:	e002      	b.n	800169c <pullSensor+0x74>
		humid = 50.5;
 8001696:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <pullSensor+0x88>)
 8001698:	4a07      	ldr	r2, [pc, #28]	; (80016b8 <pullSensor+0x90>)
 800169a:	601a      	str	r2, [r3, #0]
}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	9999999a 	.word	0x9999999a
 80016a4:	40341999 	.word	0x40341999
 80016a8:	20000000 	.word	0x20000000
 80016ac:	41a40000 	.word	0x41a40000
 80016b0:	20000004 	.word	0x20000004
 80016b4:	42aa0000 	.word	0x42aa0000
 80016b8:	424a0000 	.word	0x424a0000

080016bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016c2:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <HAL_MspInit+0x40>)
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	4a0d      	ldr	r2, [pc, #52]	; (80016fc <HAL_MspInit+0x40>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6193      	str	r3, [r2, #24]
 80016ce:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <HAL_MspInit+0x40>)
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016da:	4b08      	ldr	r3, [pc, #32]	; (80016fc <HAL_MspInit+0x40>)
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	4a07      	ldr	r2, [pc, #28]	; (80016fc <HAL_MspInit+0x40>)
 80016e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e4:	61d3      	str	r3, [r2, #28]
 80016e6:	4b05      	ldr	r3, [pc, #20]	; (80016fc <HAL_MspInit+0x40>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	40021000 	.word	0x40021000

08001700 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 0310 	add.w	r3, r7, #16
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a14      	ldr	r2, [pc, #80]	; (800176c <HAL_ADC_MspInit+0x6c>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d121      	bne.n	8001764 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001720:	4b13      	ldr	r3, [pc, #76]	; (8001770 <HAL_ADC_MspInit+0x70>)
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	4a12      	ldr	r2, [pc, #72]	; (8001770 <HAL_ADC_MspInit+0x70>)
 8001726:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800172a:	6193      	str	r3, [r2, #24]
 800172c:	4b10      	ldr	r3, [pc, #64]	; (8001770 <HAL_ADC_MspInit+0x70>)
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001738:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <HAL_ADC_MspInit+0x70>)
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	4a0c      	ldr	r2, [pc, #48]	; (8001770 <HAL_ADC_MspInit+0x70>)
 800173e:	f043 0304 	orr.w	r3, r3, #4
 8001742:	6193      	str	r3, [r2, #24]
 8001744:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <HAL_ADC_MspInit+0x70>)
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	f003 0304 	and.w	r3, r3, #4
 800174c:	60bb      	str	r3, [r7, #8]
 800174e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001750:	2301      	movs	r3, #1
 8001752:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001754:	2303      	movs	r3, #3
 8001756:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001758:	f107 0310 	add.w	r3, r7, #16
 800175c:	4619      	mov	r1, r3
 800175e:	4805      	ldr	r0, [pc, #20]	; (8001774 <HAL_ADC_MspInit+0x74>)
 8001760:	f000 ffdc 	bl	800271c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001764:	bf00      	nop
 8001766:	3720      	adds	r7, #32
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40012400 	.word	0x40012400
 8001770:	40021000 	.word	0x40021000
 8001774:	40010800 	.word	0x40010800

08001778 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b088      	sub	sp, #32
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	f107 0310 	add.w	r3, r7, #16
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a19      	ldr	r2, [pc, #100]	; (80017f8 <HAL_I2C_MspInit+0x80>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d12b      	bne.n	80017f0 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001798:	4b18      	ldr	r3, [pc, #96]	; (80017fc <HAL_I2C_MspInit+0x84>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	4a17      	ldr	r2, [pc, #92]	; (80017fc <HAL_I2C_MspInit+0x84>)
 800179e:	f043 0308 	orr.w	r3, r3, #8
 80017a2:	6193      	str	r3, [r2, #24]
 80017a4:	4b15      	ldr	r3, [pc, #84]	; (80017fc <HAL_I2C_MspInit+0x84>)
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	f003 0308 	and.w	r3, r3, #8
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017b0:	23c0      	movs	r3, #192	; 0xc0
 80017b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b4:	2312      	movs	r3, #18
 80017b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017b8:	2303      	movs	r3, #3
 80017ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017bc:	f107 0310 	add.w	r3, r7, #16
 80017c0:	4619      	mov	r1, r3
 80017c2:	480f      	ldr	r0, [pc, #60]	; (8001800 <HAL_I2C_MspInit+0x88>)
 80017c4:	f000 ffaa 	bl	800271c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <HAL_I2C_MspInit+0x84>)
 80017ca:	69db      	ldr	r3, [r3, #28]
 80017cc:	4a0b      	ldr	r2, [pc, #44]	; (80017fc <HAL_I2C_MspInit+0x84>)
 80017ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017d2:	61d3      	str	r3, [r2, #28]
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <HAL_I2C_MspInit+0x84>)
 80017d6:	69db      	ldr	r3, [r3, #28]
 80017d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017dc:	60bb      	str	r3, [r7, #8]
 80017de:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2100      	movs	r1, #0
 80017e4:	201f      	movs	r0, #31
 80017e6:	f000 fea6 	bl	8002536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80017ea:	201f      	movs	r0, #31
 80017ec:	f000 febf 	bl	800256e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80017f0:	bf00      	nop
 80017f2:	3720      	adds	r7, #32
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40005400 	.word	0x40005400
 80017fc:	40021000 	.word	0x40021000
 8001800:	40010c00 	.word	0x40010c00

08001804 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001814:	d113      	bne.n	800183e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001816:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <HAL_TIM_Base_MspInit+0x44>)
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	4a0b      	ldr	r2, [pc, #44]	; (8001848 <HAL_TIM_Base_MspInit+0x44>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	61d3      	str	r3, [r2, #28]
 8001822:	4b09      	ldr	r3, [pc, #36]	; (8001848 <HAL_TIM_Base_MspInit+0x44>)
 8001824:	69db      	ldr	r3, [r3, #28]
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800182e:	2200      	movs	r2, #0
 8001830:	2100      	movs	r1, #0
 8001832:	201c      	movs	r0, #28
 8001834:	f000 fe7f 	bl	8002536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001838:	201c      	movs	r0, #28
 800183a:	f000 fe98 	bl	800256e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800183e:	bf00      	nop
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40021000 	.word	0x40021000

0800184c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b08a      	sub	sp, #40	; 0x28
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001854:	f107 0318 	add.w	r3, r7, #24
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a3f      	ldr	r2, [pc, #252]	; (8001964 <HAL_UART_MspInit+0x118>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d13a      	bne.n	80018e2 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800186c:	4b3e      	ldr	r3, [pc, #248]	; (8001968 <HAL_UART_MspInit+0x11c>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	4a3d      	ldr	r2, [pc, #244]	; (8001968 <HAL_UART_MspInit+0x11c>)
 8001872:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001876:	6193      	str	r3, [r2, #24]
 8001878:	4b3b      	ldr	r3, [pc, #236]	; (8001968 <HAL_UART_MspInit+0x11c>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001880:	617b      	str	r3, [r7, #20]
 8001882:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001884:	4b38      	ldr	r3, [pc, #224]	; (8001968 <HAL_UART_MspInit+0x11c>)
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	4a37      	ldr	r2, [pc, #220]	; (8001968 <HAL_UART_MspInit+0x11c>)
 800188a:	f043 0304 	orr.w	r3, r3, #4
 800188e:	6193      	str	r3, [r2, #24]
 8001890:	4b35      	ldr	r3, [pc, #212]	; (8001968 <HAL_UART_MspInit+0x11c>)
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	f003 0304 	and.w	r3, r3, #4
 8001898:	613b      	str	r3, [r7, #16]
 800189a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800189c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a2:	2302      	movs	r3, #2
 80018a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018a6:	2303      	movs	r3, #3
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018aa:	f107 0318 	add.w	r3, r7, #24
 80018ae:	4619      	mov	r1, r3
 80018b0:	482e      	ldr	r0, [pc, #184]	; (800196c <HAL_UART_MspInit+0x120>)
 80018b2:	f000 ff33 	bl	800271c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018bc:	2300      	movs	r3, #0
 80018be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c4:	f107 0318 	add.w	r3, r7, #24
 80018c8:	4619      	mov	r1, r3
 80018ca:	4828      	ldr	r0, [pc, #160]	; (800196c <HAL_UART_MspInit+0x120>)
 80018cc:	f000 ff26 	bl	800271c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018d0:	2200      	movs	r2, #0
 80018d2:	2100      	movs	r1, #0
 80018d4:	2025      	movs	r0, #37	; 0x25
 80018d6:	f000 fe2e 	bl	8002536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018da:	2025      	movs	r0, #37	; 0x25
 80018dc:	f000 fe47 	bl	800256e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018e0:	e03c      	b.n	800195c <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a22      	ldr	r2, [pc, #136]	; (8001970 <HAL_UART_MspInit+0x124>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d137      	bne.n	800195c <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 80018ec:	4b1e      	ldr	r3, [pc, #120]	; (8001968 <HAL_UART_MspInit+0x11c>)
 80018ee:	69db      	ldr	r3, [r3, #28]
 80018f0:	4a1d      	ldr	r2, [pc, #116]	; (8001968 <HAL_UART_MspInit+0x11c>)
 80018f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f6:	61d3      	str	r3, [r2, #28]
 80018f8:	4b1b      	ldr	r3, [pc, #108]	; (8001968 <HAL_UART_MspInit+0x11c>)
 80018fa:	69db      	ldr	r3, [r3, #28]
 80018fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001904:	4b18      	ldr	r3, [pc, #96]	; (8001968 <HAL_UART_MspInit+0x11c>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	4a17      	ldr	r2, [pc, #92]	; (8001968 <HAL_UART_MspInit+0x11c>)
 800190a:	f043 0304 	orr.w	r3, r3, #4
 800190e:	6193      	str	r3, [r2, #24]
 8001910:	4b15      	ldr	r3, [pc, #84]	; (8001968 <HAL_UART_MspInit+0x11c>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	f003 0304 	and.w	r3, r3, #4
 8001918:	60bb      	str	r3, [r7, #8]
 800191a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800191c:	2304      	movs	r3, #4
 800191e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001920:	2302      	movs	r3, #2
 8001922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001928:	f107 0318 	add.w	r3, r7, #24
 800192c:	4619      	mov	r1, r3
 800192e:	480f      	ldr	r0, [pc, #60]	; (800196c <HAL_UART_MspInit+0x120>)
 8001930:	f000 fef4 	bl	800271c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001934:	2308      	movs	r3, #8
 8001936:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001938:	2300      	movs	r3, #0
 800193a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001940:	f107 0318 	add.w	r3, r7, #24
 8001944:	4619      	mov	r1, r3
 8001946:	4809      	ldr	r0, [pc, #36]	; (800196c <HAL_UART_MspInit+0x120>)
 8001948:	f000 fee8 	bl	800271c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800194c:	2200      	movs	r2, #0
 800194e:	2100      	movs	r1, #0
 8001950:	2026      	movs	r0, #38	; 0x26
 8001952:	f000 fdf0 	bl	8002536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001956:	2026      	movs	r0, #38	; 0x26
 8001958:	f000 fe09 	bl	800256e <HAL_NVIC_EnableIRQ>
}
 800195c:	bf00      	nop
 800195e:	3728      	adds	r7, #40	; 0x28
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40013800 	.word	0x40013800
 8001968:	40021000 	.word	0x40021000
 800196c:	40010800 	.word	0x40010800
 8001970:	40004400 	.word	0x40004400

08001974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001978:	e7fe      	b.n	8001978 <NMI_Handler+0x4>

0800197a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800197a:	b480      	push	{r7}
 800197c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197e:	e7fe      	b.n	800197e <HardFault_Handler+0x4>

08001980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001984:	e7fe      	b.n	8001984 <MemManage_Handler+0x4>

08001986 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001986:	b480      	push	{r7}
 8001988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800198a:	e7fe      	b.n	800198a <BusFault_Handler+0x4>

0800198c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001990:	e7fe      	b.n	8001990 <UsageFault_Handler+0x4>

08001992 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001992:	b480      	push	{r7}
 8001994:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	46bd      	mov	sp, r7
 800199a:	bc80      	pop	{r7}
 800199c:	4770      	bx	lr

0800199e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800199e:	b480      	push	{r7}
 80019a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019a2:	bf00      	nop
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bc80      	pop	{r7}
 80019a8:	4770      	bx	lr

080019aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019aa:	b480      	push	{r7}
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bc80      	pop	{r7}
 80019b4:	4770      	bx	lr

080019b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ba:	f000 fab7 	bl	8001f2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019c8:	4802      	ldr	r0, [pc, #8]	; (80019d4 <TIM2_IRQHandler+0x10>)
 80019ca:	f003 fac9 	bl	8004f60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20000258 	.word	0x20000258

080019d8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80019dc:	4802      	ldr	r0, [pc, #8]	; (80019e8 <I2C1_EV_IRQHandler+0x10>)
 80019de:	f001 f997 	bl	8002d10 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000204 	.word	0x20000204

080019ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019f0:	4802      	ldr	r0, [pc, #8]	; (80019fc <USART1_IRQHandler+0x10>)
 80019f2:	f003 ff1d 	bl	8005830 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000640 	.word	0x20000640

08001a00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a04:	4802      	ldr	r0, [pc, #8]	; (8001a10 <USART2_IRQHandler+0x10>)
 8001a06:	f003 ff13 	bl	8005830 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	200002a0 	.word	0x200002a0

08001a14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return 1;
 8001a18:	2301      	movs	r3, #1
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr

08001a22 <_kill>:

int _kill(int pid, int sig)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b082      	sub	sp, #8
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
 8001a2a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a2c:	f004 fb28 	bl	8006080 <__errno>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2216      	movs	r2, #22
 8001a34:	601a      	str	r2, [r3, #0]
  return -1;
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <_exit>:

void _exit (int status)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a4a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	f7ff ffe7 	bl	8001a22 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a54:	e7fe      	b.n	8001a54 <_exit+0x12>

08001a56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b086      	sub	sp, #24
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	60f8      	str	r0, [r7, #12]
 8001a5e:	60b9      	str	r1, [r7, #8]
 8001a60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a62:	2300      	movs	r3, #0
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	e00a      	b.n	8001a7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a68:	f3af 8000 	nop.w
 8001a6c:	4601      	mov	r1, r0
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	1c5a      	adds	r2, r3, #1
 8001a72:	60ba      	str	r2, [r7, #8]
 8001a74:	b2ca      	uxtb	r2, r1
 8001a76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	617b      	str	r3, [r7, #20]
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	dbf0      	blt.n	8001a68 <_read+0x12>
  }

  return len;
 8001a86:	687b      	ldr	r3, [r7, #4]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	e009      	b.n	8001ab6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	1c5a      	adds	r2, r3, #1
 8001aa6:	60ba      	str	r2, [r7, #8]
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	dbf1      	blt.n	8001aa2 <_write+0x12>
  }
  return len;
 8001abe:	687b      	ldr	r3, [r7, #4]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3718      	adds	r7, #24
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <_close>:

int _close(int file)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ad0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc80      	pop	{r7}
 8001adc:	4770      	bx	lr

08001ade <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
 8001ae6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001aee:	605a      	str	r2, [r3, #4]
  return 0;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr

08001afc <_isatty>:

int _isatty(int file)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b04:	2301      	movs	r3, #1
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr

08001b10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3714      	adds	r7, #20
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr

08001b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b30:	4a14      	ldr	r2, [pc, #80]	; (8001b84 <_sbrk+0x5c>)
 8001b32:	4b15      	ldr	r3, [pc, #84]	; (8001b88 <_sbrk+0x60>)
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b3c:	4b13      	ldr	r3, [pc, #76]	; (8001b8c <_sbrk+0x64>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d102      	bne.n	8001b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b44:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <_sbrk+0x64>)
 8001b46:	4a12      	ldr	r2, [pc, #72]	; (8001b90 <_sbrk+0x68>)
 8001b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b4a:	4b10      	ldr	r3, [pc, #64]	; (8001b8c <_sbrk+0x64>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4413      	add	r3, r2
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d207      	bcs.n	8001b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b58:	f004 fa92 	bl	8006080 <__errno>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	220c      	movs	r2, #12
 8001b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b66:	e009      	b.n	8001b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b68:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <_sbrk+0x64>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b6e:	4b07      	ldr	r3, [pc, #28]	; (8001b8c <_sbrk+0x64>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	4a05      	ldr	r2, [pc, #20]	; (8001b8c <_sbrk+0x64>)
 8001b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20005000 	.word	0x20005000
 8001b88:	00000400 	.word	0x00000400
 8001b8c:	2000063c 	.word	0x2000063c
 8001b90:	20000728 	.word	0x20000728

08001b94 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <checksumCalc>:

uint32_t checksumResult = 0;
int idx = 0;
int whatToSend = SEND_TEMP;

uint32_t checksumCalc(uint8_t* str, uint32_t n){
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
	uint32_t result = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
	for(uint8_t i=0; i<n; i++){
 8001bae:	2300      	movs	r3, #0
 8001bb0:	72fb      	strb	r3, [r7, #11]
 8001bb2:	e00a      	b.n	8001bca <checksumCalc+0x2a>
		result += str[i];
 8001bb4:	7afb      	ldrb	r3, [r7, #11]
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	4413      	add	r3, r2
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	60fb      	str	r3, [r7, #12]
	for(uint8_t i=0; i<n; i++){
 8001bc4:	7afb      	ldrb	r3, [r7, #11]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	72fb      	strb	r3, [r7, #11]
 8001bca:	7afb      	ldrb	r3, [r7, #11]
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d8f0      	bhi.n	8001bb4 <checksumCalc+0x14>
	}
	return result;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3714      	adds	r7, #20
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr
	...

08001be0 <resetCmdBuf>:
	for(int i=0; i<MAX_BUFFER_SIZE; i++){
		str[i] = 0;
	}
}

void resetCmdBuf(){
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
	for(int i=0; i<MAX_BUFFER_SIZE; i++){
 8001be6:	2300      	movs	r3, #0
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	e007      	b.n	8001bfc <resetCmdBuf+0x1c>
		cmd_buffer[i] = 0;
 8001bec:	4a08      	ldr	r2, [pc, #32]	; (8001c10 <resetCmdBuf+0x30>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<MAX_BUFFER_SIZE; i++){
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	607b      	str	r3, [r7, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b1d      	cmp	r3, #29
 8001c00:	ddf4      	ble.n	8001bec <resetCmdBuf+0xc>
	}
}
 8001c02:	bf00      	nop
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	200006e8 	.word	0x200006e8

08001c14 <resetBuf>:

void resetBuf(){
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
	for(int i=0; i<MAX_BUFFER_SIZE; i++){
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	607b      	str	r3, [r7, #4]
 8001c1e:	e007      	b.n	8001c30 <resetBuf+0x1c>
		buffer[i] = 0;
 8001c20:	4a08      	ldr	r2, [pc, #32]	; (8001c44 <resetBuf+0x30>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4413      	add	r3, r2
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<MAX_BUFFER_SIZE; i++){
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	607b      	str	r3, [r7, #4]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b1d      	cmp	r3, #29
 8001c34:	ddf4      	ble.n	8001c20 <resetBuf+0xc>
	}
}
 8001c36:	bf00      	nop
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	20000684 	.word	0x20000684

08001c48 <command_parser_fsm>:

void command_parser_fsm(){
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
//We collect all char sent to process at once
//Remember to flush buffer using the resetBuf and resetCmdBuf(), or else your buffer
//Will be dirty
	switch(cmd_flag){
 8001c4c:	4b3a      	ldr	r3, [pc, #232]	; (8001d38 <command_parser_fsm+0xf0>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d002      	beq.n	8001c5a <command_parser_fsm+0x12>
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d00f      	beq.n	8001c78 <command_parser_fsm+0x30>
				resetBuf();
				resetCmdBuf();
			}
			break;
		default:
			break;
 8001c58:	e06c      	b.n	8001d34 <command_parser_fsm+0xec>
			if (buffer[idx] == '!') {
 8001c5a:	4b38      	ldr	r3, [pc, #224]	; (8001d3c <command_parser_fsm+0xf4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a38      	ldr	r2, [pc, #224]	; (8001d40 <command_parser_fsm+0xf8>)
 8001c60:	5cd3      	ldrb	r3, [r2, r3]
 8001c62:	2b21      	cmp	r3, #33	; 0x21
 8001c64:	d163      	bne.n	8001d2e <command_parser_fsm+0xe6>
				idx++;
 8001c66:	4b35      	ldr	r3, [pc, #212]	; (8001d3c <command_parser_fsm+0xf4>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	4a33      	ldr	r2, [pc, #204]	; (8001d3c <command_parser_fsm+0xf4>)
 8001c6e:	6013      	str	r3, [r2, #0]
				cmd_flag = READING;
 8001c70:	4b31      	ldr	r3, [pc, #196]	; (8001d38 <command_parser_fsm+0xf0>)
 8001c72:	2201      	movs	r2, #1
 8001c74:	701a      	strb	r2, [r3, #0]
			break;
 8001c76:	e05a      	b.n	8001d2e <command_parser_fsm+0xe6>
			if (buffer[idx] != '!' && buffer[idx] != '#'){
 8001c78:	4b30      	ldr	r3, [pc, #192]	; (8001d3c <command_parser_fsm+0xf4>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a30      	ldr	r2, [pc, #192]	; (8001d40 <command_parser_fsm+0xf8>)
 8001c7e:	5cd3      	ldrb	r3, [r2, r3]
 8001c80:	2b21      	cmp	r3, #33	; 0x21
 8001c82:	d01a      	beq.n	8001cba <command_parser_fsm+0x72>
 8001c84:	4b2d      	ldr	r3, [pc, #180]	; (8001d3c <command_parser_fsm+0xf4>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a2d      	ldr	r2, [pc, #180]	; (8001d40 <command_parser_fsm+0xf8>)
 8001c8a:	5cd3      	ldrb	r3, [r2, r3]
 8001c8c:	2b23      	cmp	r3, #35	; 0x23
 8001c8e:	d014      	beq.n	8001cba <command_parser_fsm+0x72>
				cmd_buffer[cmd_index] = buffer[idx];
 8001c90:	4b2a      	ldr	r3, [pc, #168]	; (8001d3c <command_parser_fsm+0xf4>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a2b      	ldr	r2, [pc, #172]	; (8001d44 <command_parser_fsm+0xfc>)
 8001c96:	7812      	ldrb	r2, [r2, #0]
 8001c98:	4611      	mov	r1, r2
 8001c9a:	4a29      	ldr	r2, [pc, #164]	; (8001d40 <command_parser_fsm+0xf8>)
 8001c9c:	5cd2      	ldrb	r2, [r2, r3]
 8001c9e:	4b2a      	ldr	r3, [pc, #168]	; (8001d48 <command_parser_fsm+0x100>)
 8001ca0:	545a      	strb	r2, [r3, r1]
				cmd_index++;
 8001ca2:	4b28      	ldr	r3, [pc, #160]	; (8001d44 <command_parser_fsm+0xfc>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	b2da      	uxtb	r2, r3
 8001caa:	4b26      	ldr	r3, [pc, #152]	; (8001d44 <command_parser_fsm+0xfc>)
 8001cac:	701a      	strb	r2, [r3, #0]
				idx++;
 8001cae:	4b23      	ldr	r3, [pc, #140]	; (8001d3c <command_parser_fsm+0xf4>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	4a21      	ldr	r2, [pc, #132]	; (8001d3c <command_parser_fsm+0xf4>)
 8001cb6:	6013      	str	r3, [r2, #0]
			break;
 8001cb8:	e03b      	b.n	8001d32 <command_parser_fsm+0xea>
			else if (buffer[idx] == '!'){
 8001cba:	4b20      	ldr	r3, [pc, #128]	; (8001d3c <command_parser_fsm+0xf4>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a20      	ldr	r2, [pc, #128]	; (8001d40 <command_parser_fsm+0xf8>)
 8001cc0:	5cd3      	ldrb	r3, [r2, r3]
 8001cc2:	2b21      	cmp	r3, #33	; 0x21
 8001cc4:	d106      	bne.n	8001cd4 <command_parser_fsm+0x8c>
				cmd_flag = INIT_UART;
 8001cc6:	4b1c      	ldr	r3, [pc, #112]	; (8001d38 <command_parser_fsm+0xf0>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	701a      	strb	r2, [r3, #0]
				idx = 0;
 8001ccc:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <command_parser_fsm+0xf4>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
			break;
 8001cd2:	e02e      	b.n	8001d32 <command_parser_fsm+0xea>
			else if (buffer[idx] == '#'){
 8001cd4:	4b19      	ldr	r3, [pc, #100]	; (8001d3c <command_parser_fsm+0xf4>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a19      	ldr	r2, [pc, #100]	; (8001d40 <command_parser_fsm+0xf8>)
 8001cda:	5cd3      	ldrb	r3, [r2, r3]
 8001cdc:	2b23      	cmp	r3, #35	; 0x23
 8001cde:	d128      	bne.n	8001d32 <command_parser_fsm+0xea>
				cmd_flag = INIT_UART;
 8001ce0:	4b15      	ldr	r3, [pc, #84]	; (8001d38 <command_parser_fsm+0xf0>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	701a      	strb	r2, [r3, #0]
				if (cmd_buffer[0] == 'R') action_flag = SEND;
 8001ce6:	4b18      	ldr	r3, [pc, #96]	; (8001d48 <command_parser_fsm+0x100>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	2b52      	cmp	r3, #82	; 0x52
 8001cec:	d103      	bne.n	8001cf6 <command_parser_fsm+0xae>
 8001cee:	4b17      	ldr	r3, [pc, #92]	; (8001d4c <command_parser_fsm+0x104>)
 8001cf0:	2203      	movs	r2, #3
 8001cf2:	701a      	strb	r2, [r3, #0]
 8001cf4:	e00d      	b.n	8001d12 <command_parser_fsm+0xca>
				else if (cmd_buffer[0] == 'O') action_flag = STOP_SEND;
 8001cf6:	4b14      	ldr	r3, [pc, #80]	; (8001d48 <command_parser_fsm+0x100>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	2b4f      	cmp	r3, #79	; 0x4f
 8001cfc:	d103      	bne.n	8001d06 <command_parser_fsm+0xbe>
 8001cfe:	4b13      	ldr	r3, [pc, #76]	; (8001d4c <command_parser_fsm+0x104>)
 8001d00:	2204      	movs	r2, #4
 8001d02:	701a      	strb	r2, [r3, #0]
 8001d04:	e005      	b.n	8001d12 <command_parser_fsm+0xca>
				else if (cmd_buffer[0] == 'V') sendMCUInfo();
 8001d06:	4b10      	ldr	r3, [pc, #64]	; (8001d48 <command_parser_fsm+0x100>)
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b56      	cmp	r3, #86	; 0x56
 8001d0c:	d101      	bne.n	8001d12 <command_parser_fsm+0xca>
 8001d0e:	f000 f821 	bl	8001d54 <sendMCUInfo>
				index_buffer = 0;
 8001d12:	4b0f      	ldr	r3, [pc, #60]	; (8001d50 <command_parser_fsm+0x108>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	701a      	strb	r2, [r3, #0]
				cmd_index = 0;
 8001d18:	4b0a      	ldr	r3, [pc, #40]	; (8001d44 <command_parser_fsm+0xfc>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	701a      	strb	r2, [r3, #0]
				idx = 0;
 8001d1e:	4b07      	ldr	r3, [pc, #28]	; (8001d3c <command_parser_fsm+0xf4>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
				resetBuf();
 8001d24:	f7ff ff76 	bl	8001c14 <resetBuf>
				resetCmdBuf();
 8001d28:	f7ff ff5a 	bl	8001be0 <resetCmdBuf>
			break;
 8001d2c:	e001      	b.n	8001d32 <command_parser_fsm+0xea>
			break;
 8001d2e:	bf00      	nop
 8001d30:	e000      	b.n	8001d34 <command_parser_fsm+0xec>
			break;
 8001d32:	bf00      	nop
	}
}
 8001d34:	bf00      	nop
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000707 	.word	0x20000707
 8001d3c:	2000070c 	.word	0x2000070c
 8001d40:	20000684 	.word	0x20000684
 8001d44:	20000706 	.word	0x20000706
 8001d48:	200006e8 	.word	0x200006e8
 8001d4c:	2000000c 	.word	0x2000000c
 8001d50:	200006a2 	.word	0x200006a2

08001d54 <sendMCUInfo>:


void sendMCUInfo(){
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
	checksumResult = checksumCalc(&(tempStr[0]), sprintf( &(tempStr[0]), "VER:%s:%s", MCU_VER, FIRMWARE_VER));
 8001d58:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <sendMCUInfo+0x48>)
 8001d5a:	4a11      	ldr	r2, [pc, #68]	; (8001da0 <sendMCUInfo+0x4c>)
 8001d5c:	4911      	ldr	r1, [pc, #68]	; (8001da4 <sendMCUInfo+0x50>)
 8001d5e:	4812      	ldr	r0, [pc, #72]	; (8001da8 <sendMCUInfo+0x54>)
 8001d60:	f004 fe20 	bl	80069a4 <siprintf>
 8001d64:	4603      	mov	r3, r0
 8001d66:	4619      	mov	r1, r3
 8001d68:	480f      	ldr	r0, [pc, #60]	; (8001da8 <sendMCUInfo+0x54>)
 8001d6a:	f7ff ff19 	bl	8001ba0 <checksumCalc>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	4a0e      	ldr	r2, [pc, #56]	; (8001dac <sendMCUInfo+0x58>)
 8001d72:	6013      	str	r3, [r2, #0]
	HAL_UART_Transmit(&huart1, &(str[0]), sprintf( &(str[0]), "!%s:%u#\n", tempStr, checksumResult), 100);
 8001d74:	4b0d      	ldr	r3, [pc, #52]	; (8001dac <sendMCUInfo+0x58>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a0b      	ldr	r2, [pc, #44]	; (8001da8 <sendMCUInfo+0x54>)
 8001d7a:	490d      	ldr	r1, [pc, #52]	; (8001db0 <sendMCUInfo+0x5c>)
 8001d7c:	480d      	ldr	r0, [pc, #52]	; (8001db4 <sendMCUInfo+0x60>)
 8001d7e:	f004 fe11 	bl	80069a4 <siprintf>
 8001d82:	4603      	mov	r3, r0
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	2364      	movs	r3, #100	; 0x64
 8001d88:	490a      	ldr	r1, [pc, #40]	; (8001db4 <sendMCUInfo+0x60>)
 8001d8a:	480b      	ldr	r0, [pc, #44]	; (8001db8 <sendMCUInfo+0x64>)
 8001d8c:	f003 fc8d 	bl	80056aa <HAL_UART_Transmit>
	checksumResult = 0;
 8001d90:	4b06      	ldr	r3, [pc, #24]	; (8001dac <sendMCUInfo+0x58>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	08008eb0 	.word	0x08008eb0
 8001da0:	08008eb8 	.word	0x08008eb8
 8001da4:	08008ec8 	.word	0x08008ec8
 8001da8:	200006c8 	.word	0x200006c8
 8001dac:	20000708 	.word	0x20000708
 8001db0:	08008ed4 	.word	0x08008ed4
 8001db4:	200006a8 	.word	0x200006a8
 8001db8:	20000640 	.word	0x20000640

08001dbc <uart_communiation_fsm>:

void uart_communiation_fsm(){
 8001dbc:	b5b0      	push	{r4, r5, r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af02      	add	r7, sp, #8
	if(action_flag==SEND){
 8001dc2:	4b1d      	ldr	r3, [pc, #116]	; (8001e38 <uart_communiation_fsm+0x7c>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	d131      	bne.n	8001e2e <uart_communiation_fsm+0x72>
		//resetStr();
		checksumResult = checksumCalc(&(tempStr[0]),
									  sprintf( &(tempStr[0]), "OK:%.2f:%.2f", getTemp(), getHumid()));
 8001dca:	f7ff fc17 	bl	80015fc <getTemp>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7fe fb29 	bl	8000428 <__aeabi_f2d>
 8001dd6:	4604      	mov	r4, r0
 8001dd8:	460d      	mov	r5, r1
 8001dda:	f7ff fc19 	bl	8001610 <getHumid>
 8001dde:	4603      	mov	r3, r0
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7fe fb21 	bl	8000428 <__aeabi_f2d>
 8001de6:	4602      	mov	r2, r0
 8001de8:	460b      	mov	r3, r1
 8001dea:	e9cd 2300 	strd	r2, r3, [sp]
 8001dee:	4622      	mov	r2, r4
 8001df0:	462b      	mov	r3, r5
 8001df2:	4912      	ldr	r1, [pc, #72]	; (8001e3c <uart_communiation_fsm+0x80>)
 8001df4:	4812      	ldr	r0, [pc, #72]	; (8001e40 <uart_communiation_fsm+0x84>)
 8001df6:	f004 fdd5 	bl	80069a4 <siprintf>
 8001dfa:	4603      	mov	r3, r0
		checksumResult = checksumCalc(&(tempStr[0]),
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4810      	ldr	r0, [pc, #64]	; (8001e40 <uart_communiation_fsm+0x84>)
 8001e00:	f7ff fece 	bl	8001ba0 <checksumCalc>
 8001e04:	4603      	mov	r3, r0
 8001e06:	4a0f      	ldr	r2, [pc, #60]	; (8001e44 <uart_communiation_fsm+0x88>)
 8001e08:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart1,
						  &(str[0]), sprintf( &(str[0]), "!%s:%u#\n", tempStr, checksumResult), 100);
 8001e0a:	4b0e      	ldr	r3, [pc, #56]	; (8001e44 <uart_communiation_fsm+0x88>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a0c      	ldr	r2, [pc, #48]	; (8001e40 <uart_communiation_fsm+0x84>)
 8001e10:	490d      	ldr	r1, [pc, #52]	; (8001e48 <uart_communiation_fsm+0x8c>)
 8001e12:	480e      	ldr	r0, [pc, #56]	; (8001e4c <uart_communiation_fsm+0x90>)
 8001e14:	f004 fdc6 	bl	80069a4 <siprintf>
 8001e18:	4603      	mov	r3, r0
		HAL_UART_Transmit(&huart1,
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	2364      	movs	r3, #100	; 0x64
 8001e1e:	490b      	ldr	r1, [pc, #44]	; (8001e4c <uart_communiation_fsm+0x90>)
 8001e20:	480b      	ldr	r0, [pc, #44]	; (8001e50 <uart_communiation_fsm+0x94>)
 8001e22:	f003 fc42 	bl	80056aa <HAL_UART_Transmit>
		checksumResult = 0;
 8001e26:	4b07      	ldr	r3, [pc, #28]	; (8001e44 <uart_communiation_fsm+0x88>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	e002      	b.n	8001e34 <uart_communiation_fsm+0x78>
	}
	else if(action_flag==STOP_SEND){
 8001e2e:	4b02      	ldr	r3, [pc, #8]	; (8001e38 <uart_communiation_fsm+0x7c>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	2b04      	cmp	r3, #4
		return;
	}
}
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bdb0      	pop	{r4, r5, r7, pc}
 8001e38:	2000000c 	.word	0x2000000c
 8001e3c:	08008ee0 	.word	0x08008ee0
 8001e40:	200006c8 	.word	0x200006c8
 8001e44:	20000708 	.word	0x20000708
 8001e48:	08008ed4 	.word	0x08008ed4
 8001e4c:	200006a8 	.word	0x200006a8
 8001e50:	20000640 	.word	0x20000640

08001e54 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e54:	480c      	ldr	r0, [pc, #48]	; (8001e88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e56:	490d      	ldr	r1, [pc, #52]	; (8001e8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e58:	4a0d      	ldr	r2, [pc, #52]	; (8001e90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e5c:	e002      	b.n	8001e64 <LoopCopyDataInit>

08001e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e62:	3304      	adds	r3, #4

08001e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e68:	d3f9      	bcc.n	8001e5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e6a:	4a0a      	ldr	r2, [pc, #40]	; (8001e94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e6c:	4c0a      	ldr	r4, [pc, #40]	; (8001e98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e70:	e001      	b.n	8001e76 <LoopFillZerobss>

08001e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e74:	3204      	adds	r2, #4

08001e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e78:	d3fb      	bcc.n	8001e72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e7a:	f7ff fe8b 	bl	8001b94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e7e:	f004 f905 	bl	800608c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e82:	f7ff f82b 	bl	8000edc <main>
  bx lr
 8001e86:	4770      	bx	lr
  ldr r0, =_sdata
 8001e88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e8c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001e90:	080092fc 	.word	0x080092fc
  ldr r2, =_sbss
 8001e94:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001e98:	20000724 	.word	0x20000724

08001e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e9c:	e7fe      	b.n	8001e9c <ADC1_2_IRQHandler>
	...

08001ea0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ea4:	4b08      	ldr	r3, [pc, #32]	; (8001ec8 <HAL_Init+0x28>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a07      	ldr	r2, [pc, #28]	; (8001ec8 <HAL_Init+0x28>)
 8001eaa:	f043 0310 	orr.w	r3, r3, #16
 8001eae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eb0:	2003      	movs	r0, #3
 8001eb2:	f000 fb35 	bl	8002520 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eb6:	200f      	movs	r0, #15
 8001eb8:	f000 f808 	bl	8001ecc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ebc:	f7ff fbfe 	bl	80016bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40022000 	.word	0x40022000

08001ecc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ed4:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <HAL_InitTick+0x54>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	4b12      	ldr	r3, [pc, #72]	; (8001f24 <HAL_InitTick+0x58>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	4619      	mov	r1, r3
 8001ede:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ee2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eea:	4618      	mov	r0, r3
 8001eec:	f000 fb4d 	bl	800258a <HAL_SYSTICK_Config>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e00e      	b.n	8001f18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b0f      	cmp	r3, #15
 8001efe:	d80a      	bhi.n	8001f16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f00:	2200      	movs	r2, #0
 8001f02:	6879      	ldr	r1, [r7, #4]
 8001f04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f08:	f000 fb15 	bl	8002536 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f0c:	4a06      	ldr	r2, [pc, #24]	; (8001f28 <HAL_InitTick+0x5c>)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f12:	2300      	movs	r3, #0
 8001f14:	e000      	b.n	8001f18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20000008 	.word	0x20000008
 8001f24:	20000014 	.word	0x20000014
 8001f28:	20000010 	.word	0x20000010

08001f2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f30:	4b05      	ldr	r3, [pc, #20]	; (8001f48 <HAL_IncTick+0x1c>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	461a      	mov	r2, r3
 8001f36:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <HAL_IncTick+0x20>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	4a03      	ldr	r2, [pc, #12]	; (8001f4c <HAL_IncTick+0x20>)
 8001f3e:	6013      	str	r3, [r2, #0]
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr
 8001f48:	20000014 	.word	0x20000014
 8001f4c:	20000710 	.word	0x20000710

08001f50 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  return uwTick;
 8001f54:	4b02      	ldr	r3, [pc, #8]	; (8001f60 <HAL_GetTick+0x10>)
 8001f56:	681b      	ldr	r3, [r3, #0]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr
 8001f60:	20000710 	.word	0x20000710

08001f64 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001f70:	2300      	movs	r3, #0
 8001f72:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e0be      	b.n	8002104 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d109      	bne.n	8001fa8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f7ff fbac 	bl	8001700 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f000 f9ab 	bl	8002304 <ADC_ConversionStop_Disable>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb6:	f003 0310 	and.w	r3, r3, #16
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f040 8099 	bne.w	80020f2 <HAL_ADC_Init+0x18e>
 8001fc0:	7dfb      	ldrb	r3, [r7, #23]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	f040 8095 	bne.w	80020f2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fcc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fd0:	f023 0302 	bic.w	r3, r3, #2
 8001fd4:	f043 0202 	orr.w	r2, r3, #2
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fe4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	7b1b      	ldrb	r3, [r3, #12]
 8001fea:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fec:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fee:	68ba      	ldr	r2, [r7, #8]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ffc:	d003      	beq.n	8002006 <HAL_ADC_Init+0xa2>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d102      	bne.n	800200c <HAL_ADC_Init+0xa8>
 8002006:	f44f 7380 	mov.w	r3, #256	; 0x100
 800200a:	e000      	b.n	800200e <HAL_ADC_Init+0xaa>
 800200c:	2300      	movs	r3, #0
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	4313      	orrs	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	7d1b      	ldrb	r3, [r3, #20]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d119      	bne.n	8002050 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	7b1b      	ldrb	r3, [r3, #12]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d109      	bne.n	8002038 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	3b01      	subs	r3, #1
 800202a:	035a      	lsls	r2, r3, #13
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	4313      	orrs	r3, r2
 8002030:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002034:	613b      	str	r3, [r7, #16]
 8002036:	e00b      	b.n	8002050 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203c:	f043 0220 	orr.w	r2, r3, #32
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002048:	f043 0201 	orr.w	r2, r3, #1
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	430a      	orrs	r2, r1
 8002062:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	4b28      	ldr	r3, [pc, #160]	; (800210c <HAL_ADC_Init+0x1a8>)
 800206c:	4013      	ands	r3, r2
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6812      	ldr	r2, [r2, #0]
 8002072:	68b9      	ldr	r1, [r7, #8]
 8002074:	430b      	orrs	r3, r1
 8002076:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002080:	d003      	beq.n	800208a <HAL_ADC_Init+0x126>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d104      	bne.n	8002094 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	3b01      	subs	r3, #1
 8002090:	051b      	lsls	r3, r3, #20
 8002092:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	689a      	ldr	r2, [r3, #8]
 80020ae:	4b18      	ldr	r3, [pc, #96]	; (8002110 <HAL_ADC_Init+0x1ac>)
 80020b0:	4013      	ands	r3, r2
 80020b2:	68ba      	ldr	r2, [r7, #8]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d10b      	bne.n	80020d0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c2:	f023 0303 	bic.w	r3, r3, #3
 80020c6:	f043 0201 	orr.w	r2, r3, #1
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020ce:	e018      	b.n	8002102 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d4:	f023 0312 	bic.w	r3, r3, #18
 80020d8:	f043 0210 	orr.w	r2, r3, #16
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e4:	f043 0201 	orr.w	r2, r3, #1
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020f0:	e007      	b.n	8002102 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f6:	f043 0210 	orr.w	r2, r3, #16
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002102:	7dfb      	ldrb	r3, [r7, #23]
}
 8002104:	4618      	mov	r0, r3
 8002106:	3718      	adds	r7, #24
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	ffe1f7fd 	.word	0xffe1f7fd
 8002110:	ff1f0efe 	.word	0xff1f0efe

08002114 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800211e:	2300      	movs	r3, #0
 8002120:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002122:	2300      	movs	r3, #0
 8002124:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800212c:	2b01      	cmp	r3, #1
 800212e:	d101      	bne.n	8002134 <HAL_ADC_ConfigChannel+0x20>
 8002130:	2302      	movs	r3, #2
 8002132:	e0dc      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1da>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	2b06      	cmp	r3, #6
 8002142:	d81c      	bhi.n	800217e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	4613      	mov	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	3b05      	subs	r3, #5
 8002156:	221f      	movs	r2, #31
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	4019      	ands	r1, r3
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	6818      	ldr	r0, [r3, #0]
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685a      	ldr	r2, [r3, #4]
 8002168:	4613      	mov	r3, r2
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	4413      	add	r3, r2
 800216e:	3b05      	subs	r3, #5
 8002170:	fa00 f203 	lsl.w	r2, r0, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	430a      	orrs	r2, r1
 800217a:	635a      	str	r2, [r3, #52]	; 0x34
 800217c:	e03c      	b.n	80021f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	2b0c      	cmp	r3, #12
 8002184:	d81c      	bhi.n	80021c0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	3b23      	subs	r3, #35	; 0x23
 8002198:	221f      	movs	r2, #31
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43db      	mvns	r3, r3
 80021a0:	4019      	ands	r1, r3
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	6818      	ldr	r0, [r3, #0]
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685a      	ldr	r2, [r3, #4]
 80021aa:	4613      	mov	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	3b23      	subs	r3, #35	; 0x23
 80021b2:	fa00 f203 	lsl.w	r2, r0, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	430a      	orrs	r2, r1
 80021bc:	631a      	str	r2, [r3, #48]	; 0x30
 80021be:	e01b      	b.n	80021f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	3b41      	subs	r3, #65	; 0x41
 80021d2:	221f      	movs	r2, #31
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	43db      	mvns	r3, r3
 80021da:	4019      	ands	r1, r3
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	6818      	ldr	r0, [r3, #0]
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	4413      	add	r3, r2
 80021ea:	3b41      	subs	r3, #65	; 0x41
 80021ec:	fa00 f203 	lsl.w	r2, r0, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b09      	cmp	r3, #9
 80021fe:	d91c      	bls.n	800223a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68d9      	ldr	r1, [r3, #12]
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	4613      	mov	r3, r2
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	4413      	add	r3, r2
 8002210:	3b1e      	subs	r3, #30
 8002212:	2207      	movs	r2, #7
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	43db      	mvns	r3, r3
 800221a:	4019      	ands	r1, r3
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	6898      	ldr	r0, [r3, #8]
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	4613      	mov	r3, r2
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	4413      	add	r3, r2
 800222a:	3b1e      	subs	r3, #30
 800222c:	fa00 f203 	lsl.w	r2, r0, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	430a      	orrs	r2, r1
 8002236:	60da      	str	r2, [r3, #12]
 8002238:	e019      	b.n	800226e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6919      	ldr	r1, [r3, #16]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4613      	mov	r3, r2
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	4413      	add	r3, r2
 800224a:	2207      	movs	r2, #7
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	4019      	ands	r1, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	6898      	ldr	r0, [r3, #8]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	4613      	mov	r3, r2
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	4413      	add	r3, r2
 8002262:	fa00 f203 	lsl.w	r2, r0, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	430a      	orrs	r2, r1
 800226c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2b10      	cmp	r3, #16
 8002274:	d003      	beq.n	800227e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800227a:	2b11      	cmp	r3, #17
 800227c:	d132      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a1d      	ldr	r2, [pc, #116]	; (80022f8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d125      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d126      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80022a4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2b10      	cmp	r3, #16
 80022ac:	d11a      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022ae:	4b13      	ldr	r3, [pc, #76]	; (80022fc <HAL_ADC_ConfigChannel+0x1e8>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a13      	ldr	r2, [pc, #76]	; (8002300 <HAL_ADC_ConfigChannel+0x1ec>)
 80022b4:	fba2 2303 	umull	r2, r3, r2, r3
 80022b8:	0c9a      	lsrs	r2, r3, #18
 80022ba:	4613      	mov	r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	4413      	add	r3, r2
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022c4:	e002      	b.n	80022cc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	3b01      	subs	r3, #1
 80022ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1f9      	bne.n	80022c6 <HAL_ADC_ConfigChannel+0x1b2>
 80022d2:	e007      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d8:	f043 0220 	orr.w	r2, r3, #32
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80022ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3714      	adds	r7, #20
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr
 80022f8:	40012400 	.word	0x40012400
 80022fc:	20000008 	.word	0x20000008
 8002300:	431bde83 	.word	0x431bde83

08002304 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b01      	cmp	r3, #1
 800231c:	d12e      	bne.n	800237c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 0201 	bic.w	r2, r2, #1
 800232c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800232e:	f7ff fe0f 	bl	8001f50 <HAL_GetTick>
 8002332:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002334:	e01b      	b.n	800236e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002336:	f7ff fe0b 	bl	8001f50 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d914      	bls.n	800236e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	2b01      	cmp	r3, #1
 8002350:	d10d      	bne.n	800236e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002356:	f043 0210 	orr.w	r2, r3, #16
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002362:	f043 0201 	orr.w	r2, r3, #1
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e007      	b.n	800237e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f003 0301 	and.w	r3, r3, #1
 8002378:	2b01      	cmp	r3, #1
 800237a:	d0dc      	beq.n	8002336 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
	...

08002388 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002398:	4b0c      	ldr	r3, [pc, #48]	; (80023cc <__NVIC_SetPriorityGrouping+0x44>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800239e:	68ba      	ldr	r2, [r7, #8]
 80023a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023a4:	4013      	ands	r3, r2
 80023a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023ba:	4a04      	ldr	r2, [pc, #16]	; (80023cc <__NVIC_SetPriorityGrouping+0x44>)
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	60d3      	str	r3, [r2, #12]
}
 80023c0:	bf00      	nop
 80023c2:	3714      	adds	r7, #20
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bc80      	pop	{r7}
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	e000ed00 	.word	0xe000ed00

080023d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023d4:	4b04      	ldr	r3, [pc, #16]	; (80023e8 <__NVIC_GetPriorityGrouping+0x18>)
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	0a1b      	lsrs	r3, r3, #8
 80023da:	f003 0307 	and.w	r3, r3, #7
}
 80023de:	4618      	mov	r0, r3
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bc80      	pop	{r7}
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	e000ed00 	.word	0xe000ed00

080023ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	db0b      	blt.n	8002416 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	f003 021f 	and.w	r2, r3, #31
 8002404:	4906      	ldr	r1, [pc, #24]	; (8002420 <__NVIC_EnableIRQ+0x34>)
 8002406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240a:	095b      	lsrs	r3, r3, #5
 800240c:	2001      	movs	r0, #1
 800240e:	fa00 f202 	lsl.w	r2, r0, r2
 8002412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002416:	bf00      	nop
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	bc80      	pop	{r7}
 800241e:	4770      	bx	lr
 8002420:	e000e100 	.word	0xe000e100

08002424 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	6039      	str	r1, [r7, #0]
 800242e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002434:	2b00      	cmp	r3, #0
 8002436:	db0a      	blt.n	800244e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	b2da      	uxtb	r2, r3
 800243c:	490c      	ldr	r1, [pc, #48]	; (8002470 <__NVIC_SetPriority+0x4c>)
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	0112      	lsls	r2, r2, #4
 8002444:	b2d2      	uxtb	r2, r2
 8002446:	440b      	add	r3, r1
 8002448:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800244c:	e00a      	b.n	8002464 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	b2da      	uxtb	r2, r3
 8002452:	4908      	ldr	r1, [pc, #32]	; (8002474 <__NVIC_SetPriority+0x50>)
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	f003 030f 	and.w	r3, r3, #15
 800245a:	3b04      	subs	r3, #4
 800245c:	0112      	lsls	r2, r2, #4
 800245e:	b2d2      	uxtb	r2, r2
 8002460:	440b      	add	r3, r1
 8002462:	761a      	strb	r2, [r3, #24]
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000e100 	.word	0xe000e100
 8002474:	e000ed00 	.word	0xe000ed00

08002478 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002478:	b480      	push	{r7}
 800247a:	b089      	sub	sp, #36	; 0x24
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f003 0307 	and.w	r3, r3, #7
 800248a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	f1c3 0307 	rsb	r3, r3, #7
 8002492:	2b04      	cmp	r3, #4
 8002494:	bf28      	it	cs
 8002496:	2304      	movcs	r3, #4
 8002498:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	3304      	adds	r3, #4
 800249e:	2b06      	cmp	r3, #6
 80024a0:	d902      	bls.n	80024a8 <NVIC_EncodePriority+0x30>
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	3b03      	subs	r3, #3
 80024a6:	e000      	b.n	80024aa <NVIC_EncodePriority+0x32>
 80024a8:	2300      	movs	r3, #0
 80024aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	43da      	mvns	r2, r3
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	401a      	ands	r2, r3
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	fa01 f303 	lsl.w	r3, r1, r3
 80024ca:	43d9      	mvns	r1, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024d0:	4313      	orrs	r3, r2
         );
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3724      	adds	r7, #36	; 0x24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr

080024dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	3b01      	subs	r3, #1
 80024e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024ec:	d301      	bcc.n	80024f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024ee:	2301      	movs	r3, #1
 80024f0:	e00f      	b.n	8002512 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024f2:	4a0a      	ldr	r2, [pc, #40]	; (800251c <SysTick_Config+0x40>)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3b01      	subs	r3, #1
 80024f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024fa:	210f      	movs	r1, #15
 80024fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002500:	f7ff ff90 	bl	8002424 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002504:	4b05      	ldr	r3, [pc, #20]	; (800251c <SysTick_Config+0x40>)
 8002506:	2200      	movs	r2, #0
 8002508:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800250a:	4b04      	ldr	r3, [pc, #16]	; (800251c <SysTick_Config+0x40>)
 800250c:	2207      	movs	r2, #7
 800250e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	e000e010 	.word	0xe000e010

08002520 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f7ff ff2d 	bl	8002388 <__NVIC_SetPriorityGrouping>
}
 800252e:	bf00      	nop
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002536:	b580      	push	{r7, lr}
 8002538:	b086      	sub	sp, #24
 800253a:	af00      	add	r7, sp, #0
 800253c:	4603      	mov	r3, r0
 800253e:	60b9      	str	r1, [r7, #8]
 8002540:	607a      	str	r2, [r7, #4]
 8002542:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002544:	2300      	movs	r3, #0
 8002546:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002548:	f7ff ff42 	bl	80023d0 <__NVIC_GetPriorityGrouping>
 800254c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	68b9      	ldr	r1, [r7, #8]
 8002552:	6978      	ldr	r0, [r7, #20]
 8002554:	f7ff ff90 	bl	8002478 <NVIC_EncodePriority>
 8002558:	4602      	mov	r2, r0
 800255a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800255e:	4611      	mov	r1, r2
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff ff5f 	bl	8002424 <__NVIC_SetPriority>
}
 8002566:	bf00      	nop
 8002568:	3718      	adds	r7, #24
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b082      	sub	sp, #8
 8002572:	af00      	add	r7, sp, #0
 8002574:	4603      	mov	r3, r0
 8002576:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff ff35 	bl	80023ec <__NVIC_EnableIRQ>
}
 8002582:	bf00      	nop
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b082      	sub	sp, #8
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f7ff ffa2 	bl	80024dc <SysTick_Config>
 8002598:	4603      	mov	r3, r0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025a2:	b480      	push	{r7}
 80025a4:	b085      	sub	sp, #20
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025aa:	2300      	movs	r3, #0
 80025ac:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d008      	beq.n	80025ca <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2204      	movs	r2, #4
 80025bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e020      	b.n	800260c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f022 020e 	bic.w	r2, r2, #14
 80025d8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 0201 	bic.w	r2, r2, #1
 80025e8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025f2:	2101      	movs	r1, #1
 80025f4:	fa01 f202 	lsl.w	r2, r1, r2
 80025f8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2201      	movs	r2, #1
 80025fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800260a:	7bfb      	ldrb	r3, [r7, #15]
}
 800260c:	4618      	mov	r0, r3
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr
	...

08002618 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002620:	2300      	movs	r3, #0
 8002622:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800262a:	2b02      	cmp	r3, #2
 800262c:	d005      	beq.n	800263a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2204      	movs	r2, #4
 8002632:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	73fb      	strb	r3, [r7, #15]
 8002638:	e051      	b.n	80026de <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 020e 	bic.w	r2, r2, #14
 8002648:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f022 0201 	bic.w	r2, r2, #1
 8002658:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a22      	ldr	r2, [pc, #136]	; (80026e8 <HAL_DMA_Abort_IT+0xd0>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d029      	beq.n	80026b8 <HAL_DMA_Abort_IT+0xa0>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a20      	ldr	r2, [pc, #128]	; (80026ec <HAL_DMA_Abort_IT+0xd4>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d022      	beq.n	80026b4 <HAL_DMA_Abort_IT+0x9c>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a1f      	ldr	r2, [pc, #124]	; (80026f0 <HAL_DMA_Abort_IT+0xd8>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d01a      	beq.n	80026ae <HAL_DMA_Abort_IT+0x96>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a1d      	ldr	r2, [pc, #116]	; (80026f4 <HAL_DMA_Abort_IT+0xdc>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d012      	beq.n	80026a8 <HAL_DMA_Abort_IT+0x90>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a1c      	ldr	r2, [pc, #112]	; (80026f8 <HAL_DMA_Abort_IT+0xe0>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d00a      	beq.n	80026a2 <HAL_DMA_Abort_IT+0x8a>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a1a      	ldr	r2, [pc, #104]	; (80026fc <HAL_DMA_Abort_IT+0xe4>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d102      	bne.n	800269c <HAL_DMA_Abort_IT+0x84>
 8002696:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800269a:	e00e      	b.n	80026ba <HAL_DMA_Abort_IT+0xa2>
 800269c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026a0:	e00b      	b.n	80026ba <HAL_DMA_Abort_IT+0xa2>
 80026a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026a6:	e008      	b.n	80026ba <HAL_DMA_Abort_IT+0xa2>
 80026a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026ac:	e005      	b.n	80026ba <HAL_DMA_Abort_IT+0xa2>
 80026ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026b2:	e002      	b.n	80026ba <HAL_DMA_Abort_IT+0xa2>
 80026b4:	2310      	movs	r3, #16
 80026b6:	e000      	b.n	80026ba <HAL_DMA_Abort_IT+0xa2>
 80026b8:	2301      	movs	r3, #1
 80026ba:	4a11      	ldr	r2, [pc, #68]	; (8002700 <HAL_DMA_Abort_IT+0xe8>)
 80026bc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d003      	beq.n	80026de <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	4798      	blx	r3
    } 
  }
  return status;
 80026de:	7bfb      	ldrb	r3, [r7, #15]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40020008 	.word	0x40020008
 80026ec:	4002001c 	.word	0x4002001c
 80026f0:	40020030 	.word	0x40020030
 80026f4:	40020044 	.word	0x40020044
 80026f8:	40020058 	.word	0x40020058
 80026fc:	4002006c 	.word	0x4002006c
 8002700:	40020000 	.word	0x40020000

08002704 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8002712:	4618      	mov	r0, r3
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr

0800271c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800271c:	b480      	push	{r7}
 800271e:	b08b      	sub	sp, #44	; 0x2c
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002726:	2300      	movs	r3, #0
 8002728:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800272a:	2300      	movs	r3, #0
 800272c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800272e:	e169      	b.n	8002a04 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002730:	2201      	movs	r2, #1
 8002732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	69fa      	ldr	r2, [r7, #28]
 8002740:	4013      	ands	r3, r2
 8002742:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	429a      	cmp	r2, r3
 800274a:	f040 8158 	bne.w	80029fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	4a9a      	ldr	r2, [pc, #616]	; (80029bc <HAL_GPIO_Init+0x2a0>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d05e      	beq.n	8002816 <HAL_GPIO_Init+0xfa>
 8002758:	4a98      	ldr	r2, [pc, #608]	; (80029bc <HAL_GPIO_Init+0x2a0>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d875      	bhi.n	800284a <HAL_GPIO_Init+0x12e>
 800275e:	4a98      	ldr	r2, [pc, #608]	; (80029c0 <HAL_GPIO_Init+0x2a4>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d058      	beq.n	8002816 <HAL_GPIO_Init+0xfa>
 8002764:	4a96      	ldr	r2, [pc, #600]	; (80029c0 <HAL_GPIO_Init+0x2a4>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d86f      	bhi.n	800284a <HAL_GPIO_Init+0x12e>
 800276a:	4a96      	ldr	r2, [pc, #600]	; (80029c4 <HAL_GPIO_Init+0x2a8>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d052      	beq.n	8002816 <HAL_GPIO_Init+0xfa>
 8002770:	4a94      	ldr	r2, [pc, #592]	; (80029c4 <HAL_GPIO_Init+0x2a8>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d869      	bhi.n	800284a <HAL_GPIO_Init+0x12e>
 8002776:	4a94      	ldr	r2, [pc, #592]	; (80029c8 <HAL_GPIO_Init+0x2ac>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d04c      	beq.n	8002816 <HAL_GPIO_Init+0xfa>
 800277c:	4a92      	ldr	r2, [pc, #584]	; (80029c8 <HAL_GPIO_Init+0x2ac>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d863      	bhi.n	800284a <HAL_GPIO_Init+0x12e>
 8002782:	4a92      	ldr	r2, [pc, #584]	; (80029cc <HAL_GPIO_Init+0x2b0>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d046      	beq.n	8002816 <HAL_GPIO_Init+0xfa>
 8002788:	4a90      	ldr	r2, [pc, #576]	; (80029cc <HAL_GPIO_Init+0x2b0>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d85d      	bhi.n	800284a <HAL_GPIO_Init+0x12e>
 800278e:	2b12      	cmp	r3, #18
 8002790:	d82a      	bhi.n	80027e8 <HAL_GPIO_Init+0xcc>
 8002792:	2b12      	cmp	r3, #18
 8002794:	d859      	bhi.n	800284a <HAL_GPIO_Init+0x12e>
 8002796:	a201      	add	r2, pc, #4	; (adr r2, 800279c <HAL_GPIO_Init+0x80>)
 8002798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800279c:	08002817 	.word	0x08002817
 80027a0:	080027f1 	.word	0x080027f1
 80027a4:	08002803 	.word	0x08002803
 80027a8:	08002845 	.word	0x08002845
 80027ac:	0800284b 	.word	0x0800284b
 80027b0:	0800284b 	.word	0x0800284b
 80027b4:	0800284b 	.word	0x0800284b
 80027b8:	0800284b 	.word	0x0800284b
 80027bc:	0800284b 	.word	0x0800284b
 80027c0:	0800284b 	.word	0x0800284b
 80027c4:	0800284b 	.word	0x0800284b
 80027c8:	0800284b 	.word	0x0800284b
 80027cc:	0800284b 	.word	0x0800284b
 80027d0:	0800284b 	.word	0x0800284b
 80027d4:	0800284b 	.word	0x0800284b
 80027d8:	0800284b 	.word	0x0800284b
 80027dc:	0800284b 	.word	0x0800284b
 80027e0:	080027f9 	.word	0x080027f9
 80027e4:	0800280d 	.word	0x0800280d
 80027e8:	4a79      	ldr	r2, [pc, #484]	; (80029d0 <HAL_GPIO_Init+0x2b4>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d013      	beq.n	8002816 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027ee:	e02c      	b.n	800284a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	623b      	str	r3, [r7, #32]
          break;
 80027f6:	e029      	b.n	800284c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	3304      	adds	r3, #4
 80027fe:	623b      	str	r3, [r7, #32]
          break;
 8002800:	e024      	b.n	800284c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	3308      	adds	r3, #8
 8002808:	623b      	str	r3, [r7, #32]
          break;
 800280a:	e01f      	b.n	800284c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	330c      	adds	r3, #12
 8002812:	623b      	str	r3, [r7, #32]
          break;
 8002814:	e01a      	b.n	800284c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d102      	bne.n	8002824 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800281e:	2304      	movs	r3, #4
 8002820:	623b      	str	r3, [r7, #32]
          break;
 8002822:	e013      	b.n	800284c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d105      	bne.n	8002838 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800282c:	2308      	movs	r3, #8
 800282e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	69fa      	ldr	r2, [r7, #28]
 8002834:	611a      	str	r2, [r3, #16]
          break;
 8002836:	e009      	b.n	800284c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002838:	2308      	movs	r3, #8
 800283a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	69fa      	ldr	r2, [r7, #28]
 8002840:	615a      	str	r2, [r3, #20]
          break;
 8002842:	e003      	b.n	800284c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002844:	2300      	movs	r3, #0
 8002846:	623b      	str	r3, [r7, #32]
          break;
 8002848:	e000      	b.n	800284c <HAL_GPIO_Init+0x130>
          break;
 800284a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	2bff      	cmp	r3, #255	; 0xff
 8002850:	d801      	bhi.n	8002856 <HAL_GPIO_Init+0x13a>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	e001      	b.n	800285a <HAL_GPIO_Init+0x13e>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	3304      	adds	r3, #4
 800285a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	2bff      	cmp	r3, #255	; 0xff
 8002860:	d802      	bhi.n	8002868 <HAL_GPIO_Init+0x14c>
 8002862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	e002      	b.n	800286e <HAL_GPIO_Init+0x152>
 8002868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286a:	3b08      	subs	r3, #8
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	210f      	movs	r1, #15
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	fa01 f303 	lsl.w	r3, r1, r3
 800287c:	43db      	mvns	r3, r3
 800287e:	401a      	ands	r2, r3
 8002880:	6a39      	ldr	r1, [r7, #32]
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	fa01 f303 	lsl.w	r3, r1, r3
 8002888:	431a      	orrs	r2, r3
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002896:	2b00      	cmp	r3, #0
 8002898:	f000 80b1 	beq.w	80029fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800289c:	4b4d      	ldr	r3, [pc, #308]	; (80029d4 <HAL_GPIO_Init+0x2b8>)
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	4a4c      	ldr	r2, [pc, #304]	; (80029d4 <HAL_GPIO_Init+0x2b8>)
 80028a2:	f043 0301 	orr.w	r3, r3, #1
 80028a6:	6193      	str	r3, [r2, #24]
 80028a8:	4b4a      	ldr	r3, [pc, #296]	; (80029d4 <HAL_GPIO_Init+0x2b8>)
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	60bb      	str	r3, [r7, #8]
 80028b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028b4:	4a48      	ldr	r2, [pc, #288]	; (80029d8 <HAL_GPIO_Init+0x2bc>)
 80028b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b8:	089b      	lsrs	r3, r3, #2
 80028ba:	3302      	adds	r3, #2
 80028bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c4:	f003 0303 	and.w	r3, r3, #3
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	220f      	movs	r2, #15
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	43db      	mvns	r3, r3
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	4013      	ands	r3, r2
 80028d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a40      	ldr	r2, [pc, #256]	; (80029dc <HAL_GPIO_Init+0x2c0>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d013      	beq.n	8002908 <HAL_GPIO_Init+0x1ec>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	4a3f      	ldr	r2, [pc, #252]	; (80029e0 <HAL_GPIO_Init+0x2c4>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d00d      	beq.n	8002904 <HAL_GPIO_Init+0x1e8>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4a3e      	ldr	r2, [pc, #248]	; (80029e4 <HAL_GPIO_Init+0x2c8>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d007      	beq.n	8002900 <HAL_GPIO_Init+0x1e4>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a3d      	ldr	r2, [pc, #244]	; (80029e8 <HAL_GPIO_Init+0x2cc>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d101      	bne.n	80028fc <HAL_GPIO_Init+0x1e0>
 80028f8:	2303      	movs	r3, #3
 80028fa:	e006      	b.n	800290a <HAL_GPIO_Init+0x1ee>
 80028fc:	2304      	movs	r3, #4
 80028fe:	e004      	b.n	800290a <HAL_GPIO_Init+0x1ee>
 8002900:	2302      	movs	r3, #2
 8002902:	e002      	b.n	800290a <HAL_GPIO_Init+0x1ee>
 8002904:	2301      	movs	r3, #1
 8002906:	e000      	b.n	800290a <HAL_GPIO_Init+0x1ee>
 8002908:	2300      	movs	r3, #0
 800290a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800290c:	f002 0203 	and.w	r2, r2, #3
 8002910:	0092      	lsls	r2, r2, #2
 8002912:	4093      	lsls	r3, r2
 8002914:	68fa      	ldr	r2, [r7, #12]
 8002916:	4313      	orrs	r3, r2
 8002918:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800291a:	492f      	ldr	r1, [pc, #188]	; (80029d8 <HAL_GPIO_Init+0x2bc>)
 800291c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291e:	089b      	lsrs	r3, r3, #2
 8002920:	3302      	adds	r3, #2
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d006      	beq.n	8002942 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002934:	4b2d      	ldr	r3, [pc, #180]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	492c      	ldr	r1, [pc, #176]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	4313      	orrs	r3, r2
 800293e:	600b      	str	r3, [r1, #0]
 8002940:	e006      	b.n	8002950 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002942:	4b2a      	ldr	r3, [pc, #168]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	43db      	mvns	r3, r3
 800294a:	4928      	ldr	r1, [pc, #160]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 800294c:	4013      	ands	r3, r2
 800294e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d006      	beq.n	800296a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800295c:	4b23      	ldr	r3, [pc, #140]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	4922      	ldr	r1, [pc, #136]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	4313      	orrs	r3, r2
 8002966:	604b      	str	r3, [r1, #4]
 8002968:	e006      	b.n	8002978 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800296a:	4b20      	ldr	r3, [pc, #128]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 800296c:	685a      	ldr	r2, [r3, #4]
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	43db      	mvns	r3, r3
 8002972:	491e      	ldr	r1, [pc, #120]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 8002974:	4013      	ands	r3, r2
 8002976:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d006      	beq.n	8002992 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002984:	4b19      	ldr	r3, [pc, #100]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	4918      	ldr	r1, [pc, #96]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	4313      	orrs	r3, r2
 800298e:	608b      	str	r3, [r1, #8]
 8002990:	e006      	b.n	80029a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002992:	4b16      	ldr	r3, [pc, #88]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 8002994:	689a      	ldr	r2, [r3, #8]
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	43db      	mvns	r3, r3
 800299a:	4914      	ldr	r1, [pc, #80]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 800299c:	4013      	ands	r3, r2
 800299e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d021      	beq.n	80029f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029ac:	4b0f      	ldr	r3, [pc, #60]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 80029ae:	68da      	ldr	r2, [r3, #12]
 80029b0:	490e      	ldr	r1, [pc, #56]	; (80029ec <HAL_GPIO_Init+0x2d0>)
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	60cb      	str	r3, [r1, #12]
 80029b8:	e021      	b.n	80029fe <HAL_GPIO_Init+0x2e2>
 80029ba:	bf00      	nop
 80029bc:	10320000 	.word	0x10320000
 80029c0:	10310000 	.word	0x10310000
 80029c4:	10220000 	.word	0x10220000
 80029c8:	10210000 	.word	0x10210000
 80029cc:	10120000 	.word	0x10120000
 80029d0:	10110000 	.word	0x10110000
 80029d4:	40021000 	.word	0x40021000
 80029d8:	40010000 	.word	0x40010000
 80029dc:	40010800 	.word	0x40010800
 80029e0:	40010c00 	.word	0x40010c00
 80029e4:	40011000 	.word	0x40011000
 80029e8:	40011400 	.word	0x40011400
 80029ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029f0:	4b0b      	ldr	r3, [pc, #44]	; (8002a20 <HAL_GPIO_Init+0x304>)
 80029f2:	68da      	ldr	r2, [r3, #12]
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	43db      	mvns	r3, r3
 80029f8:	4909      	ldr	r1, [pc, #36]	; (8002a20 <HAL_GPIO_Init+0x304>)
 80029fa:	4013      	ands	r3, r2
 80029fc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80029fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a00:	3301      	adds	r3, #1
 8002a02:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f47f ae8e 	bne.w	8002730 <HAL_GPIO_Init+0x14>
  }
}
 8002a14:	bf00      	nop
 8002a16:	bf00      	nop
 8002a18:	372c      	adds	r7, #44	; 0x2c
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bc80      	pop	{r7}
 8002a1e:	4770      	bx	lr
 8002a20:	40010400 	.word	0x40010400

08002a24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	807b      	strh	r3, [r7, #2]
 8002a30:	4613      	mov	r3, r2
 8002a32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a34:	787b      	ldrb	r3, [r7, #1]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a3a:	887a      	ldrh	r2, [r7, #2]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a40:	e003      	b.n	8002a4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a42:	887b      	ldrh	r3, [r7, #2]
 8002a44:	041a      	lsls	r2, r3, #16
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	611a      	str	r2, [r3, #16]
}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr

08002a54 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a66:	887a      	ldrh	r2, [r7, #2]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	041a      	lsls	r2, r3, #16
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	43d9      	mvns	r1, r3
 8002a72:	887b      	ldrh	r3, [r7, #2]
 8002a74:	400b      	ands	r3, r1
 8002a76:	431a      	orrs	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	611a      	str	r2, [r3, #16]
}
 8002a7c:	bf00      	nop
 8002a7e:	3714      	adds	r7, #20
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr
	...

08002a88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e12b      	b.n	8002cf2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d106      	bne.n	8002ab4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7fe fe62 	bl	8001778 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2224      	movs	r2, #36	; 0x24
 8002ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f022 0201 	bic.w	r2, r2, #1
 8002aca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ada:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002aea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002aec:	f002 f89a 	bl	8004c24 <HAL_RCC_GetPCLK1Freq>
 8002af0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	4a81      	ldr	r2, [pc, #516]	; (8002cfc <HAL_I2C_Init+0x274>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d807      	bhi.n	8002b0c <HAL_I2C_Init+0x84>
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	4a80      	ldr	r2, [pc, #512]	; (8002d00 <HAL_I2C_Init+0x278>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	bf94      	ite	ls
 8002b04:	2301      	movls	r3, #1
 8002b06:	2300      	movhi	r3, #0
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	e006      	b.n	8002b1a <HAL_I2C_Init+0x92>
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	4a7d      	ldr	r2, [pc, #500]	; (8002d04 <HAL_I2C_Init+0x27c>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	bf94      	ite	ls
 8002b14:	2301      	movls	r3, #1
 8002b16:	2300      	movhi	r3, #0
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e0e7      	b.n	8002cf2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	4a78      	ldr	r2, [pc, #480]	; (8002d08 <HAL_I2C_Init+0x280>)
 8002b26:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2a:	0c9b      	lsrs	r3, r3, #18
 8002b2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68ba      	ldr	r2, [r7, #8]
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	4a6a      	ldr	r2, [pc, #424]	; (8002cfc <HAL_I2C_Init+0x274>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d802      	bhi.n	8002b5c <HAL_I2C_Init+0xd4>
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	e009      	b.n	8002b70 <HAL_I2C_Init+0xe8>
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b62:	fb02 f303 	mul.w	r3, r2, r3
 8002b66:	4a69      	ldr	r2, [pc, #420]	; (8002d0c <HAL_I2C_Init+0x284>)
 8002b68:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6c:	099b      	lsrs	r3, r3, #6
 8002b6e:	3301      	adds	r3, #1
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	6812      	ldr	r2, [r2, #0]
 8002b74:	430b      	orrs	r3, r1
 8002b76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	69db      	ldr	r3, [r3, #28]
 8002b7e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b82:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	495c      	ldr	r1, [pc, #368]	; (8002cfc <HAL_I2C_Init+0x274>)
 8002b8c:	428b      	cmp	r3, r1
 8002b8e:	d819      	bhi.n	8002bc4 <HAL_I2C_Init+0x13c>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	1e59      	subs	r1, r3, #1
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b9e:	1c59      	adds	r1, r3, #1
 8002ba0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002ba4:	400b      	ands	r3, r1
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00a      	beq.n	8002bc0 <HAL_I2C_Init+0x138>
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	1e59      	subs	r1, r3, #1
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bb8:	3301      	adds	r3, #1
 8002bba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bbe:	e051      	b.n	8002c64 <HAL_I2C_Init+0x1dc>
 8002bc0:	2304      	movs	r3, #4
 8002bc2:	e04f      	b.n	8002c64 <HAL_I2C_Init+0x1dc>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d111      	bne.n	8002bf0 <HAL_I2C_Init+0x168>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	1e58      	subs	r0, r3, #1
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6859      	ldr	r1, [r3, #4]
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	440b      	add	r3, r1
 8002bda:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bde:	3301      	adds	r3, #1
 8002be0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	bf0c      	ite	eq
 8002be8:	2301      	moveq	r3, #1
 8002bea:	2300      	movne	r3, #0
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	e012      	b.n	8002c16 <HAL_I2C_Init+0x18e>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	1e58      	subs	r0, r3, #1
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6859      	ldr	r1, [r3, #4]
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	0099      	lsls	r1, r3, #2
 8002c00:	440b      	add	r3, r1
 8002c02:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c06:	3301      	adds	r3, #1
 8002c08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	bf0c      	ite	eq
 8002c10:	2301      	moveq	r3, #1
 8002c12:	2300      	movne	r3, #0
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <HAL_I2C_Init+0x196>
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e022      	b.n	8002c64 <HAL_I2C_Init+0x1dc>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d10e      	bne.n	8002c44 <HAL_I2C_Init+0x1bc>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	1e58      	subs	r0, r3, #1
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6859      	ldr	r1, [r3, #4]
 8002c2e:	460b      	mov	r3, r1
 8002c30:	005b      	lsls	r3, r3, #1
 8002c32:	440b      	add	r3, r1
 8002c34:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c38:	3301      	adds	r3, #1
 8002c3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c42:	e00f      	b.n	8002c64 <HAL_I2C_Init+0x1dc>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	1e58      	subs	r0, r3, #1
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6859      	ldr	r1, [r3, #4]
 8002c4c:	460b      	mov	r3, r1
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	440b      	add	r3, r1
 8002c52:	0099      	lsls	r1, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c64:	6879      	ldr	r1, [r7, #4]
 8002c66:	6809      	ldr	r1, [r1, #0]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	69da      	ldr	r2, [r3, #28]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	430a      	orrs	r2, r1
 8002c86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c92:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	6911      	ldr	r1, [r2, #16]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	68d2      	ldr	r2, [r2, #12]
 8002c9e:	4311      	orrs	r1, r2
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	6812      	ldr	r2, [r2, #0]
 8002ca4:	430b      	orrs	r3, r1
 8002ca6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	695a      	ldr	r2, [r3, #20]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	699b      	ldr	r3, [r3, #24]
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f042 0201 	orr.w	r2, r2, #1
 8002cd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2220      	movs	r2, #32
 8002cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	000186a0 	.word	0x000186a0
 8002d00:	001e847f 	.word	0x001e847f
 8002d04:	003d08ff 	.word	0x003d08ff
 8002d08:	431bde83 	.word	0x431bde83
 8002d0c:	10624dd3 	.word	0x10624dd3

08002d10 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b088      	sub	sp, #32
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d28:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d30:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d38:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002d3a:	7bfb      	ldrb	r3, [r7, #15]
 8002d3c:	2b10      	cmp	r3, #16
 8002d3e:	d003      	beq.n	8002d48 <HAL_I2C_EV_IRQHandler+0x38>
 8002d40:	7bfb      	ldrb	r3, [r7, #15]
 8002d42:	2b40      	cmp	r3, #64	; 0x40
 8002d44:	f040 80c1 	bne.w	8002eca <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10d      	bne.n	8002d7e <HAL_I2C_EV_IRQHandler+0x6e>
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002d68:	d003      	beq.n	8002d72 <HAL_I2C_EV_IRQHandler+0x62>
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002d70:	d101      	bne.n	8002d76 <HAL_I2C_EV_IRQHandler+0x66>
 8002d72:	2301      	movs	r3, #1
 8002d74:	e000      	b.n	8002d78 <HAL_I2C_EV_IRQHandler+0x68>
 8002d76:	2300      	movs	r3, #0
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	f000 8132 	beq.w	8002fe2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	f003 0301 	and.w	r3, r3, #1
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00c      	beq.n	8002da2 <HAL_I2C_EV_IRQHandler+0x92>
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	0a5b      	lsrs	r3, r3, #9
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d006      	beq.n	8002da2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f001 fb57 	bl	8004448 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 fcc8 	bl	8003730 <I2C_Master_SB>
 8002da0:	e092      	b.n	8002ec8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	08db      	lsrs	r3, r3, #3
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d009      	beq.n	8002dc2 <HAL_I2C_EV_IRQHandler+0xb2>
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	0a5b      	lsrs	r3, r3, #9
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d003      	beq.n	8002dc2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 fd3d 	bl	800383a <I2C_Master_ADD10>
 8002dc0:	e082      	b.n	8002ec8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	085b      	lsrs	r3, r3, #1
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d009      	beq.n	8002de2 <HAL_I2C_EV_IRQHandler+0xd2>
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	0a5b      	lsrs	r3, r3, #9
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 fd56 	bl	800388c <I2C_Master_ADDR>
 8002de0:	e072      	b.n	8002ec8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	089b      	lsrs	r3, r3, #2
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d03b      	beq.n	8002e66 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002df8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002dfc:	f000 80f3 	beq.w	8002fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	09db      	lsrs	r3, r3, #7
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00f      	beq.n	8002e2c <HAL_I2C_EV_IRQHandler+0x11c>
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	0a9b      	lsrs	r3, r3, #10
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d009      	beq.n	8002e2c <HAL_I2C_EV_IRQHandler+0x11c>
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	089b      	lsrs	r3, r3, #2
 8002e1c:	f003 0301 	and.w	r3, r3, #1
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d103      	bne.n	8002e2c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 f942 	bl	80030ae <I2C_MasterTransmit_TXE>
 8002e2a:	e04d      	b.n	8002ec8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	089b      	lsrs	r3, r3, #2
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 80d6 	beq.w	8002fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	0a5b      	lsrs	r3, r3, #9
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f000 80cf 	beq.w	8002fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002e48:	7bbb      	ldrb	r3, [r7, #14]
 8002e4a:	2b21      	cmp	r3, #33	; 0x21
 8002e4c:	d103      	bne.n	8002e56 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f000 f9c9 	bl	80031e6 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e54:	e0c7      	b.n	8002fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002e56:	7bfb      	ldrb	r3, [r7, #15]
 8002e58:	2b40      	cmp	r3, #64	; 0x40
 8002e5a:	f040 80c4 	bne.w	8002fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 fa37 	bl	80032d2 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e64:	e0bf      	b.n	8002fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e74:	f000 80b7 	beq.w	8002fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	099b      	lsrs	r3, r3, #6
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00f      	beq.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x194>
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	0a9b      	lsrs	r3, r3, #10
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d009      	beq.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x194>
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	089b      	lsrs	r3, r3, #2
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d103      	bne.n	8002ea4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f000 faac 	bl	80033fa <I2C_MasterReceive_RXNE>
 8002ea2:	e011      	b.n	8002ec8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	089b      	lsrs	r3, r3, #2
 8002ea8:	f003 0301 	and.w	r3, r3, #1
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 809a 	beq.w	8002fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	0a5b      	lsrs	r3, r3, #9
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f000 8093 	beq.w	8002fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	f000 fb4b 	bl	800355c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ec6:	e08e      	b.n	8002fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002ec8:	e08d      	b.n	8002fe6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d004      	beq.n	8002edc <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	695b      	ldr	r3, [r3, #20]
 8002ed8:	61fb      	str	r3, [r7, #28]
 8002eda:	e007      	b.n	8002eec <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	085b      	lsrs	r3, r3, #1
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d012      	beq.n	8002f1e <HAL_I2C_EV_IRQHandler+0x20e>
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	0a5b      	lsrs	r3, r3, #9
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00c      	beq.n	8002f1e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d003      	beq.n	8002f14 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002f14:	69b9      	ldr	r1, [r7, #24]
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f000 ff0f 	bl	8003d3a <I2C_Slave_ADDR>
 8002f1c:	e066      	b.n	8002fec <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	091b      	lsrs	r3, r3, #4
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d009      	beq.n	8002f3e <HAL_I2C_EV_IRQHandler+0x22e>
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	0a5b      	lsrs	r3, r3, #9
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d003      	beq.n	8002f3e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 ff4a 	bl	8003dd0 <I2C_Slave_STOPF>
 8002f3c:	e056      	b.n	8002fec <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002f3e:	7bbb      	ldrb	r3, [r7, #14]
 8002f40:	2b21      	cmp	r3, #33	; 0x21
 8002f42:	d002      	beq.n	8002f4a <HAL_I2C_EV_IRQHandler+0x23a>
 8002f44:	7bbb      	ldrb	r3, [r7, #14]
 8002f46:	2b29      	cmp	r3, #41	; 0x29
 8002f48:	d125      	bne.n	8002f96 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	09db      	lsrs	r3, r3, #7
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00f      	beq.n	8002f76 <HAL_I2C_EV_IRQHandler+0x266>
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	0a9b      	lsrs	r3, r3, #10
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d009      	beq.n	8002f76 <HAL_I2C_EV_IRQHandler+0x266>
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	089b      	lsrs	r3, r3, #2
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d103      	bne.n	8002f76 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 fe27 	bl	8003bc2 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f74:	e039      	b.n	8002fea <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	089b      	lsrs	r3, r3, #2
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d033      	beq.n	8002fea <HAL_I2C_EV_IRQHandler+0x2da>
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	0a5b      	lsrs	r3, r3, #9
 8002f86:	f003 0301 	and.w	r3, r3, #1
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d02d      	beq.n	8002fea <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 fe54 	bl	8003c3c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f94:	e029      	b.n	8002fea <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	099b      	lsrs	r3, r3, #6
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00f      	beq.n	8002fc2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	0a9b      	lsrs	r3, r3, #10
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d009      	beq.n	8002fc2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	089b      	lsrs	r3, r3, #2
 8002fb2:	f003 0301 	and.w	r3, r3, #1
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d103      	bne.n	8002fc2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 fe5e 	bl	8003c7c <I2C_SlaveReceive_RXNE>
 8002fc0:	e014      	b.n	8002fec <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	089b      	lsrs	r3, r3, #2
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00e      	beq.n	8002fec <HAL_I2C_EV_IRQHandler+0x2dc>
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	0a5b      	lsrs	r3, r3, #9
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d008      	beq.n	8002fec <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 fe8c 	bl	8003cf8 <I2C_SlaveReceive_BTF>
 8002fe0:	e004      	b.n	8002fec <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002fe2:	bf00      	nop
 8002fe4:	e002      	b.n	8002fec <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fe6:	bf00      	nop
 8002fe8:	e000      	b.n	8002fec <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002fea:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002fec:	3720      	adds	r7, #32
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002ffa:	bf00      	nop
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bc80      	pop	{r7}
 8003002:	4770      	bx	lr

08003004 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800300c:	bf00      	nop
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	bc80      	pop	{r7}
 8003014:	4770      	bx	lr

08003016 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003016:	b480      	push	{r7}
 8003018:	b083      	sub	sp, #12
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800301e:	bf00      	nop
 8003020:	370c      	adds	r7, #12
 8003022:	46bd      	mov	sp, r7
 8003024:	bc80      	pop	{r7}
 8003026:	4770      	bx	lr

08003028 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr

0800303a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800303a:	b480      	push	{r7}
 800303c:	b083      	sub	sp, #12
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	460b      	mov	r3, r1
 8003044:	70fb      	strb	r3, [r7, #3]
 8003046:	4613      	mov	r3, r2
 8003048:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr

08003054 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	bc80      	pop	{r7}
 8003064:	4770      	bx	lr

08003066 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003066:	b480      	push	{r7}
 8003068:	b083      	sub	sp, #12
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	bc80      	pop	{r7}
 8003076:	4770      	bx	lr

08003078 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	bc80      	pop	{r7}
 8003088:	4770      	bx	lr

0800308a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800308a:	b480      	push	{r7}
 800308c:	b083      	sub	sp, #12
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	bc80      	pop	{r7}
 800309a:	4770      	bx	lr

0800309c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bc80      	pop	{r7}
 80030ac:	4770      	bx	lr

080030ae <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b084      	sub	sp, #16
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030bc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030c4:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ca:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d150      	bne.n	8003176 <I2C_MasterTransmit_TXE+0xc8>
 80030d4:	7bfb      	ldrb	r3, [r7, #15]
 80030d6:	2b21      	cmp	r3, #33	; 0x21
 80030d8:	d14d      	bne.n	8003176 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	2b08      	cmp	r3, #8
 80030de:	d01d      	beq.n	800311c <I2C_MasterTransmit_TXE+0x6e>
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	2b20      	cmp	r3, #32
 80030e4:	d01a      	beq.n	800311c <I2C_MasterTransmit_TXE+0x6e>
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80030ec:	d016      	beq.n	800311c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80030fc:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2211      	movs	r2, #17
 8003102:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2220      	movs	r2, #32
 8003110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f7ff ff6c 	bl	8002ff2 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800311a:	e060      	b.n	80031de <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800312a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800313a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2220      	movs	r2, #32
 8003146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b40      	cmp	r3, #64	; 0x40
 8003154:	d107      	bne.n	8003166 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7ff ff81 	bl	8003066 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003164:	e03b      	b.n	80031de <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7ff ff3f 	bl	8002ff2 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003174:	e033      	b.n	80031de <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003176:	7bfb      	ldrb	r3, [r7, #15]
 8003178:	2b21      	cmp	r3, #33	; 0x21
 800317a:	d005      	beq.n	8003188 <I2C_MasterTransmit_TXE+0xda>
 800317c:	7bbb      	ldrb	r3, [r7, #14]
 800317e:	2b40      	cmp	r3, #64	; 0x40
 8003180:	d12d      	bne.n	80031de <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003182:	7bfb      	ldrb	r3, [r7, #15]
 8003184:	2b22      	cmp	r3, #34	; 0x22
 8003186:	d12a      	bne.n	80031de <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800318c:	b29b      	uxth	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d108      	bne.n	80031a4 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	685a      	ldr	r2, [r3, #4]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031a0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80031a2:	e01c      	b.n	80031de <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	2b40      	cmp	r3, #64	; 0x40
 80031ae:	d103      	bne.n	80031b8 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f000 f88e 	bl	80032d2 <I2C_MemoryTransmit_TXE_BTF>
}
 80031b6:	e012      	b.n	80031de <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	781a      	ldrb	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c8:	1c5a      	adds	r2, r3, #1
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	3b01      	subs	r3, #1
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80031dc:	e7ff      	b.n	80031de <I2C_MasterTransmit_TXE+0x130>
 80031de:	bf00      	nop
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b084      	sub	sp, #16
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f2:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2b21      	cmp	r3, #33	; 0x21
 80031fe:	d164      	bne.n	80032ca <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003204:	b29b      	uxth	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d012      	beq.n	8003230 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320e:	781a      	ldrb	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321a:	1c5a      	adds	r2, r3, #1
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003224:	b29b      	uxth	r3, r3
 8003226:	3b01      	subs	r3, #1
 8003228:	b29a      	uxth	r2, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800322e:	e04c      	b.n	80032ca <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2b08      	cmp	r3, #8
 8003234:	d01d      	beq.n	8003272 <I2C_MasterTransmit_BTF+0x8c>
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2b20      	cmp	r3, #32
 800323a:	d01a      	beq.n	8003272 <I2C_MasterTransmit_BTF+0x8c>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003242:	d016      	beq.n	8003272 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	685a      	ldr	r2, [r3, #4]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003252:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2211      	movs	r2, #17
 8003258:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2220      	movs	r2, #32
 8003266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f7ff fec1 	bl	8002ff2 <HAL_I2C_MasterTxCpltCallback>
}
 8003270:	e02b      	b.n	80032ca <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	685a      	ldr	r2, [r3, #4]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003280:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003290:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2220      	movs	r2, #32
 800329c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b40      	cmp	r3, #64	; 0x40
 80032aa:	d107      	bne.n	80032bc <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7ff fed6 	bl	8003066 <HAL_I2C_MemTxCpltCallback>
}
 80032ba:	e006      	b.n	80032ca <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f7ff fe94 	bl	8002ff2 <HAL_I2C_MasterTxCpltCallback>
}
 80032ca:	bf00      	nop
 80032cc:	3710      	adds	r7, #16
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b084      	sub	sp, #16
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032e0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d11d      	bne.n	8003326 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d10b      	bne.n	800330a <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003302:	1c9a      	adds	r2, r3, #2
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003308:	e073      	b.n	80033f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800330e:	b29b      	uxth	r3, r3
 8003310:	121b      	asrs	r3, r3, #8
 8003312:	b2da      	uxtb	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800331e:	1c5a      	adds	r2, r3, #1
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003324:	e065      	b.n	80033f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800332a:	2b01      	cmp	r3, #1
 800332c:	d10b      	bne.n	8003346 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003332:	b2da      	uxtb	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800333e:	1c5a      	adds	r2, r3, #1
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003344:	e055      	b.n	80033f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800334a:	2b02      	cmp	r3, #2
 800334c:	d151      	bne.n	80033f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800334e:	7bfb      	ldrb	r3, [r7, #15]
 8003350:	2b22      	cmp	r3, #34	; 0x22
 8003352:	d10d      	bne.n	8003370 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003362:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003368:	1c5a      	adds	r2, r3, #1
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800336e:	e040      	b.n	80033f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003374:	b29b      	uxth	r3, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d015      	beq.n	80033a6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800337a:	7bfb      	ldrb	r3, [r7, #15]
 800337c:	2b21      	cmp	r3, #33	; 0x21
 800337e:	d112      	bne.n	80033a6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003384:	781a      	ldrb	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003390:	1c5a      	adds	r2, r3, #1
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800339a:	b29b      	uxth	r3, r3
 800339c:	3b01      	subs	r3, #1
 800339e:	b29a      	uxth	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80033a4:	e025      	b.n	80033f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d120      	bne.n	80033f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
 80033b2:	2b21      	cmp	r3, #33	; 0x21
 80033b4:	d11d      	bne.n	80033f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80033c4:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033d4:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2220      	movs	r2, #32
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f7ff fe3a 	bl	8003066 <HAL_I2C_MemTxCpltCallback>
}
 80033f2:	bf00      	nop
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b084      	sub	sp, #16
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003408:	b2db      	uxtb	r3, r3
 800340a:	2b22      	cmp	r3, #34	; 0x22
 800340c:	f040 80a2 	bne.w	8003554 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003414:	b29b      	uxth	r3, r3
 8003416:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2b03      	cmp	r3, #3
 800341c:	d921      	bls.n	8003462 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	691a      	ldr	r2, [r3, #16]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003428:	b2d2      	uxtb	r2, r2
 800342a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003430:	1c5a      	adds	r2, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800343a:	b29b      	uxth	r3, r3
 800343c:	3b01      	subs	r3, #1
 800343e:	b29a      	uxth	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003448:	b29b      	uxth	r3, r3
 800344a:	2b03      	cmp	r3, #3
 800344c:	f040 8082 	bne.w	8003554 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800345e:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8003460:	e078      	b.n	8003554 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003466:	2b02      	cmp	r3, #2
 8003468:	d074      	beq.n	8003554 <I2C_MasterReceive_RXNE+0x15a>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d002      	beq.n	8003476 <I2C_MasterReceive_RXNE+0x7c>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d16e      	bne.n	8003554 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 ffb4 	bl	80043e4 <I2C_WaitOnSTOPRequestThroughIT>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d142      	bne.n	8003508 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003490:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80034a0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	691a      	ldr	r2, [r3, #16]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ac:	b2d2      	uxtb	r2, r2
 80034ae:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b4:	1c5a      	adds	r2, r3, #1
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034be:	b29b      	uxth	r3, r3
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2b40      	cmp	r3, #64	; 0x40
 80034da:	d10a      	bne.n	80034f2 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7ff fdc4 	bl	8003078 <HAL_I2C_MemRxCpltCallback>
}
 80034f0:	e030      	b.n	8003554 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2212      	movs	r2, #18
 80034fe:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f7ff fd7f 	bl	8003004 <HAL_I2C_MasterRxCpltCallback>
}
 8003506:	e025      	b.n	8003554 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003516:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691a      	ldr	r2, [r3, #16]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003522:	b2d2      	uxtb	r2, r2
 8003524:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352a:	1c5a      	adds	r2, r3, #1
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003534:	b29b      	uxth	r3, r3
 8003536:	3b01      	subs	r3, #1
 8003538:	b29a      	uxth	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2220      	movs	r2, #32
 8003542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f7ff fd9b 	bl	800308a <HAL_I2C_ErrorCallback>
}
 8003554:	bf00      	nop
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003568:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800356e:	b29b      	uxth	r3, r3
 8003570:	2b04      	cmp	r3, #4
 8003572:	d11b      	bne.n	80035ac <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	685a      	ldr	r2, [r3, #4]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003582:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	691a      	ldr	r2, [r3, #16]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358e:	b2d2      	uxtb	r2, r2
 8003590:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003596:	1c5a      	adds	r2, r3, #1
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	3b01      	subs	r3, #1
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80035aa:	e0bd      	b.n	8003728 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	2b03      	cmp	r3, #3
 80035b4:	d129      	bne.n	800360a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035c4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2b04      	cmp	r3, #4
 80035ca:	d00a      	beq.n	80035e2 <I2C_MasterReceive_BTF+0x86>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d007      	beq.n	80035e2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035e0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	691a      	ldr	r2, [r3, #16]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ec:	b2d2      	uxtb	r2, r2
 80035ee:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	1c5a      	adds	r2, r3, #1
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035fe:	b29b      	uxth	r3, r3
 8003600:	3b01      	subs	r3, #1
 8003602:	b29a      	uxth	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003608:	e08e      	b.n	8003728 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360e:	b29b      	uxth	r3, r3
 8003610:	2b02      	cmp	r3, #2
 8003612:	d176      	bne.n	8003702 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2b01      	cmp	r3, #1
 8003618:	d002      	beq.n	8003620 <I2C_MasterReceive_BTF+0xc4>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2b10      	cmp	r3, #16
 800361e:	d108      	bne.n	8003632 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	e019      	b.n	8003666 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2b04      	cmp	r3, #4
 8003636:	d002      	beq.n	800363e <I2C_MasterReceive_BTF+0xe2>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2b02      	cmp	r3, #2
 800363c:	d108      	bne.n	8003650 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800364c:	601a      	str	r2, [r3, #0]
 800364e:	e00a      	b.n	8003666 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2b10      	cmp	r3, #16
 8003654:	d007      	beq.n	8003666 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003664:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	691a      	ldr	r2, [r3, #16]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003678:	1c5a      	adds	r2, r3, #1
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003682:	b29b      	uxth	r3, r3
 8003684:	3b01      	subs	r3, #1
 8003686:	b29a      	uxth	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	691a      	ldr	r2, [r3, #16]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003696:	b2d2      	uxtb	r2, r2
 8003698:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369e:	1c5a      	adds	r2, r3, #1
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	3b01      	subs	r3, #1
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80036c0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2220      	movs	r2, #32
 80036c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b40      	cmp	r3, #64	; 0x40
 80036d4:	d10a      	bne.n	80036ec <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f7ff fcc7 	bl	8003078 <HAL_I2C_MemRxCpltCallback>
}
 80036ea:	e01d      	b.n	8003728 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2212      	movs	r2, #18
 80036f8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7ff fc82 	bl	8003004 <HAL_I2C_MasterRxCpltCallback>
}
 8003700:	e012      	b.n	8003728 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	691a      	ldr	r2, [r3, #16]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003714:	1c5a      	adds	r2, r3, #1
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800371e:	b29b      	uxth	r3, r3
 8003720:	3b01      	subs	r3, #1
 8003722:	b29a      	uxth	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003728:	bf00      	nop
 800372a:	3710      	adds	r7, #16
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800373e:	b2db      	uxtb	r3, r3
 8003740:	2b40      	cmp	r3, #64	; 0x40
 8003742:	d117      	bne.n	8003774 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003748:	2b00      	cmp	r3, #0
 800374a:	d109      	bne.n	8003760 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003750:	b2db      	uxtb	r3, r3
 8003752:	461a      	mov	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800375c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800375e:	e067      	b.n	8003830 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003764:	b2db      	uxtb	r3, r3
 8003766:	f043 0301 	orr.w	r3, r3, #1
 800376a:	b2da      	uxtb	r2, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	611a      	str	r2, [r3, #16]
}
 8003772:	e05d      	b.n	8003830 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	691b      	ldr	r3, [r3, #16]
 8003778:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800377c:	d133      	bne.n	80037e6 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b21      	cmp	r3, #33	; 0x21
 8003788:	d109      	bne.n	800379e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800378e:	b2db      	uxtb	r3, r3
 8003790:	461a      	mov	r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800379a:	611a      	str	r2, [r3, #16]
 800379c:	e008      	b.n	80037b0 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	f043 0301 	orr.w	r3, r3, #1
 80037a8:	b2da      	uxtb	r2, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d004      	beq.n	80037c2 <I2C_Master_SB+0x92>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d108      	bne.n	80037d4 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d032      	beq.n	8003830 <I2C_Master_SB+0x100>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d02d      	beq.n	8003830 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037e2:	605a      	str	r2, [r3, #4]
}
 80037e4:	e024      	b.n	8003830 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10e      	bne.n	800380c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	11db      	asrs	r3, r3, #7
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	f003 0306 	and.w	r3, r3, #6
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	f063 030f 	orn	r3, r3, #15
 8003802:	b2da      	uxtb	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	611a      	str	r2, [r3, #16]
}
 800380a:	e011      	b.n	8003830 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003810:	2b01      	cmp	r3, #1
 8003812:	d10d      	bne.n	8003830 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003818:	b29b      	uxth	r3, r3
 800381a:	11db      	asrs	r3, r3, #7
 800381c:	b2db      	uxtb	r3, r3
 800381e:	f003 0306 	and.w	r3, r3, #6
 8003822:	b2db      	uxtb	r3, r3
 8003824:	f063 030e 	orn	r3, r3, #14
 8003828:	b2da      	uxtb	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	611a      	str	r2, [r3, #16]
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	bc80      	pop	{r7}
 8003838:	4770      	bx	lr

0800383a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800383a:	b480      	push	{r7}
 800383c:	b083      	sub	sp, #12
 800383e:	af00      	add	r7, sp, #0
 8003840:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003846:	b2da      	uxtb	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003852:	2b00      	cmp	r3, #0
 8003854:	d004      	beq.n	8003860 <I2C_Master_ADD10+0x26>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800385a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385c:	2b00      	cmp	r3, #0
 800385e:	d108      	bne.n	8003872 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00c      	beq.n	8003882 <I2C_Master_ADD10+0x48>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800386c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386e:	2b00      	cmp	r3, #0
 8003870:	d007      	beq.n	8003882 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003880:	605a      	str	r2, [r3, #4]
  }
}
 8003882:	bf00      	nop
 8003884:	370c      	adds	r7, #12
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr

0800388c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800388c:	b480      	push	{r7}
 800388e:	b091      	sub	sp, #68	; 0x44
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800389a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a8:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b22      	cmp	r3, #34	; 0x22
 80038b4:	f040 8174 	bne.w	8003ba0 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10f      	bne.n	80038e0 <I2C_Master_ADDR+0x54>
 80038c0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80038c4:	2b40      	cmp	r3, #64	; 0x40
 80038c6:	d10b      	bne.n	80038e0 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038c8:	2300      	movs	r3, #0
 80038ca:	633b      	str	r3, [r7, #48]	; 0x30
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	633b      	str	r3, [r7, #48]	; 0x30
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	633b      	str	r3, [r7, #48]	; 0x30
 80038dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038de:	e16b      	b.n	8003bb8 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d11d      	bne.n	8003924 <I2C_Master_ADDR+0x98>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80038f0:	d118      	bne.n	8003924 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038f2:	2300      	movs	r3, #0
 80038f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	699b      	ldr	r3, [r3, #24]
 8003904:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003906:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003916:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800391c:	1c5a      	adds	r2, r3, #1
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	651a      	str	r2, [r3, #80]	; 0x50
 8003922:	e149      	b.n	8003bb8 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003928:	b29b      	uxth	r3, r3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d113      	bne.n	8003956 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800392e:	2300      	movs	r3, #0
 8003930:	62bb      	str	r3, [r7, #40]	; 0x28
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	62bb      	str	r3, [r7, #40]	; 0x28
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	699b      	ldr	r3, [r3, #24]
 8003940:	62bb      	str	r3, [r7, #40]	; 0x28
 8003942:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	e120      	b.n	8003b98 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800395a:	b29b      	uxth	r3, r3
 800395c:	2b01      	cmp	r3, #1
 800395e:	f040 808a 	bne.w	8003a76 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003964:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003968:	d137      	bne.n	80039da <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003978:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003984:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003988:	d113      	bne.n	80039b2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003998:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800399a:	2300      	movs	r3, #0
 800399c:	627b      	str	r3, [r7, #36]	; 0x24
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	627b      	str	r3, [r7, #36]	; 0x24
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	627b      	str	r3, [r7, #36]	; 0x24
 80039ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b0:	e0f2      	b.n	8003b98 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039b2:	2300      	movs	r3, #0
 80039b4:	623b      	str	r3, [r7, #32]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	623b      	str	r3, [r7, #32]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	699b      	ldr	r3, [r3, #24]
 80039c4:	623b      	str	r3, [r7, #32]
 80039c6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039d6:	601a      	str	r2, [r3, #0]
 80039d8:	e0de      	b.n	8003b98 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80039da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d02e      	beq.n	8003a3e <I2C_Master_ADDR+0x1b2>
 80039e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039e2:	2b20      	cmp	r3, #32
 80039e4:	d02b      	beq.n	8003a3e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80039e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039e8:	2b12      	cmp	r3, #18
 80039ea:	d102      	bne.n	80039f2 <I2C_Master_ADDR+0x166>
 80039ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d125      	bne.n	8003a3e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80039f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f4:	2b04      	cmp	r3, #4
 80039f6:	d00e      	beq.n	8003a16 <I2C_Master_ADDR+0x18a>
 80039f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d00b      	beq.n	8003a16 <I2C_Master_ADDR+0x18a>
 80039fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a00:	2b10      	cmp	r3, #16
 8003a02:	d008      	beq.n	8003a16 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	e007      	b.n	8003a26 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a24:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a26:	2300      	movs	r3, #0
 8003a28:	61fb      	str	r3, [r7, #28]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	61fb      	str	r3, [r7, #28]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	699b      	ldr	r3, [r3, #24]
 8003a38:	61fb      	str	r3, [r7, #28]
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	e0ac      	b.n	8003b98 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a4c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a4e:	2300      	movs	r3, #0
 8003a50:	61bb      	str	r3, [r7, #24]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	61bb      	str	r3, [r7, #24]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	699b      	ldr	r3, [r3, #24]
 8003a60:	61bb      	str	r3, [r7, #24]
 8003a62:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	e090      	b.n	8003b98 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d158      	bne.n	8003b32 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a82:	2b04      	cmp	r3, #4
 8003a84:	d021      	beq.n	8003aca <I2C_Master_ADDR+0x23e>
 8003a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d01e      	beq.n	8003aca <I2C_Master_ADDR+0x23e>
 8003a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a8e:	2b10      	cmp	r3, #16
 8003a90:	d01b      	beq.n	8003aca <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003aa0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	617b      	str	r3, [r7, #20]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	695b      	ldr	r3, [r3, #20]
 8003aac:	617b      	str	r3, [r7, #20]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	617b      	str	r3, [r7, #20]
 8003ab6:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	e012      	b.n	8003af0 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ad8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ada:	2300      	movs	r3, #0
 8003adc:	613b      	str	r3, [r7, #16]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	613b      	str	r3, [r7, #16]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	613b      	str	r3, [r7, #16]
 8003aee:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003afa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003afe:	d14b      	bne.n	8003b98 <I2C_Master_ADDR+0x30c>
 8003b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b02:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003b06:	d00b      	beq.n	8003b20 <I2C_Master_ADDR+0x294>
 8003b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d008      	beq.n	8003b20 <I2C_Master_ADDR+0x294>
 8003b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b10:	2b08      	cmp	r3, #8
 8003b12:	d005      	beq.n	8003b20 <I2C_Master_ADDR+0x294>
 8003b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b16:	2b10      	cmp	r3, #16
 8003b18:	d002      	beq.n	8003b20 <I2C_Master_ADDR+0x294>
 8003b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b1c:	2b20      	cmp	r3, #32
 8003b1e:	d13b      	bne.n	8003b98 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685a      	ldr	r2, [r3, #4]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b2e:	605a      	str	r2, [r3, #4]
 8003b30:	e032      	b.n	8003b98 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b40:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b50:	d117      	bne.n	8003b82 <I2C_Master_ADDR+0x2f6>
 8003b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b54:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003b58:	d00b      	beq.n	8003b72 <I2C_Master_ADDR+0x2e6>
 8003b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d008      	beq.n	8003b72 <I2C_Master_ADDR+0x2e6>
 8003b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b62:	2b08      	cmp	r3, #8
 8003b64:	d005      	beq.n	8003b72 <I2C_Master_ADDR+0x2e6>
 8003b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b68:	2b10      	cmp	r3, #16
 8003b6a:	d002      	beq.n	8003b72 <I2C_Master_ADDR+0x2e6>
 8003b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b6e:	2b20      	cmp	r3, #32
 8003b70:	d107      	bne.n	8003b82 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b80:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b82:	2300      	movs	r3, #0
 8003b84:	60fb      	str	r3, [r7, #12]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003b9e:	e00b      	b.n	8003bb8 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	60bb      	str	r3, [r7, #8]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	60bb      	str	r3, [r7, #8]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	60bb      	str	r3, [r7, #8]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
}
 8003bb6:	e7ff      	b.n	8003bb8 <I2C_Master_ADDR+0x32c>
 8003bb8:	bf00      	nop
 8003bba:	3744      	adds	r7, #68	; 0x44
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bc80      	pop	{r7}
 8003bc0:	4770      	bx	lr

08003bc2 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b084      	sub	sp, #16
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bd0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d02b      	beq.n	8003c34 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be0:	781a      	ldrb	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	3b01      	subs	r3, #1
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d114      	bne.n	8003c34 <I2C_SlaveTransmit_TXE+0x72>
 8003c0a:	7bfb      	ldrb	r3, [r7, #15]
 8003c0c:	2b29      	cmp	r3, #41	; 0x29
 8003c0e:	d111      	bne.n	8003c34 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c1e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2221      	movs	r2, #33	; 0x21
 8003c24:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2228      	movs	r2, #40	; 0x28
 8003c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f7ff f9f1 	bl	8003016 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003c34:	bf00      	nop
 8003c36:	3710      	adds	r7, #16
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d011      	beq.n	8003c72 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c52:	781a      	ldrb	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5e:	1c5a      	adds	r2, r3, #1
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003c72:	bf00      	nop
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr

08003c7c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c8a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d02c      	beq.n	8003cf0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	691a      	ldr	r2, [r3, #16]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca0:	b2d2      	uxtb	r2, r2
 8003ca2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca8:	1c5a      	adds	r2, r3, #1
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d114      	bne.n	8003cf0 <I2C_SlaveReceive_RXNE+0x74>
 8003cc6:	7bfb      	ldrb	r3, [r7, #15]
 8003cc8:	2b2a      	cmp	r3, #42	; 0x2a
 8003cca:	d111      	bne.n	8003cf0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	685a      	ldr	r2, [r3, #4]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cda:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2222      	movs	r2, #34	; 0x22
 8003ce0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2228      	movs	r2, #40	; 0x28
 8003ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f7ff f99c 	bl	8003028 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003cf0:	bf00      	nop
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d012      	beq.n	8003d30 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	691a      	ldr	r2, [r3, #16]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d14:	b2d2      	uxtb	r2, r2
 8003d16:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1c:	1c5a      	adds	r2, r3, #1
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	b29a      	uxth	r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bc80      	pop	{r7}
 8003d38:	4770      	bx	lr

08003d3a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b084      	sub	sp, #16
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
 8003d42:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003d44:	2300      	movs	r3, #0
 8003d46:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003d54:	2b28      	cmp	r3, #40	; 0x28
 8003d56:	d127      	bne.n	8003da8 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	685a      	ldr	r2, [r3, #4]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d66:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	089b      	lsrs	r3, r3, #2
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d101      	bne.n	8003d78 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003d74:	2301      	movs	r3, #1
 8003d76:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	09db      	lsrs	r3, r3, #7
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d103      	bne.n	8003d8c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	81bb      	strh	r3, [r7, #12]
 8003d8a:	e002      	b.n	8003d92 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003d9a:	89ba      	ldrh	r2, [r7, #12]
 8003d9c:	7bfb      	ldrb	r3, [r7, #15]
 8003d9e:	4619      	mov	r1, r3
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f7ff f94a 	bl	800303a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003da6:	e00e      	b.n	8003dc6 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003da8:	2300      	movs	r3, #0
 8003daa:	60bb      	str	r3, [r7, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	60bb      	str	r3, [r7, #8]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	60bb      	str	r3, [r7, #8]
 8003dbc:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003dc6:	bf00      	nop
 8003dc8:	3710      	adds	r7, #16
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
	...

08003dd0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dde:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003dee:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003df0:	2300      	movs	r3, #0
 8003df2:	60bb      	str	r3, [r7, #8]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	60bb      	str	r3, [r7, #8]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f042 0201 	orr.w	r2, r2, #1
 8003e0a:	601a      	str	r2, [r3, #0]
 8003e0c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e1c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e2c:	d172      	bne.n	8003f14 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e2e:	7bfb      	ldrb	r3, [r7, #15]
 8003e30:	2b22      	cmp	r3, #34	; 0x22
 8003e32:	d002      	beq.n	8003e3a <I2C_Slave_STOPF+0x6a>
 8003e34:	7bfb      	ldrb	r3, [r7, #15]
 8003e36:	2b2a      	cmp	r3, #42	; 0x2a
 8003e38:	d135      	bne.n	8003ea6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d005      	beq.n	8003e5e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e56:	f043 0204 	orr.w	r2, r3, #4
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	685a      	ldr	r2, [r3, #4]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e6c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7fe fc46 	bl	8002704 <HAL_DMA_GetState>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d049      	beq.n	8003f12 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e82:	4a69      	ldr	r2, [pc, #420]	; (8004028 <I2C_Slave_STOPF+0x258>)
 8003e84:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7fe fbc4 	bl	8002618 <HAL_DMA_Abort_IT>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d03d      	beq.n	8003f12 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ea0:	4610      	mov	r0, r2
 8003ea2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ea4:	e035      	b.n	8003f12 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	b29a      	uxth	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d005      	beq.n	8003eca <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec2:	f043 0204 	orr.w	r2, r3, #4
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	685a      	ldr	r2, [r3, #4]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ed8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fe fc10 	bl	8002704 <HAL_DMA_GetState>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d014      	beq.n	8003f14 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eee:	4a4e      	ldr	r2, [pc, #312]	; (8004028 <I2C_Slave_STOPF+0x258>)
 8003ef0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f7fe fb8e 	bl	8002618 <HAL_DMA_Abort_IT>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d008      	beq.n	8003f14 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f0c:	4610      	mov	r0, r2
 8003f0e:	4798      	blx	r3
 8003f10:	e000      	b.n	8003f14 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003f12:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d03e      	beq.n	8003f9c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b04      	cmp	r3, #4
 8003f2a:	d112      	bne.n	8003f52 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	691a      	ldr	r2, [r3, #16]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f36:	b2d2      	uxtb	r2, r2
 8003f38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3e:	1c5a      	adds	r2, r3, #1
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	b29a      	uxth	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f5c:	2b40      	cmp	r3, #64	; 0x40
 8003f5e:	d112      	bne.n	8003f86 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	691a      	ldr	r2, [r3, #16]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	b2d2      	uxtb	r2, r2
 8003f6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f72:	1c5a      	adds	r2, r3, #1
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d005      	beq.n	8003f9c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f94:	f043 0204 	orr.w	r2, r3, #4
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 f843 	bl	8004030 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003faa:	e039      	b.n	8004020 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003fac:	7bfb      	ldrb	r3, [r7, #15]
 8003fae:	2b2a      	cmp	r3, #42	; 0x2a
 8003fb0:	d109      	bne.n	8003fc6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2228      	movs	r2, #40	; 0x28
 8003fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f7ff f831 	bl	8003028 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b28      	cmp	r3, #40	; 0x28
 8003fd0:	d111      	bne.n	8003ff6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a15      	ldr	r2, [pc, #84]	; (800402c <I2C_Slave_STOPF+0x25c>)
 8003fd6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f7ff f830 	bl	8003054 <HAL_I2C_ListenCpltCallback>
}
 8003ff4:	e014      	b.n	8004020 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffa:	2b22      	cmp	r3, #34	; 0x22
 8003ffc:	d002      	beq.n	8004004 <I2C_Slave_STOPF+0x234>
 8003ffe:	7bfb      	ldrb	r3, [r7, #15]
 8004000:	2b22      	cmp	r3, #34	; 0x22
 8004002:	d10d      	bne.n	8004020 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2220      	movs	r2, #32
 800400e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f7ff f804 	bl	8003028 <HAL_I2C_SlaveRxCpltCallback>
}
 8004020:	bf00      	nop
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	08004295 	.word	0x08004295
 800402c:	ffff0000 	.word	0xffff0000

08004030 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800403e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004046:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004048:	7bbb      	ldrb	r3, [r7, #14]
 800404a:	2b10      	cmp	r3, #16
 800404c:	d002      	beq.n	8004054 <I2C_ITError+0x24>
 800404e:	7bbb      	ldrb	r3, [r7, #14]
 8004050:	2b40      	cmp	r3, #64	; 0x40
 8004052:	d10a      	bne.n	800406a <I2C_ITError+0x3a>
 8004054:	7bfb      	ldrb	r3, [r7, #15]
 8004056:	2b22      	cmp	r3, #34	; 0x22
 8004058:	d107      	bne.n	800406a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004068:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800406a:	7bfb      	ldrb	r3, [r7, #15]
 800406c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004070:	2b28      	cmp	r3, #40	; 0x28
 8004072:	d107      	bne.n	8004084 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2228      	movs	r2, #40	; 0x28
 800407e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004082:	e015      	b.n	80040b0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800408e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004092:	d00a      	beq.n	80040aa <I2C_ITError+0x7a>
 8004094:	7bfb      	ldrb	r3, [r7, #15]
 8004096:	2b60      	cmp	r3, #96	; 0x60
 8004098:	d007      	beq.n	80040aa <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2220      	movs	r2, #32
 800409e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040be:	d161      	bne.n	8004184 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040ce:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040d4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d020      	beq.n	800411e <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040e0:	4a6a      	ldr	r2, [pc, #424]	; (800428c <I2C_ITError+0x25c>)
 80040e2:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7fe fa95 	bl	8002618 <HAL_DMA_Abort_IT>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f000 8089 	beq.w	8004208 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f022 0201 	bic.w	r2, r2, #1
 8004104:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2220      	movs	r2, #32
 800410a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004118:	4610      	mov	r0, r2
 800411a:	4798      	blx	r3
 800411c:	e074      	b.n	8004208 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004122:	4a5a      	ldr	r2, [pc, #360]	; (800428c <I2C_ITError+0x25c>)
 8004124:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800412a:	4618      	mov	r0, r3
 800412c:	f7fe fa74 	bl	8002618 <HAL_DMA_Abort_IT>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d068      	beq.n	8004208 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	695b      	ldr	r3, [r3, #20]
 800413c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004140:	2b40      	cmp	r3, #64	; 0x40
 8004142:	d10b      	bne.n	800415c <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	691a      	ldr	r2, [r3, #16]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414e:	b2d2      	uxtb	r2, r2
 8004150:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004156:	1c5a      	adds	r2, r3, #1
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f022 0201 	bic.w	r2, r2, #1
 800416a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2220      	movs	r2, #32
 8004170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800417e:	4610      	mov	r0, r2
 8004180:	4798      	blx	r3
 8004182:	e041      	b.n	8004208 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800418a:	b2db      	uxtb	r3, r3
 800418c:	2b60      	cmp	r3, #96	; 0x60
 800418e:	d125      	bne.n	80041dc <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041a8:	2b40      	cmp	r3, #64	; 0x40
 80041aa:	d10b      	bne.n	80041c4 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	691a      	ldr	r2, [r3, #16]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b6:	b2d2      	uxtb	r2, r2
 80041b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041be:	1c5a      	adds	r2, r3, #1
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 0201 	bic.w	r2, r2, #1
 80041d2:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f7fe ff61 	bl	800309c <HAL_I2C_AbortCpltCallback>
 80041da:	e015      	b.n	8004208 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e6:	2b40      	cmp	r3, #64	; 0x40
 80041e8:	d10b      	bne.n	8004202 <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	691a      	ldr	r2, [r3, #16]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f4:	b2d2      	uxtb	r2, r2
 80041f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fc:	1c5a      	adds	r2, r3, #1
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7fe ff41 	bl	800308a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420c:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b00      	cmp	r3, #0
 8004216:	d10e      	bne.n	8004236 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800421e:	2b00      	cmp	r3, #0
 8004220:	d109      	bne.n	8004236 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004228:	2b00      	cmp	r3, #0
 800422a:	d104      	bne.n	8004236 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004232:	2b00      	cmp	r3, #0
 8004234:	d007      	beq.n	8004246 <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685a      	ldr	r2, [r3, #4]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004244:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800424c:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004252:	f003 0304 	and.w	r3, r3, #4
 8004256:	2b04      	cmp	r3, #4
 8004258:	d113      	bne.n	8004282 <I2C_ITError+0x252>
 800425a:	7bfb      	ldrb	r3, [r7, #15]
 800425c:	2b28      	cmp	r3, #40	; 0x28
 800425e:	d110      	bne.n	8004282 <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a0b      	ldr	r2, [pc, #44]	; (8004290 <I2C_ITError+0x260>)
 8004264:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2220      	movs	r2, #32
 8004270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f7fe fee9 	bl	8003054 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004282:	bf00      	nop
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	08004295 	.word	0x08004295
 8004290:	ffff0000 	.word	0xffff0000

08004294 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042ac:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80042ae:	4b4b      	ldr	r3, [pc, #300]	; (80043dc <I2C_DMAAbort+0x148>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	08db      	lsrs	r3, r3, #3
 80042b4:	4a4a      	ldr	r2, [pc, #296]	; (80043e0 <I2C_DMAAbort+0x14c>)
 80042b6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ba:	0a1a      	lsrs	r2, r3, #8
 80042bc:	4613      	mov	r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	4413      	add	r3, r2
 80042c2:	00da      	lsls	r2, r3, #3
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d106      	bne.n	80042dc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d2:	f043 0220 	orr.w	r2, r3, #32
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80042da:	e00a      	b.n	80042f2 <I2C_DMAAbort+0x5e>
    }
    count--;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	3b01      	subs	r3, #1
 80042e0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042f0:	d0ea      	beq.n	80042c8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d003      	beq.n	8004302 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042fe:	2200      	movs	r2, #0
 8004300:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004306:	2b00      	cmp	r3, #0
 8004308:	d003      	beq.n	8004312 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800430e:	2200      	movs	r2, #0
 8004310:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004320:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	2200      	movs	r2, #0
 8004326:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800432c:	2b00      	cmp	r3, #0
 800432e:	d003      	beq.n	8004338 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004334:	2200      	movs	r2, #0
 8004336:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433c:	2b00      	cmp	r3, #0
 800433e:	d003      	beq.n	8004348 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004344:	2200      	movs	r2, #0
 8004346:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f022 0201 	bic.w	r2, r2, #1
 8004356:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b60      	cmp	r3, #96	; 0x60
 8004362:	d10e      	bne.n	8004382 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	2220      	movs	r2, #32
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	2200      	movs	r2, #0
 8004378:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800437a:	6978      	ldr	r0, [r7, #20]
 800437c:	f7fe fe8e 	bl	800309c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004380:	e027      	b.n	80043d2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004382:	7cfb      	ldrb	r3, [r7, #19]
 8004384:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004388:	2b28      	cmp	r3, #40	; 0x28
 800438a:	d117      	bne.n	80043bc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f042 0201 	orr.w	r2, r2, #1
 800439a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043aa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	2200      	movs	r2, #0
 80043b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	2228      	movs	r2, #40	; 0x28
 80043b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80043ba:	e007      	b.n	80043cc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	2220      	movs	r2, #32
 80043c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80043cc:	6978      	ldr	r0, [r7, #20]
 80043ce:	f7fe fe5c 	bl	800308a <HAL_I2C_ErrorCallback>
}
 80043d2:	bf00      	nop
 80043d4:	3718      	adds	r7, #24
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	20000008 	.word	0x20000008
 80043e0:	14f8b589 	.word	0x14f8b589

080043e4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80043ec:	2300      	movs	r3, #0
 80043ee:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80043f0:	4b13      	ldr	r3, [pc, #76]	; (8004440 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	08db      	lsrs	r3, r3, #3
 80043f6:	4a13      	ldr	r2, [pc, #76]	; (8004444 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80043f8:	fba2 2303 	umull	r2, r3, r2, r3
 80043fc:	0a1a      	lsrs	r2, r3, #8
 80043fe:	4613      	mov	r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	4413      	add	r3, r2
 8004404:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	3b01      	subs	r3, #1
 800440a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d107      	bne.n	8004422 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	f043 0220 	orr.w	r2, r3, #32
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e008      	b.n	8004434 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800442c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004430:	d0e9      	beq.n	8004406 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3714      	adds	r7, #20
 8004438:	46bd      	mov	sp, r7
 800443a:	bc80      	pop	{r7}
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	20000008 	.word	0x20000008
 8004444:	14f8b589 	.word	0x14f8b589

08004448 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004454:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004458:	d103      	bne.n	8004462 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2201      	movs	r2, #1
 800445e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004460:	e007      	b.n	8004472 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004466:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800446a:	d102      	bne.n	8004472 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2208      	movs	r2, #8
 8004470:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004472:	bf00      	nop
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	bc80      	pop	{r7}
 800447a:	4770      	bx	lr

0800447c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b086      	sub	sp, #24
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d101      	bne.n	800448e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e272      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 8087 	beq.w	80045aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800449c:	4b92      	ldr	r3, [pc, #584]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f003 030c 	and.w	r3, r3, #12
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d00c      	beq.n	80044c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80044a8:	4b8f      	ldr	r3, [pc, #572]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f003 030c 	and.w	r3, r3, #12
 80044b0:	2b08      	cmp	r3, #8
 80044b2:	d112      	bne.n	80044da <HAL_RCC_OscConfig+0x5e>
 80044b4:	4b8c      	ldr	r3, [pc, #560]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044c0:	d10b      	bne.n	80044da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044c2:	4b89      	ldr	r3, [pc, #548]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d06c      	beq.n	80045a8 <HAL_RCC_OscConfig+0x12c>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d168      	bne.n	80045a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e24c      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044e2:	d106      	bne.n	80044f2 <HAL_RCC_OscConfig+0x76>
 80044e4:	4b80      	ldr	r3, [pc, #512]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a7f      	ldr	r2, [pc, #508]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80044ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044ee:	6013      	str	r3, [r2, #0]
 80044f0:	e02e      	b.n	8004550 <HAL_RCC_OscConfig+0xd4>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10c      	bne.n	8004514 <HAL_RCC_OscConfig+0x98>
 80044fa:	4b7b      	ldr	r3, [pc, #492]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a7a      	ldr	r2, [pc, #488]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 8004500:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004504:	6013      	str	r3, [r2, #0]
 8004506:	4b78      	ldr	r3, [pc, #480]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a77      	ldr	r2, [pc, #476]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 800450c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004510:	6013      	str	r3, [r2, #0]
 8004512:	e01d      	b.n	8004550 <HAL_RCC_OscConfig+0xd4>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800451c:	d10c      	bne.n	8004538 <HAL_RCC_OscConfig+0xbc>
 800451e:	4b72      	ldr	r3, [pc, #456]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a71      	ldr	r2, [pc, #452]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 8004524:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004528:	6013      	str	r3, [r2, #0]
 800452a:	4b6f      	ldr	r3, [pc, #444]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a6e      	ldr	r2, [pc, #440]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 8004530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004534:	6013      	str	r3, [r2, #0]
 8004536:	e00b      	b.n	8004550 <HAL_RCC_OscConfig+0xd4>
 8004538:	4b6b      	ldr	r3, [pc, #428]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a6a      	ldr	r2, [pc, #424]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 800453e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004542:	6013      	str	r3, [r2, #0]
 8004544:	4b68      	ldr	r3, [pc, #416]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a67      	ldr	r2, [pc, #412]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 800454a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800454e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d013      	beq.n	8004580 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004558:	f7fd fcfa 	bl	8001f50 <HAL_GetTick>
 800455c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004560:	f7fd fcf6 	bl	8001f50 <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b64      	cmp	r3, #100	; 0x64
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e200      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004572:	4b5d      	ldr	r3, [pc, #372]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d0f0      	beq.n	8004560 <HAL_RCC_OscConfig+0xe4>
 800457e:	e014      	b.n	80045aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004580:	f7fd fce6 	bl	8001f50 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004588:	f7fd fce2 	bl	8001f50 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b64      	cmp	r3, #100	; 0x64
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e1ec      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800459a:	4b53      	ldr	r3, [pc, #332]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1f0      	bne.n	8004588 <HAL_RCC_OscConfig+0x10c>
 80045a6:	e000      	b.n	80045aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d063      	beq.n	800467e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045b6:	4b4c      	ldr	r3, [pc, #304]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f003 030c 	and.w	r3, r3, #12
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00b      	beq.n	80045da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80045c2:	4b49      	ldr	r3, [pc, #292]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f003 030c 	and.w	r3, r3, #12
 80045ca:	2b08      	cmp	r3, #8
 80045cc:	d11c      	bne.n	8004608 <HAL_RCC_OscConfig+0x18c>
 80045ce:	4b46      	ldr	r3, [pc, #280]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d116      	bne.n	8004608 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045da:	4b43      	ldr	r3, [pc, #268]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d005      	beq.n	80045f2 <HAL_RCC_OscConfig+0x176>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d001      	beq.n	80045f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e1c0      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045f2:	4b3d      	ldr	r3, [pc, #244]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	00db      	lsls	r3, r3, #3
 8004600:	4939      	ldr	r1, [pc, #228]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 8004602:	4313      	orrs	r3, r2
 8004604:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004606:	e03a      	b.n	800467e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d020      	beq.n	8004652 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004610:	4b36      	ldr	r3, [pc, #216]	; (80046ec <HAL_RCC_OscConfig+0x270>)
 8004612:	2201      	movs	r2, #1
 8004614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004616:	f7fd fc9b 	bl	8001f50 <HAL_GetTick>
 800461a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800461c:	e008      	b.n	8004630 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800461e:	f7fd fc97 	bl	8001f50 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	2b02      	cmp	r3, #2
 800462a:	d901      	bls.n	8004630 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e1a1      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004630:	4b2d      	ldr	r3, [pc, #180]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d0f0      	beq.n	800461e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800463c:	4b2a      	ldr	r3, [pc, #168]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	695b      	ldr	r3, [r3, #20]
 8004648:	00db      	lsls	r3, r3, #3
 800464a:	4927      	ldr	r1, [pc, #156]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 800464c:	4313      	orrs	r3, r2
 800464e:	600b      	str	r3, [r1, #0]
 8004650:	e015      	b.n	800467e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004652:	4b26      	ldr	r3, [pc, #152]	; (80046ec <HAL_RCC_OscConfig+0x270>)
 8004654:	2200      	movs	r2, #0
 8004656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004658:	f7fd fc7a 	bl	8001f50 <HAL_GetTick>
 800465c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800465e:	e008      	b.n	8004672 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004660:	f7fd fc76 	bl	8001f50 <HAL_GetTick>
 8004664:	4602      	mov	r2, r0
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	2b02      	cmp	r3, #2
 800466c:	d901      	bls.n	8004672 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e180      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004672:	4b1d      	ldr	r3, [pc, #116]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0302 	and.w	r3, r3, #2
 800467a:	2b00      	cmp	r3, #0
 800467c:	d1f0      	bne.n	8004660 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0308 	and.w	r3, r3, #8
 8004686:	2b00      	cmp	r3, #0
 8004688:	d03a      	beq.n	8004700 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d019      	beq.n	80046c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004692:	4b17      	ldr	r3, [pc, #92]	; (80046f0 <HAL_RCC_OscConfig+0x274>)
 8004694:	2201      	movs	r2, #1
 8004696:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004698:	f7fd fc5a 	bl	8001f50 <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800469e:	e008      	b.n	80046b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046a0:	f7fd fc56 	bl	8001f50 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e160      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046b2:	4b0d      	ldr	r3, [pc, #52]	; (80046e8 <HAL_RCC_OscConfig+0x26c>)
 80046b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d0f0      	beq.n	80046a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80046be:	2001      	movs	r0, #1
 80046c0:	f000 fad8 	bl	8004c74 <RCC_Delay>
 80046c4:	e01c      	b.n	8004700 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046c6:	4b0a      	ldr	r3, [pc, #40]	; (80046f0 <HAL_RCC_OscConfig+0x274>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046cc:	f7fd fc40 	bl	8001f50 <HAL_GetTick>
 80046d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046d2:	e00f      	b.n	80046f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046d4:	f7fd fc3c 	bl	8001f50 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d908      	bls.n	80046f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e146      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
 80046e6:	bf00      	nop
 80046e8:	40021000 	.word	0x40021000
 80046ec:	42420000 	.word	0x42420000
 80046f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046f4:	4b92      	ldr	r3, [pc, #584]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80046f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1e9      	bne.n	80046d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0304 	and.w	r3, r3, #4
 8004708:	2b00      	cmp	r3, #0
 800470a:	f000 80a6 	beq.w	800485a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800470e:	2300      	movs	r3, #0
 8004710:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004712:	4b8b      	ldr	r3, [pc, #556]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 8004714:	69db      	ldr	r3, [r3, #28]
 8004716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d10d      	bne.n	800473a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800471e:	4b88      	ldr	r3, [pc, #544]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 8004720:	69db      	ldr	r3, [r3, #28]
 8004722:	4a87      	ldr	r2, [pc, #540]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 8004724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004728:	61d3      	str	r3, [r2, #28]
 800472a:	4b85      	ldr	r3, [pc, #532]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 800472c:	69db      	ldr	r3, [r3, #28]
 800472e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004732:	60bb      	str	r3, [r7, #8]
 8004734:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004736:	2301      	movs	r3, #1
 8004738:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800473a:	4b82      	ldr	r3, [pc, #520]	; (8004944 <HAL_RCC_OscConfig+0x4c8>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004742:	2b00      	cmp	r3, #0
 8004744:	d118      	bne.n	8004778 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004746:	4b7f      	ldr	r3, [pc, #508]	; (8004944 <HAL_RCC_OscConfig+0x4c8>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a7e      	ldr	r2, [pc, #504]	; (8004944 <HAL_RCC_OscConfig+0x4c8>)
 800474c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004750:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004752:	f7fd fbfd 	bl	8001f50 <HAL_GetTick>
 8004756:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004758:	e008      	b.n	800476c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800475a:	f7fd fbf9 	bl	8001f50 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	2b64      	cmp	r3, #100	; 0x64
 8004766:	d901      	bls.n	800476c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e103      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800476c:	4b75      	ldr	r3, [pc, #468]	; (8004944 <HAL_RCC_OscConfig+0x4c8>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004774:	2b00      	cmp	r3, #0
 8004776:	d0f0      	beq.n	800475a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d106      	bne.n	800478e <HAL_RCC_OscConfig+0x312>
 8004780:	4b6f      	ldr	r3, [pc, #444]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 8004782:	6a1b      	ldr	r3, [r3, #32]
 8004784:	4a6e      	ldr	r2, [pc, #440]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 8004786:	f043 0301 	orr.w	r3, r3, #1
 800478a:	6213      	str	r3, [r2, #32]
 800478c:	e02d      	b.n	80047ea <HAL_RCC_OscConfig+0x36e>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d10c      	bne.n	80047b0 <HAL_RCC_OscConfig+0x334>
 8004796:	4b6a      	ldr	r3, [pc, #424]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	4a69      	ldr	r2, [pc, #420]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 800479c:	f023 0301 	bic.w	r3, r3, #1
 80047a0:	6213      	str	r3, [r2, #32]
 80047a2:	4b67      	ldr	r3, [pc, #412]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	4a66      	ldr	r2, [pc, #408]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80047a8:	f023 0304 	bic.w	r3, r3, #4
 80047ac:	6213      	str	r3, [r2, #32]
 80047ae:	e01c      	b.n	80047ea <HAL_RCC_OscConfig+0x36e>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	2b05      	cmp	r3, #5
 80047b6:	d10c      	bne.n	80047d2 <HAL_RCC_OscConfig+0x356>
 80047b8:	4b61      	ldr	r3, [pc, #388]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	4a60      	ldr	r2, [pc, #384]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80047be:	f043 0304 	orr.w	r3, r3, #4
 80047c2:	6213      	str	r3, [r2, #32]
 80047c4:	4b5e      	ldr	r3, [pc, #376]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	4a5d      	ldr	r2, [pc, #372]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80047ca:	f043 0301 	orr.w	r3, r3, #1
 80047ce:	6213      	str	r3, [r2, #32]
 80047d0:	e00b      	b.n	80047ea <HAL_RCC_OscConfig+0x36e>
 80047d2:	4b5b      	ldr	r3, [pc, #364]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80047d4:	6a1b      	ldr	r3, [r3, #32]
 80047d6:	4a5a      	ldr	r2, [pc, #360]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80047d8:	f023 0301 	bic.w	r3, r3, #1
 80047dc:	6213      	str	r3, [r2, #32]
 80047de:	4b58      	ldr	r3, [pc, #352]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80047e0:	6a1b      	ldr	r3, [r3, #32]
 80047e2:	4a57      	ldr	r2, [pc, #348]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80047e4:	f023 0304 	bic.w	r3, r3, #4
 80047e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d015      	beq.n	800481e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047f2:	f7fd fbad 	bl	8001f50 <HAL_GetTick>
 80047f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047f8:	e00a      	b.n	8004810 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047fa:	f7fd fba9 	bl	8001f50 <HAL_GetTick>
 80047fe:	4602      	mov	r2, r0
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	f241 3288 	movw	r2, #5000	; 0x1388
 8004808:	4293      	cmp	r3, r2
 800480a:	d901      	bls.n	8004810 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e0b1      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004810:	4b4b      	ldr	r3, [pc, #300]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 8004812:	6a1b      	ldr	r3, [r3, #32]
 8004814:	f003 0302 	and.w	r3, r3, #2
 8004818:	2b00      	cmp	r3, #0
 800481a:	d0ee      	beq.n	80047fa <HAL_RCC_OscConfig+0x37e>
 800481c:	e014      	b.n	8004848 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800481e:	f7fd fb97 	bl	8001f50 <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004824:	e00a      	b.n	800483c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004826:	f7fd fb93 	bl	8001f50 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	f241 3288 	movw	r2, #5000	; 0x1388
 8004834:	4293      	cmp	r3, r2
 8004836:	d901      	bls.n	800483c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e09b      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800483c:	4b40      	ldr	r3, [pc, #256]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 800483e:	6a1b      	ldr	r3, [r3, #32]
 8004840:	f003 0302 	and.w	r3, r3, #2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1ee      	bne.n	8004826 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004848:	7dfb      	ldrb	r3, [r7, #23]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d105      	bne.n	800485a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800484e:	4b3c      	ldr	r3, [pc, #240]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	4a3b      	ldr	r2, [pc, #236]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 8004854:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004858:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	69db      	ldr	r3, [r3, #28]
 800485e:	2b00      	cmp	r3, #0
 8004860:	f000 8087 	beq.w	8004972 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004864:	4b36      	ldr	r3, [pc, #216]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f003 030c 	and.w	r3, r3, #12
 800486c:	2b08      	cmp	r3, #8
 800486e:	d061      	beq.n	8004934 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	69db      	ldr	r3, [r3, #28]
 8004874:	2b02      	cmp	r3, #2
 8004876:	d146      	bne.n	8004906 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004878:	4b33      	ldr	r3, [pc, #204]	; (8004948 <HAL_RCC_OscConfig+0x4cc>)
 800487a:	2200      	movs	r2, #0
 800487c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800487e:	f7fd fb67 	bl	8001f50 <HAL_GetTick>
 8004882:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004884:	e008      	b.n	8004898 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004886:	f7fd fb63 	bl	8001f50 <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	2b02      	cmp	r3, #2
 8004892:	d901      	bls.n	8004898 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e06d      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004898:	4b29      	ldr	r3, [pc, #164]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d1f0      	bne.n	8004886 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a1b      	ldr	r3, [r3, #32]
 80048a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048ac:	d108      	bne.n	80048c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80048ae:	4b24      	ldr	r3, [pc, #144]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	4921      	ldr	r1, [pc, #132]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80048bc:	4313      	orrs	r3, r2
 80048be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048c0:	4b1f      	ldr	r3, [pc, #124]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a19      	ldr	r1, [r3, #32]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d0:	430b      	orrs	r3, r1
 80048d2:	491b      	ldr	r1, [pc, #108]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048d8:	4b1b      	ldr	r3, [pc, #108]	; (8004948 <HAL_RCC_OscConfig+0x4cc>)
 80048da:	2201      	movs	r2, #1
 80048dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048de:	f7fd fb37 	bl	8001f50 <HAL_GetTick>
 80048e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048e4:	e008      	b.n	80048f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048e6:	f7fd fb33 	bl	8001f50 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d901      	bls.n	80048f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e03d      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048f8:	4b11      	ldr	r3, [pc, #68]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d0f0      	beq.n	80048e6 <HAL_RCC_OscConfig+0x46a>
 8004904:	e035      	b.n	8004972 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004906:	4b10      	ldr	r3, [pc, #64]	; (8004948 <HAL_RCC_OscConfig+0x4cc>)
 8004908:	2200      	movs	r2, #0
 800490a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800490c:	f7fd fb20 	bl	8001f50 <HAL_GetTick>
 8004910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004912:	e008      	b.n	8004926 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004914:	f7fd fb1c 	bl	8001f50 <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	2b02      	cmp	r3, #2
 8004920:	d901      	bls.n	8004926 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	e026      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004926:	4b06      	ldr	r3, [pc, #24]	; (8004940 <HAL_RCC_OscConfig+0x4c4>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1f0      	bne.n	8004914 <HAL_RCC_OscConfig+0x498>
 8004932:	e01e      	b.n	8004972 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	69db      	ldr	r3, [r3, #28]
 8004938:	2b01      	cmp	r3, #1
 800493a:	d107      	bne.n	800494c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e019      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
 8004940:	40021000 	.word	0x40021000
 8004944:	40007000 	.word	0x40007000
 8004948:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800494c:	4b0b      	ldr	r3, [pc, #44]	; (800497c <HAL_RCC_OscConfig+0x500>)
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a1b      	ldr	r3, [r3, #32]
 800495c:	429a      	cmp	r2, r3
 800495e:	d106      	bne.n	800496e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800496a:	429a      	cmp	r2, r3
 800496c:	d001      	beq.n	8004972 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e000      	b.n	8004974 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3718      	adds	r7, #24
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	40021000 	.word	0x40021000

08004980 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d101      	bne.n	8004994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e0d0      	b.n	8004b36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004994:	4b6a      	ldr	r3, [pc, #424]	; (8004b40 <HAL_RCC_ClockConfig+0x1c0>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0307 	and.w	r3, r3, #7
 800499c:	683a      	ldr	r2, [r7, #0]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d910      	bls.n	80049c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049a2:	4b67      	ldr	r3, [pc, #412]	; (8004b40 <HAL_RCC_ClockConfig+0x1c0>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f023 0207 	bic.w	r2, r3, #7
 80049aa:	4965      	ldr	r1, [pc, #404]	; (8004b40 <HAL_RCC_ClockConfig+0x1c0>)
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049b2:	4b63      	ldr	r3, [pc, #396]	; (8004b40 <HAL_RCC_ClockConfig+0x1c0>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0307 	and.w	r3, r3, #7
 80049ba:	683a      	ldr	r2, [r7, #0]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d001      	beq.n	80049c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e0b8      	b.n	8004b36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0302 	and.w	r3, r3, #2
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d020      	beq.n	8004a12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0304 	and.w	r3, r3, #4
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d005      	beq.n	80049e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049dc:	4b59      	ldr	r3, [pc, #356]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	4a58      	ldr	r2, [pc, #352]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 80049e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80049e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0308 	and.w	r3, r3, #8
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d005      	beq.n	8004a00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049f4:	4b53      	ldr	r3, [pc, #332]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	4a52      	ldr	r2, [pc, #328]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 80049fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80049fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a00:	4b50      	ldr	r3, [pc, #320]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	494d      	ldr	r1, [pc, #308]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d040      	beq.n	8004aa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d107      	bne.n	8004a36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a26:	4b47      	ldr	r3, [pc, #284]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d115      	bne.n	8004a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e07f      	b.n	8004b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d107      	bne.n	8004a4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a3e:	4b41      	ldr	r3, [pc, #260]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d109      	bne.n	8004a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e073      	b.n	8004b36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a4e:	4b3d      	ldr	r3, [pc, #244]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d101      	bne.n	8004a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e06b      	b.n	8004b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a5e:	4b39      	ldr	r3, [pc, #228]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f023 0203 	bic.w	r2, r3, #3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	4936      	ldr	r1, [pc, #216]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a70:	f7fd fa6e 	bl	8001f50 <HAL_GetTick>
 8004a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a76:	e00a      	b.n	8004a8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a78:	f7fd fa6a 	bl	8001f50 <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e053      	b.n	8004b36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a8e:	4b2d      	ldr	r3, [pc, #180]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	f003 020c 	and.w	r2, r3, #12
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d1eb      	bne.n	8004a78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004aa0:	4b27      	ldr	r3, [pc, #156]	; (8004b40 <HAL_RCC_ClockConfig+0x1c0>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d210      	bcs.n	8004ad0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aae:	4b24      	ldr	r3, [pc, #144]	; (8004b40 <HAL_RCC_ClockConfig+0x1c0>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f023 0207 	bic.w	r2, r3, #7
 8004ab6:	4922      	ldr	r1, [pc, #136]	; (8004b40 <HAL_RCC_ClockConfig+0x1c0>)
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004abe:	4b20      	ldr	r3, [pc, #128]	; (8004b40 <HAL_RCC_ClockConfig+0x1c0>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0307 	and.w	r3, r3, #7
 8004ac6:	683a      	ldr	r2, [r7, #0]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d001      	beq.n	8004ad0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e032      	b.n	8004b36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0304 	and.w	r3, r3, #4
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d008      	beq.n	8004aee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004adc:	4b19      	ldr	r3, [pc, #100]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	4916      	ldr	r1, [pc, #88]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 0308 	and.w	r3, r3, #8
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d009      	beq.n	8004b0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004afa:	4b12      	ldr	r3, [pc, #72]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	00db      	lsls	r3, r3, #3
 8004b08:	490e      	ldr	r1, [pc, #56]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b0e:	f000 f821 	bl	8004b54 <HAL_RCC_GetSysClockFreq>
 8004b12:	4602      	mov	r2, r0
 8004b14:	4b0b      	ldr	r3, [pc, #44]	; (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	091b      	lsrs	r3, r3, #4
 8004b1a:	f003 030f 	and.w	r3, r3, #15
 8004b1e:	490a      	ldr	r1, [pc, #40]	; (8004b48 <HAL_RCC_ClockConfig+0x1c8>)
 8004b20:	5ccb      	ldrb	r3, [r1, r3]
 8004b22:	fa22 f303 	lsr.w	r3, r2, r3
 8004b26:	4a09      	ldr	r2, [pc, #36]	; (8004b4c <HAL_RCC_ClockConfig+0x1cc>)
 8004b28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b2a:	4b09      	ldr	r3, [pc, #36]	; (8004b50 <HAL_RCC_ClockConfig+0x1d0>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f7fd f9cc 	bl	8001ecc <HAL_InitTick>

  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3710      	adds	r7, #16
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	40022000 	.word	0x40022000
 8004b44:	40021000 	.word	0x40021000
 8004b48:	08008f00 	.word	0x08008f00
 8004b4c:	20000008 	.word	0x20000008
 8004b50:	20000010 	.word	0x20000010

08004b54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b54:	b490      	push	{r4, r7}
 8004b56:	b08a      	sub	sp, #40	; 0x28
 8004b58:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004b5a:	4b29      	ldr	r3, [pc, #164]	; (8004c00 <HAL_RCC_GetSysClockFreq+0xac>)
 8004b5c:	1d3c      	adds	r4, r7, #4
 8004b5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004b64:	f240 2301 	movw	r3, #513	; 0x201
 8004b68:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	61fb      	str	r3, [r7, #28]
 8004b6e:	2300      	movs	r3, #0
 8004b70:	61bb      	str	r3, [r7, #24]
 8004b72:	2300      	movs	r3, #0
 8004b74:	627b      	str	r3, [r7, #36]	; 0x24
 8004b76:	2300      	movs	r3, #0
 8004b78:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b7e:	4b21      	ldr	r3, [pc, #132]	; (8004c04 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	f003 030c 	and.w	r3, r3, #12
 8004b8a:	2b04      	cmp	r3, #4
 8004b8c:	d002      	beq.n	8004b94 <HAL_RCC_GetSysClockFreq+0x40>
 8004b8e:	2b08      	cmp	r3, #8
 8004b90:	d003      	beq.n	8004b9a <HAL_RCC_GetSysClockFreq+0x46>
 8004b92:	e02b      	b.n	8004bec <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b94:	4b1c      	ldr	r3, [pc, #112]	; (8004c08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004b96:	623b      	str	r3, [r7, #32]
      break;
 8004b98:	e02b      	b.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	0c9b      	lsrs	r3, r3, #18
 8004b9e:	f003 030f 	and.w	r3, r3, #15
 8004ba2:	3328      	adds	r3, #40	; 0x28
 8004ba4:	443b      	add	r3, r7
 8004ba6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004baa:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d012      	beq.n	8004bdc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004bb6:	4b13      	ldr	r3, [pc, #76]	; (8004c04 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	0c5b      	lsrs	r3, r3, #17
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	3328      	adds	r3, #40	; 0x28
 8004bc2:	443b      	add	r3, r7
 8004bc4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004bc8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	4a0e      	ldr	r2, [pc, #56]	; (8004c08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004bce:	fb03 f202 	mul.w	r2, r3, r2
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd8:	627b      	str	r3, [r7, #36]	; 0x24
 8004bda:	e004      	b.n	8004be6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	4a0b      	ldr	r2, [pc, #44]	; (8004c0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004be0:	fb02 f303 	mul.w	r3, r2, r3
 8004be4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be8:	623b      	str	r3, [r7, #32]
      break;
 8004bea:	e002      	b.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004bec:	4b06      	ldr	r3, [pc, #24]	; (8004c08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004bee:	623b      	str	r3, [r7, #32]
      break;
 8004bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3728      	adds	r7, #40	; 0x28
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bc90      	pop	{r4, r7}
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	08008ef0 	.word	0x08008ef0
 8004c04:	40021000 	.word	0x40021000
 8004c08:	007a1200 	.word	0x007a1200
 8004c0c:	003d0900 	.word	0x003d0900

08004c10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c10:	b480      	push	{r7}
 8004c12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c14:	4b02      	ldr	r3, [pc, #8]	; (8004c20 <HAL_RCC_GetHCLKFreq+0x10>)
 8004c16:	681b      	ldr	r3, [r3, #0]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bc80      	pop	{r7}
 8004c1e:	4770      	bx	lr
 8004c20:	20000008 	.word	0x20000008

08004c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c28:	f7ff fff2 	bl	8004c10 <HAL_RCC_GetHCLKFreq>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	4b05      	ldr	r3, [pc, #20]	; (8004c44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	0a1b      	lsrs	r3, r3, #8
 8004c34:	f003 0307 	and.w	r3, r3, #7
 8004c38:	4903      	ldr	r1, [pc, #12]	; (8004c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c3a:	5ccb      	ldrb	r3, [r1, r3]
 8004c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	40021000 	.word	0x40021000
 8004c48:	08008f10 	.word	0x08008f10

08004c4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c50:	f7ff ffde 	bl	8004c10 <HAL_RCC_GetHCLKFreq>
 8004c54:	4602      	mov	r2, r0
 8004c56:	4b05      	ldr	r3, [pc, #20]	; (8004c6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	0adb      	lsrs	r3, r3, #11
 8004c5c:	f003 0307 	and.w	r3, r3, #7
 8004c60:	4903      	ldr	r1, [pc, #12]	; (8004c70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c62:	5ccb      	ldrb	r3, [r1, r3]
 8004c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	40021000 	.word	0x40021000
 8004c70:	08008f10 	.word	0x08008f10

08004c74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004c7c:	4b0a      	ldr	r3, [pc, #40]	; (8004ca8 <RCC_Delay+0x34>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a0a      	ldr	r2, [pc, #40]	; (8004cac <RCC_Delay+0x38>)
 8004c82:	fba2 2303 	umull	r2, r3, r2, r3
 8004c86:	0a5b      	lsrs	r3, r3, #9
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004c90:	bf00      	nop
  }
  while (Delay --);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	1e5a      	subs	r2, r3, #1
 8004c96:	60fa      	str	r2, [r7, #12]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d1f9      	bne.n	8004c90 <RCC_Delay+0x1c>
}
 8004c9c:	bf00      	nop
 8004c9e:	bf00      	nop
 8004ca0:	3714      	adds	r7, #20
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bc80      	pop	{r7}
 8004ca6:	4770      	bx	lr
 8004ca8:	20000008 	.word	0x20000008
 8004cac:	10624dd3 	.word	0x10624dd3

08004cb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	613b      	str	r3, [r7, #16]
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0301 	and.w	r3, r3, #1
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d07d      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cd0:	4b4f      	ldr	r3, [pc, #316]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cd2:	69db      	ldr	r3, [r3, #28]
 8004cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d10d      	bne.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cdc:	4b4c      	ldr	r3, [pc, #304]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cde:	69db      	ldr	r3, [r3, #28]
 8004ce0:	4a4b      	ldr	r2, [pc, #300]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ce2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ce6:	61d3      	str	r3, [r2, #28]
 8004ce8:	4b49      	ldr	r3, [pc, #292]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cf0:	60bb      	str	r3, [r7, #8]
 8004cf2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cf8:	4b46      	ldr	r3, [pc, #280]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d118      	bne.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d04:	4b43      	ldr	r3, [pc, #268]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a42      	ldr	r2, [pc, #264]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d10:	f7fd f91e 	bl	8001f50 <HAL_GetTick>
 8004d14:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d16:	e008      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d18:	f7fd f91a 	bl	8001f50 <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b64      	cmp	r3, #100	; 0x64
 8004d24:	d901      	bls.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e06d      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d2a:	4b3a      	ldr	r3, [pc, #232]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d0f0      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d36:	4b36      	ldr	r3, [pc, #216]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d38:	6a1b      	ldr	r3, [r3, #32]
 8004d3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d3e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d02e      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d027      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d54:	4b2e      	ldr	r3, [pc, #184]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d5c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d5e:	4b2e      	ldr	r3, [pc, #184]	; (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d60:	2201      	movs	r2, #1
 8004d62:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d64:	4b2c      	ldr	r3, [pc, #176]	; (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d66:	2200      	movs	r2, #0
 8004d68:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d6a:	4a29      	ldr	r2, [pc, #164]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d014      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d7a:	f7fd f8e9 	bl	8001f50 <HAL_GetTick>
 8004d7e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d80:	e00a      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d82:	f7fd f8e5 	bl	8001f50 <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d901      	bls.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e036      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d98:	4b1d      	ldr	r3, [pc, #116]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	f003 0302 	and.w	r3, r3, #2
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d0ee      	beq.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004da4:	4b1a      	ldr	r3, [pc, #104]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004da6:	6a1b      	ldr	r3, [r3, #32]
 8004da8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	4917      	ldr	r1, [pc, #92]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004db6:	7dfb      	ldrb	r3, [r7, #23]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d105      	bne.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dbc:	4b14      	ldr	r3, [pc, #80]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dbe:	69db      	ldr	r3, [r3, #28]
 8004dc0:	4a13      	ldr	r2, [pc, #76]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dc6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d008      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004dd4:	4b0e      	ldr	r3, [pc, #56]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	490b      	ldr	r1, [pc, #44]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0310 	and.w	r3, r3, #16
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d008      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004df2:	4b07      	ldr	r3, [pc, #28]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	4904      	ldr	r1, [pc, #16]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3718      	adds	r7, #24
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	40021000 	.word	0x40021000
 8004e14:	40007000 	.word	0x40007000
 8004e18:	42420440 	.word	0x42420440

08004e1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e041      	b.n	8004eb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d106      	bne.n	8004e48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7fc fcde 	bl	8001804 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	3304      	adds	r3, #4
 8004e58:	4619      	mov	r1, r3
 8004e5a:	4610      	mov	r0, r2
 8004e5c:	f000 fa70 	bl	8005340 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3708      	adds	r7, #8
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
	...

08004ebc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d001      	beq.n	8004ed4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e03a      	b.n	8004f4a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68da      	ldr	r2, [r3, #12]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f042 0201 	orr.w	r2, r2, #1
 8004eea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a18      	ldr	r2, [pc, #96]	; (8004f54 <HAL_TIM_Base_Start_IT+0x98>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d00e      	beq.n	8004f14 <HAL_TIM_Base_Start_IT+0x58>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004efe:	d009      	beq.n	8004f14 <HAL_TIM_Base_Start_IT+0x58>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a14      	ldr	r2, [pc, #80]	; (8004f58 <HAL_TIM_Base_Start_IT+0x9c>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d004      	beq.n	8004f14 <HAL_TIM_Base_Start_IT+0x58>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a13      	ldr	r2, [pc, #76]	; (8004f5c <HAL_TIM_Base_Start_IT+0xa0>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d111      	bne.n	8004f38 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	f003 0307 	and.w	r3, r3, #7
 8004f1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2b06      	cmp	r3, #6
 8004f24:	d010      	beq.n	8004f48 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f042 0201 	orr.w	r2, r2, #1
 8004f34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f36:	e007      	b.n	8004f48 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f042 0201 	orr.w	r2, r2, #1
 8004f46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3714      	adds	r7, #20
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc80      	pop	{r7}
 8004f52:	4770      	bx	lr
 8004f54:	40012c00 	.word	0x40012c00
 8004f58:	40000400 	.word	0x40000400
 8004f5c:	40000800 	.word	0x40000800

08004f60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	f003 0302 	and.w	r3, r3, #2
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d122      	bne.n	8004fbc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	f003 0302 	and.w	r3, r3, #2
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d11b      	bne.n	8004fbc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f06f 0202 	mvn.w	r2, #2
 8004f8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2201      	movs	r2, #1
 8004f92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	699b      	ldr	r3, [r3, #24]
 8004f9a:	f003 0303 	and.w	r3, r3, #3
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d003      	beq.n	8004faa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 f9b1 	bl	800530a <HAL_TIM_IC_CaptureCallback>
 8004fa8:	e005      	b.n	8004fb6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 f9a4 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 f9b3 	bl	800531c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	f003 0304 	and.w	r3, r3, #4
 8004fc6:	2b04      	cmp	r3, #4
 8004fc8:	d122      	bne.n	8005010 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	f003 0304 	and.w	r3, r3, #4
 8004fd4:	2b04      	cmp	r3, #4
 8004fd6:	d11b      	bne.n	8005010 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f06f 0204 	mvn.w	r2, #4
 8004fe0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2202      	movs	r2, #2
 8004fe6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d003      	beq.n	8004ffe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f987 	bl	800530a <HAL_TIM_IC_CaptureCallback>
 8004ffc:	e005      	b.n	800500a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f000 f97a 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 f989 	bl	800531c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	f003 0308 	and.w	r3, r3, #8
 800501a:	2b08      	cmp	r3, #8
 800501c:	d122      	bne.n	8005064 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	f003 0308 	and.w	r3, r3, #8
 8005028:	2b08      	cmp	r3, #8
 800502a:	d11b      	bne.n	8005064 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f06f 0208 	mvn.w	r2, #8
 8005034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2204      	movs	r2, #4
 800503a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	69db      	ldr	r3, [r3, #28]
 8005042:	f003 0303 	and.w	r3, r3, #3
 8005046:	2b00      	cmp	r3, #0
 8005048:	d003      	beq.n	8005052 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 f95d 	bl	800530a <HAL_TIM_IC_CaptureCallback>
 8005050:	e005      	b.n	800505e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f000 f950 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f000 f95f 	bl	800531c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	691b      	ldr	r3, [r3, #16]
 800506a:	f003 0310 	and.w	r3, r3, #16
 800506e:	2b10      	cmp	r3, #16
 8005070:	d122      	bne.n	80050b8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	f003 0310 	and.w	r3, r3, #16
 800507c:	2b10      	cmp	r3, #16
 800507e:	d11b      	bne.n	80050b8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f06f 0210 	mvn.w	r2, #16
 8005088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2208      	movs	r2, #8
 800508e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	69db      	ldr	r3, [r3, #28]
 8005096:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800509a:	2b00      	cmp	r3, #0
 800509c:	d003      	beq.n	80050a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 f933 	bl	800530a <HAL_TIM_IC_CaptureCallback>
 80050a4:	e005      	b.n	80050b2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 f926 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f000 f935 	bl	800531c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d10e      	bne.n	80050e4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d107      	bne.n	80050e4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f06f 0201 	mvn.w	r2, #1
 80050dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f7fc f8d6 	bl	8001290 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050ee:	2b80      	cmp	r3, #128	; 0x80
 80050f0:	d10e      	bne.n	8005110 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050fc:	2b80      	cmp	r3, #128	; 0x80
 80050fe:	d107      	bne.n	8005110 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 fa77 	bl	80055fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	691b      	ldr	r3, [r3, #16]
 8005116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800511a:	2b40      	cmp	r3, #64	; 0x40
 800511c:	d10e      	bne.n	800513c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005128:	2b40      	cmp	r3, #64	; 0x40
 800512a:	d107      	bne.n	800513c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005134:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 f8f9 	bl	800532e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	f003 0320 	and.w	r3, r3, #32
 8005146:	2b20      	cmp	r3, #32
 8005148:	d10e      	bne.n	8005168 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	f003 0320 	and.w	r3, r3, #32
 8005154:	2b20      	cmp	r3, #32
 8005156:	d107      	bne.n	8005168 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f06f 0220 	mvn.w	r2, #32
 8005160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 fa42 	bl	80055ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005168:	bf00      	nop
 800516a:	3708      	adds	r7, #8
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005180:	2b01      	cmp	r3, #1
 8005182:	d101      	bne.n	8005188 <HAL_TIM_ConfigClockSource+0x18>
 8005184:	2302      	movs	r3, #2
 8005186:	e0b3      	b.n	80052f0 <HAL_TIM_ConfigClockSource+0x180>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2202      	movs	r2, #2
 8005194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80051a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051ae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051c0:	d03e      	beq.n	8005240 <HAL_TIM_ConfigClockSource+0xd0>
 80051c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051c6:	f200 8087 	bhi.w	80052d8 <HAL_TIM_ConfigClockSource+0x168>
 80051ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ce:	f000 8085 	beq.w	80052dc <HAL_TIM_ConfigClockSource+0x16c>
 80051d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051d6:	d87f      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x168>
 80051d8:	2b70      	cmp	r3, #112	; 0x70
 80051da:	d01a      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0xa2>
 80051dc:	2b70      	cmp	r3, #112	; 0x70
 80051de:	d87b      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x168>
 80051e0:	2b60      	cmp	r3, #96	; 0x60
 80051e2:	d050      	beq.n	8005286 <HAL_TIM_ConfigClockSource+0x116>
 80051e4:	2b60      	cmp	r3, #96	; 0x60
 80051e6:	d877      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x168>
 80051e8:	2b50      	cmp	r3, #80	; 0x50
 80051ea:	d03c      	beq.n	8005266 <HAL_TIM_ConfigClockSource+0xf6>
 80051ec:	2b50      	cmp	r3, #80	; 0x50
 80051ee:	d873      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x168>
 80051f0:	2b40      	cmp	r3, #64	; 0x40
 80051f2:	d058      	beq.n	80052a6 <HAL_TIM_ConfigClockSource+0x136>
 80051f4:	2b40      	cmp	r3, #64	; 0x40
 80051f6:	d86f      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x168>
 80051f8:	2b30      	cmp	r3, #48	; 0x30
 80051fa:	d064      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0x156>
 80051fc:	2b30      	cmp	r3, #48	; 0x30
 80051fe:	d86b      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x168>
 8005200:	2b20      	cmp	r3, #32
 8005202:	d060      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0x156>
 8005204:	2b20      	cmp	r3, #32
 8005206:	d867      	bhi.n	80052d8 <HAL_TIM_ConfigClockSource+0x168>
 8005208:	2b00      	cmp	r3, #0
 800520a:	d05c      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0x156>
 800520c:	2b10      	cmp	r3, #16
 800520e:	d05a      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005210:	e062      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6818      	ldr	r0, [r3, #0]
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	6899      	ldr	r1, [r3, #8]
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	f000 f966 	bl	80054f2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005234:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	609a      	str	r2, [r3, #8]
      break;
 800523e:	e04e      	b.n	80052de <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6818      	ldr	r0, [r3, #0]
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	6899      	ldr	r1, [r3, #8]
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	f000 f94f 	bl	80054f2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689a      	ldr	r2, [r3, #8]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005262:	609a      	str	r2, [r3, #8]
      break;
 8005264:	e03b      	b.n	80052de <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6818      	ldr	r0, [r3, #0]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	6859      	ldr	r1, [r3, #4]
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	461a      	mov	r2, r3
 8005274:	f000 f8c6 	bl	8005404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2150      	movs	r1, #80	; 0x50
 800527e:	4618      	mov	r0, r3
 8005280:	f000 f91d 	bl	80054be <TIM_ITRx_SetConfig>
      break;
 8005284:	e02b      	b.n	80052de <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6818      	ldr	r0, [r3, #0]
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	6859      	ldr	r1, [r3, #4]
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	461a      	mov	r2, r3
 8005294:	f000 f8e4 	bl	8005460 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2160      	movs	r1, #96	; 0x60
 800529e:	4618      	mov	r0, r3
 80052a0:	f000 f90d 	bl	80054be <TIM_ITRx_SetConfig>
      break;
 80052a4:	e01b      	b.n	80052de <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6818      	ldr	r0, [r3, #0]
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	6859      	ldr	r1, [r3, #4]
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	461a      	mov	r2, r3
 80052b4:	f000 f8a6 	bl	8005404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2140      	movs	r1, #64	; 0x40
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 f8fd 	bl	80054be <TIM_ITRx_SetConfig>
      break;
 80052c4:	e00b      	b.n	80052de <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4619      	mov	r1, r3
 80052d0:	4610      	mov	r0, r2
 80052d2:	f000 f8f4 	bl	80054be <TIM_ITRx_SetConfig>
        break;
 80052d6:	e002      	b.n	80052de <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80052d8:	bf00      	nop
 80052da:	e000      	b.n	80052de <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80052dc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3710      	adds	r7, #16
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	bc80      	pop	{r7}
 8005308:	4770      	bx	lr

0800530a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800530a:	b480      	push	{r7}
 800530c:	b083      	sub	sp, #12
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005312:	bf00      	nop
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	bc80      	pop	{r7}
 800531a:	4770      	bx	lr

0800531c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	bc80      	pop	{r7}
 800532c:	4770      	bx	lr

0800532e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr

08005340 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a29      	ldr	r2, [pc, #164]	; (80053f8 <TIM_Base_SetConfig+0xb8>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d00b      	beq.n	8005370 <TIM_Base_SetConfig+0x30>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800535e:	d007      	beq.n	8005370 <TIM_Base_SetConfig+0x30>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a26      	ldr	r2, [pc, #152]	; (80053fc <TIM_Base_SetConfig+0xbc>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d003      	beq.n	8005370 <TIM_Base_SetConfig+0x30>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a25      	ldr	r2, [pc, #148]	; (8005400 <TIM_Base_SetConfig+0xc0>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d108      	bne.n	8005382 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005376:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	4313      	orrs	r3, r2
 8005380:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a1c      	ldr	r2, [pc, #112]	; (80053f8 <TIM_Base_SetConfig+0xb8>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d00b      	beq.n	80053a2 <TIM_Base_SetConfig+0x62>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005390:	d007      	beq.n	80053a2 <TIM_Base_SetConfig+0x62>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a19      	ldr	r2, [pc, #100]	; (80053fc <TIM_Base_SetConfig+0xbc>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d003      	beq.n	80053a2 <TIM_Base_SetConfig+0x62>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a18      	ldr	r2, [pc, #96]	; (8005400 <TIM_Base_SetConfig+0xc0>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d108      	bne.n	80053b4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	695b      	ldr	r3, [r3, #20]
 80053be:	4313      	orrs	r3, r2
 80053c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	689a      	ldr	r2, [r3, #8]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a07      	ldr	r2, [pc, #28]	; (80053f8 <TIM_Base_SetConfig+0xb8>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d103      	bne.n	80053e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	691a      	ldr	r2, [r3, #16]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	615a      	str	r2, [r3, #20]
}
 80053ee:	bf00      	nop
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bc80      	pop	{r7}
 80053f6:	4770      	bx	lr
 80053f8:	40012c00 	.word	0x40012c00
 80053fc:	40000400 	.word	0x40000400
 8005400:	40000800 	.word	0x40000800

08005404 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005404:	b480      	push	{r7}
 8005406:	b087      	sub	sp, #28
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6a1b      	ldr	r3, [r3, #32]
 8005414:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6a1b      	ldr	r3, [r3, #32]
 800541a:	f023 0201 	bic.w	r2, r3, #1
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800542e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	011b      	lsls	r3, r3, #4
 8005434:	693a      	ldr	r2, [r7, #16]
 8005436:	4313      	orrs	r3, r2
 8005438:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	f023 030a 	bic.w	r3, r3, #10
 8005440:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005442:	697a      	ldr	r2, [r7, #20]
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	4313      	orrs	r3, r2
 8005448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	693a      	ldr	r2, [r7, #16]
 800544e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	697a      	ldr	r2, [r7, #20]
 8005454:	621a      	str	r2, [r3, #32]
}
 8005456:	bf00      	nop
 8005458:	371c      	adds	r7, #28
 800545a:	46bd      	mov	sp, r7
 800545c:	bc80      	pop	{r7}
 800545e:	4770      	bx	lr

08005460 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	f023 0210 	bic.w	r2, r3, #16
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800548a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	031b      	lsls	r3, r3, #12
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	4313      	orrs	r3, r2
 8005494:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800549c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	011b      	lsls	r3, r3, #4
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	697a      	ldr	r2, [r7, #20]
 80054ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	621a      	str	r2, [r3, #32]
}
 80054b4:	bf00      	nop
 80054b6:	371c      	adds	r7, #28
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bc80      	pop	{r7}
 80054bc:	4770      	bx	lr

080054be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054be:	b480      	push	{r7}
 80054c0:	b085      	sub	sp, #20
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
 80054c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054d6:	683a      	ldr	r2, [r7, #0]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	4313      	orrs	r3, r2
 80054dc:	f043 0307 	orr.w	r3, r3, #7
 80054e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	609a      	str	r2, [r3, #8]
}
 80054e8:	bf00      	nop
 80054ea:	3714      	adds	r7, #20
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bc80      	pop	{r7}
 80054f0:	4770      	bx	lr

080054f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054f2:	b480      	push	{r7}
 80054f4:	b087      	sub	sp, #28
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	60f8      	str	r0, [r7, #12]
 80054fa:	60b9      	str	r1, [r7, #8]
 80054fc:	607a      	str	r2, [r7, #4]
 80054fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800550c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	021a      	lsls	r2, r3, #8
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	431a      	orrs	r2, r3
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	4313      	orrs	r3, r2
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	4313      	orrs	r3, r2
 800551e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	609a      	str	r2, [r3, #8]
}
 8005526:	bf00      	nop
 8005528:	371c      	adds	r7, #28
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr

08005530 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005540:	2b01      	cmp	r3, #1
 8005542:	d101      	bne.n	8005548 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005544:	2302      	movs	r3, #2
 8005546:	e046      	b.n	80055d6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2202      	movs	r2, #2
 8005554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800556e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	4313      	orrs	r3, r2
 8005578:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a16      	ldr	r2, [pc, #88]	; (80055e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d00e      	beq.n	80055aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005594:	d009      	beq.n	80055aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a12      	ldr	r2, [pc, #72]	; (80055e4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d004      	beq.n	80055aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a10      	ldr	r2, [pc, #64]	; (80055e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d10c      	bne.n	80055c4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	68ba      	ldr	r2, [r7, #8]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68ba      	ldr	r2, [r7, #8]
 80055c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3714      	adds	r7, #20
 80055da:	46bd      	mov	sp, r7
 80055dc:	bc80      	pop	{r7}
 80055de:	4770      	bx	lr
 80055e0:	40012c00 	.word	0x40012c00
 80055e4:	40000400 	.word	0x40000400
 80055e8:	40000800 	.word	0x40000800

080055ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bc80      	pop	{r7}
 80055fc:	4770      	bx	lr

080055fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055fe:	b480      	push	{r7}
 8005600:	b083      	sub	sp, #12
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005606:	bf00      	nop
 8005608:	370c      	adds	r7, #12
 800560a:	46bd      	mov	sp, r7
 800560c:	bc80      	pop	{r7}
 800560e:	4770      	bx	lr

08005610 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d101      	bne.n	8005622 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e03f      	b.n	80056a2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d106      	bne.n	800563c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7fc f908 	bl	800184c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2224      	movs	r2, #36	; 0x24
 8005640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68da      	ldr	r2, [r3, #12]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005652:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 fc85 	bl	8005f64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	691a      	ldr	r2, [r3, #16]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005668:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	695a      	ldr	r2, [r3, #20]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005678:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68da      	ldr	r2, [r3, #12]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005688:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2220      	movs	r2, #32
 8005694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2220      	movs	r2, #32
 800569c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b08a      	sub	sp, #40	; 0x28
 80056ae:	af02      	add	r7, sp, #8
 80056b0:	60f8      	str	r0, [r7, #12]
 80056b2:	60b9      	str	r1, [r7, #8]
 80056b4:	603b      	str	r3, [r7, #0]
 80056b6:	4613      	mov	r3, r2
 80056b8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056ba:	2300      	movs	r3, #0
 80056bc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	2b20      	cmp	r3, #32
 80056c8:	d17c      	bne.n	80057c4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d002      	beq.n	80056d6 <HAL_UART_Transmit+0x2c>
 80056d0:	88fb      	ldrh	r3, [r7, #6]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d101      	bne.n	80056da <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e075      	b.n	80057c6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d101      	bne.n	80056e8 <HAL_UART_Transmit+0x3e>
 80056e4:	2302      	movs	r3, #2
 80056e6:	e06e      	b.n	80057c6 <HAL_UART_Transmit+0x11c>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2221      	movs	r2, #33	; 0x21
 80056fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056fe:	f7fc fc27 	bl	8001f50 <HAL_GetTick>
 8005702:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	88fa      	ldrh	r2, [r7, #6]
 8005708:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	88fa      	ldrh	r2, [r7, #6]
 800570e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005718:	d108      	bne.n	800572c <HAL_UART_Transmit+0x82>
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d104      	bne.n	800572c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005722:	2300      	movs	r3, #0
 8005724:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	61bb      	str	r3, [r7, #24]
 800572a:	e003      	b.n	8005734 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005730:	2300      	movs	r3, #0
 8005732:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800573c:	e02a      	b.n	8005794 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	9300      	str	r3, [sp, #0]
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	2200      	movs	r2, #0
 8005746:	2180      	movs	r1, #128	; 0x80
 8005748:	68f8      	ldr	r0, [r7, #12]
 800574a:	f000 fa38 	bl	8005bbe <UART_WaitOnFlagUntilTimeout>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d001      	beq.n	8005758 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005754:	2303      	movs	r3, #3
 8005756:	e036      	b.n	80057c6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10b      	bne.n	8005776 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	881b      	ldrh	r3, [r3, #0]
 8005762:	461a      	mov	r2, r3
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800576c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	3302      	adds	r3, #2
 8005772:	61bb      	str	r3, [r7, #24]
 8005774:	e007      	b.n	8005786 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	781a      	ldrb	r2, [r3, #0]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	3301      	adds	r3, #1
 8005784:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800578a:	b29b      	uxth	r3, r3
 800578c:	3b01      	subs	r3, #1
 800578e:	b29a      	uxth	r2, r3
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005798:	b29b      	uxth	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1cf      	bne.n	800573e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	9300      	str	r3, [sp, #0]
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	2200      	movs	r2, #0
 80057a6:	2140      	movs	r1, #64	; 0x40
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f000 fa08 	bl	8005bbe <UART_WaitOnFlagUntilTimeout>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d001      	beq.n	80057b8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e006      	b.n	80057c6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2220      	movs	r2, #32
 80057bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80057c0:	2300      	movs	r3, #0
 80057c2:	e000      	b.n	80057c6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80057c4:	2302      	movs	r3, #2
  }
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3720      	adds	r7, #32
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b084      	sub	sp, #16
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	60f8      	str	r0, [r7, #12]
 80057d6:	60b9      	str	r1, [r7, #8]
 80057d8:	4613      	mov	r3, r2
 80057da:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	2b20      	cmp	r3, #32
 80057e6:	d11d      	bne.n	8005824 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d002      	beq.n	80057f4 <HAL_UART_Receive_IT+0x26>
 80057ee:	88fb      	ldrh	r3, [r7, #6]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d101      	bne.n	80057f8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e016      	b.n	8005826 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d101      	bne.n	8005806 <HAL_UART_Receive_IT+0x38>
 8005802:	2302      	movs	r3, #2
 8005804:	e00f      	b.n	8005826 <HAL_UART_Receive_IT+0x58>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005814:	88fb      	ldrh	r3, [r7, #6]
 8005816:	461a      	mov	r2, r3
 8005818:	68b9      	ldr	r1, [r7, #8]
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f000 fa19 	bl	8005c52 <UART_Start_Receive_IT>
 8005820:	4603      	mov	r3, r0
 8005822:	e000      	b.n	8005826 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005824:	2302      	movs	r3, #2
  }
}
 8005826:	4618      	mov	r0, r3
 8005828:	3710      	adds	r7, #16
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
	...

08005830 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b08a      	sub	sp, #40	; 0x28
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	695b      	ldr	r3, [r3, #20]
 800584e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005850:	2300      	movs	r3, #0
 8005852:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005854:	2300      	movs	r3, #0
 8005856:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800585a:	f003 030f 	and.w	r3, r3, #15
 800585e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d10d      	bne.n	8005882 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005868:	f003 0320 	and.w	r3, r3, #32
 800586c:	2b00      	cmp	r3, #0
 800586e:	d008      	beq.n	8005882 <HAL_UART_IRQHandler+0x52>
 8005870:	6a3b      	ldr	r3, [r7, #32]
 8005872:	f003 0320 	and.w	r3, r3, #32
 8005876:	2b00      	cmp	r3, #0
 8005878:	d003      	beq.n	8005882 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 fac9 	bl	8005e12 <UART_Receive_IT>
      return;
 8005880:	e17b      	b.n	8005b7a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	2b00      	cmp	r3, #0
 8005886:	f000 80b1 	beq.w	80059ec <HAL_UART_IRQHandler+0x1bc>
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	f003 0301 	and.w	r3, r3, #1
 8005890:	2b00      	cmp	r3, #0
 8005892:	d105      	bne.n	80058a0 <HAL_UART_IRQHandler+0x70>
 8005894:	6a3b      	ldr	r3, [r7, #32]
 8005896:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800589a:	2b00      	cmp	r3, #0
 800589c:	f000 80a6 	beq.w	80059ec <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a2:	f003 0301 	and.w	r3, r3, #1
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00a      	beq.n	80058c0 <HAL_UART_IRQHandler+0x90>
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d005      	beq.n	80058c0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b8:	f043 0201 	orr.w	r2, r3, #1
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c2:	f003 0304 	and.w	r3, r3, #4
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00a      	beq.n	80058e0 <HAL_UART_IRQHandler+0xb0>
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	f003 0301 	and.w	r3, r3, #1
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d005      	beq.n	80058e0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d8:	f043 0202 	orr.w	r2, r3, #2
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00a      	beq.n	8005900 <HAL_UART_IRQHandler+0xd0>
 80058ea:	69fb      	ldr	r3, [r7, #28]
 80058ec:	f003 0301 	and.w	r3, r3, #1
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d005      	beq.n	8005900 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f8:	f043 0204 	orr.w	r2, r3, #4
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005902:	f003 0308 	and.w	r3, r3, #8
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00f      	beq.n	800592a <HAL_UART_IRQHandler+0xfa>
 800590a:	6a3b      	ldr	r3, [r7, #32]
 800590c:	f003 0320 	and.w	r3, r3, #32
 8005910:	2b00      	cmp	r3, #0
 8005912:	d104      	bne.n	800591e <HAL_UART_IRQHandler+0xee>
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	2b00      	cmp	r3, #0
 800591c:	d005      	beq.n	800592a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005922:	f043 0208 	orr.w	r2, r3, #8
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592e:	2b00      	cmp	r3, #0
 8005930:	f000 811e 	beq.w	8005b70 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005936:	f003 0320 	and.w	r3, r3, #32
 800593a:	2b00      	cmp	r3, #0
 800593c:	d007      	beq.n	800594e <HAL_UART_IRQHandler+0x11e>
 800593e:	6a3b      	ldr	r3, [r7, #32]
 8005940:	f003 0320 	and.w	r3, r3, #32
 8005944:	2b00      	cmp	r3, #0
 8005946:	d002      	beq.n	800594e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f000 fa62 	bl	8005e12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	695b      	ldr	r3, [r3, #20]
 8005954:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005958:	2b00      	cmp	r3, #0
 800595a:	bf14      	ite	ne
 800595c:	2301      	movne	r3, #1
 800595e:	2300      	moveq	r3, #0
 8005960:	b2db      	uxtb	r3, r3
 8005962:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005968:	f003 0308 	and.w	r3, r3, #8
 800596c:	2b00      	cmp	r3, #0
 800596e:	d102      	bne.n	8005976 <HAL_UART_IRQHandler+0x146>
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d031      	beq.n	80059da <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f9a4 	bl	8005cc4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005986:	2b00      	cmp	r3, #0
 8005988:	d023      	beq.n	80059d2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	695a      	ldr	r2, [r3, #20]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005998:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d013      	beq.n	80059ca <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a6:	4a76      	ldr	r2, [pc, #472]	; (8005b80 <HAL_UART_IRQHandler+0x350>)
 80059a8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7fc fe32 	bl	8002618 <HAL_DMA_Abort_IT>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d016      	beq.n	80059e8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059c4:	4610      	mov	r0, r2
 80059c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059c8:	e00e      	b.n	80059e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 f8e3 	bl	8005b96 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d0:	e00a      	b.n	80059e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 f8df 	bl	8005b96 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d8:	e006      	b.n	80059e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 f8db 	bl	8005b96 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80059e6:	e0c3      	b.n	8005b70 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059e8:	bf00      	nop
    return;
 80059ea:	e0c1      	b.n	8005b70 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	f040 80a1 	bne.w	8005b38 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80059f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f8:	f003 0310 	and.w	r3, r3, #16
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 809b 	beq.w	8005b38 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005a02:	6a3b      	ldr	r3, [r7, #32]
 8005a04:	f003 0310 	and.w	r3, r3, #16
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	f000 8095 	beq.w	8005b38 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a0e:	2300      	movs	r3, #0
 8005a10:	60fb      	str	r3, [r7, #12]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	60fb      	str	r3, [r7, #12]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	60fb      	str	r3, [r7, #12]
 8005a22:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d04e      	beq.n	8005ad0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005a3c:	8a3b      	ldrh	r3, [r7, #16]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f000 8098 	beq.w	8005b74 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a48:	8a3a      	ldrh	r2, [r7, #16]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	f080 8092 	bcs.w	8005b74 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	8a3a      	ldrh	r2, [r7, #16]
 8005a54:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	2b20      	cmp	r3, #32
 8005a5e:	d02b      	beq.n	8005ab8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68da      	ldr	r2, [r3, #12]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a6e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	695a      	ldr	r2, [r3, #20]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f022 0201 	bic.w	r2, r2, #1
 8005a7e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	695a      	ldr	r2, [r3, #20]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a8e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2220      	movs	r2, #32
 8005a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68da      	ldr	r2, [r3, #12]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f022 0210 	bic.w	r2, r2, #16
 8005aac:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7fc fd75 	bl	80025a2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 f86d 	bl	8005ba8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005ace:	e051      	b.n	8005b74 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d047      	beq.n	8005b78 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005ae8:	8a7b      	ldrh	r3, [r7, #18]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d044      	beq.n	8005b78 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68da      	ldr	r2, [r3, #12]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005afc:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	695a      	ldr	r2, [r3, #20]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f022 0201 	bic.w	r2, r2, #1
 8005b0c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2220      	movs	r2, #32
 8005b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68da      	ldr	r2, [r3, #12]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 0210 	bic.w	r2, r2, #16
 8005b2a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b2c:	8a7b      	ldrh	r3, [r7, #18]
 8005b2e:	4619      	mov	r1, r3
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 f839 	bl	8005ba8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005b36:	e01f      	b.n	8005b78 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d008      	beq.n	8005b54 <HAL_UART_IRQHandler+0x324>
 8005b42:	6a3b      	ldr	r3, [r7, #32]
 8005b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d003      	beq.n	8005b54 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f000 f8f9 	bl	8005d44 <UART_Transmit_IT>
    return;
 8005b52:	e012      	b.n	8005b7a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00d      	beq.n	8005b7a <HAL_UART_IRQHandler+0x34a>
 8005b5e:	6a3b      	ldr	r3, [r7, #32]
 8005b60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d008      	beq.n	8005b7a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f000 f93a 	bl	8005de2 <UART_EndTransmit_IT>
    return;
 8005b6e:	e004      	b.n	8005b7a <HAL_UART_IRQHandler+0x34a>
    return;
 8005b70:	bf00      	nop
 8005b72:	e002      	b.n	8005b7a <HAL_UART_IRQHandler+0x34a>
      return;
 8005b74:	bf00      	nop
 8005b76:	e000      	b.n	8005b7a <HAL_UART_IRQHandler+0x34a>
      return;
 8005b78:	bf00      	nop
  }
}
 8005b7a:	3728      	adds	r7, #40	; 0x28
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	08005d1d 	.word	0x08005d1d

08005b84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b8c:	bf00      	nop
 8005b8e:	370c      	adds	r7, #12
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bc80      	pop	{r7}
 8005b94:	4770      	bx	lr

08005b96 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b96:	b480      	push	{r7}
 8005b98:	b083      	sub	sp, #12
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b9e:	bf00      	nop
 8005ba0:	370c      	adds	r7, #12
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bc80      	pop	{r7}
 8005ba6:	4770      	bx	lr

08005ba8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005bb4:	bf00      	nop
 8005bb6:	370c      	adds	r7, #12
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bc80      	pop	{r7}
 8005bbc:	4770      	bx	lr

08005bbe <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005bbe:	b580      	push	{r7, lr}
 8005bc0:	b084      	sub	sp, #16
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	60f8      	str	r0, [r7, #12]
 8005bc6:	60b9      	str	r1, [r7, #8]
 8005bc8:	603b      	str	r3, [r7, #0]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bce:	e02c      	b.n	8005c2a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005bd6:	d028      	beq.n	8005c2a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d007      	beq.n	8005bee <UART_WaitOnFlagUntilTimeout+0x30>
 8005bde:	f7fc f9b7 	bl	8001f50 <HAL_GetTick>
 8005be2:	4602      	mov	r2, r0
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d21d      	bcs.n	8005c2a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68da      	ldr	r2, [r3, #12]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005bfc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	695a      	ldr	r2, [r3, #20]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f022 0201 	bic.w	r2, r2, #1
 8005c0c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2220      	movs	r2, #32
 8005c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2220      	movs	r2, #32
 8005c1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e00f      	b.n	8005c4a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	4013      	ands	r3, r2
 8005c34:	68ba      	ldr	r2, [r7, #8]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	bf0c      	ite	eq
 8005c3a:	2301      	moveq	r3, #1
 8005c3c:	2300      	movne	r3, #0
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	461a      	mov	r2, r3
 8005c42:	79fb      	ldrb	r3, [r7, #7]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d0c3      	beq.n	8005bd0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3710      	adds	r7, #16
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}

08005c52 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b085      	sub	sp, #20
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	60f8      	str	r0, [r7, #12]
 8005c5a:	60b9      	str	r1, [r7, #8]
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	88fa      	ldrh	r2, [r7, #6]
 8005c6a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	88fa      	ldrh	r2, [r7, #6]
 8005c70:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2222      	movs	r2, #34	; 0x22
 8005c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68da      	ldr	r2, [r3, #12]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c96:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	695a      	ldr	r2, [r3, #20]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f042 0201 	orr.w	r2, r2, #1
 8005ca6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68da      	ldr	r2, [r3, #12]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f042 0220 	orr.w	r2, r2, #32
 8005cb6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3714      	adds	r7, #20
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bc80      	pop	{r7}
 8005cc2:	4770      	bx	lr

08005cc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68da      	ldr	r2, [r3, #12]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005cda:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	695a      	ldr	r2, [r3, #20]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f022 0201 	bic.w	r2, r2, #1
 8005cea:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d107      	bne.n	8005d04 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f022 0210 	bic.w	r2, r2, #16
 8005d02:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2220      	movs	r2, #32
 8005d08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005d12:	bf00      	nop
 8005d14:	370c      	adds	r7, #12
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bc80      	pop	{r7}
 8005d1a:	4770      	bx	lr

08005d1c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d28:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d36:	68f8      	ldr	r0, [r7, #12]
 8005d38:	f7ff ff2d 	bl	8005b96 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d3c:	bf00      	nop
 8005d3e:	3710      	adds	r7, #16
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b085      	sub	sp, #20
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	2b21      	cmp	r3, #33	; 0x21
 8005d56:	d13e      	bne.n	8005dd6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d60:	d114      	bne.n	8005d8c <UART_Transmit_IT+0x48>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d110      	bne.n	8005d8c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a1b      	ldr	r3, [r3, #32]
 8005d6e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	881b      	ldrh	r3, [r3, #0]
 8005d74:	461a      	mov	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d7e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	1c9a      	adds	r2, r3, #2
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	621a      	str	r2, [r3, #32]
 8005d8a:	e008      	b.n	8005d9e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	1c59      	adds	r1, r3, #1
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	6211      	str	r1, [r2, #32]
 8005d96:	781a      	ldrb	r2, [r3, #0]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	3b01      	subs	r3, #1
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	4619      	mov	r1, r3
 8005dac:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d10f      	bne.n	8005dd2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68da      	ldr	r2, [r3, #12]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005dc0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68da      	ldr	r2, [r3, #12]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005dd0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	e000      	b.n	8005dd8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005dd6:	2302      	movs	r3, #2
  }
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3714      	adds	r7, #20
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bc80      	pop	{r7}
 8005de0:	4770      	bx	lr

08005de2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b082      	sub	sp, #8
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68da      	ldr	r2, [r3, #12]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005df8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2220      	movs	r2, #32
 8005dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7ff febe 	bl	8005b84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3708      	adds	r7, #8
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b086      	sub	sp, #24
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	2b22      	cmp	r3, #34	; 0x22
 8005e24:	f040 8099 	bne.w	8005f5a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e30:	d117      	bne.n	8005e62 <UART_Receive_IT+0x50>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d113      	bne.n	8005e62 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e42:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e50:	b29a      	uxth	r2, r3
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e5a:	1c9a      	adds	r2, r3, #2
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	629a      	str	r2, [r3, #40]	; 0x28
 8005e60:	e026      	b.n	8005eb0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e66:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e74:	d007      	beq.n	8005e86 <UART_Receive_IT+0x74>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d10a      	bne.n	8005e94 <UART_Receive_IT+0x82>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d106      	bne.n	8005e94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	b2da      	uxtb	r2, r3
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	701a      	strb	r2, [r3, #0]
 8005e92:	e008      	b.n	8005ea6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ea0:	b2da      	uxtb	r2, r3
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eaa:	1c5a      	adds	r2, r3, #1
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d148      	bne.n	8005f56 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68da      	ldr	r2, [r3, #12]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f022 0220 	bic.w	r2, r2, #32
 8005ed2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68da      	ldr	r2, [r3, #12]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ee2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	695a      	ldr	r2, [r3, #20]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f022 0201 	bic.w	r2, r2, #1
 8005ef2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2220      	movs	r2, #32
 8005ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d123      	bne.n	8005f4c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	68da      	ldr	r2, [r3, #12]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f022 0210 	bic.w	r2, r2, #16
 8005f18:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0310 	and.w	r3, r3, #16
 8005f24:	2b10      	cmp	r3, #16
 8005f26:	d10a      	bne.n	8005f3e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f28:	2300      	movs	r3, #0
 8005f2a:	60fb      	str	r3, [r7, #12]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	60fb      	str	r3, [r7, #12]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	60fb      	str	r3, [r7, #12]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f42:	4619      	mov	r1, r3
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f7ff fe2f 	bl	8005ba8 <HAL_UARTEx_RxEventCallback>
 8005f4a:	e002      	b.n	8005f52 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f7fa ff6f 	bl	8000e30 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f52:	2300      	movs	r3, #0
 8005f54:	e002      	b.n	8005f5c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005f56:	2300      	movs	r3, #0
 8005f58:	e000      	b.n	8005f5c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005f5a:	2302      	movs	r3, #2
  }
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3718      	adds	r7, #24
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	691b      	ldr	r3, [r3, #16]
 8005f72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	68da      	ldr	r2, [r3, #12]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	430a      	orrs	r2, r1
 8005f80:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	689a      	ldr	r2, [r3, #8]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	691b      	ldr	r3, [r3, #16]
 8005f8a:	431a      	orrs	r2, r3
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	695b      	ldr	r3, [r3, #20]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005f9e:	f023 030c 	bic.w	r3, r3, #12
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	6812      	ldr	r2, [r2, #0]
 8005fa6:	68b9      	ldr	r1, [r7, #8]
 8005fa8:	430b      	orrs	r3, r1
 8005faa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	699a      	ldr	r2, [r3, #24]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	430a      	orrs	r2, r1
 8005fc0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a2c      	ldr	r2, [pc, #176]	; (8006078 <UART_SetConfig+0x114>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d103      	bne.n	8005fd4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005fcc:	f7fe fe3e 	bl	8004c4c <HAL_RCC_GetPCLK2Freq>
 8005fd0:	60f8      	str	r0, [r7, #12]
 8005fd2:	e002      	b.n	8005fda <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005fd4:	f7fe fe26 	bl	8004c24 <HAL_RCC_GetPCLK1Freq>
 8005fd8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	4613      	mov	r3, r2
 8005fde:	009b      	lsls	r3, r3, #2
 8005fe0:	4413      	add	r3, r2
 8005fe2:	009a      	lsls	r2, r3, #2
 8005fe4:	441a      	add	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff0:	4a22      	ldr	r2, [pc, #136]	; (800607c <UART_SetConfig+0x118>)
 8005ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ff6:	095b      	lsrs	r3, r3, #5
 8005ff8:	0119      	lsls	r1, r3, #4
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	4413      	add	r3, r2
 8006002:	009a      	lsls	r2, r3, #2
 8006004:	441a      	add	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006010:	4b1a      	ldr	r3, [pc, #104]	; (800607c <UART_SetConfig+0x118>)
 8006012:	fba3 0302 	umull	r0, r3, r3, r2
 8006016:	095b      	lsrs	r3, r3, #5
 8006018:	2064      	movs	r0, #100	; 0x64
 800601a:	fb00 f303 	mul.w	r3, r0, r3
 800601e:	1ad3      	subs	r3, r2, r3
 8006020:	011b      	lsls	r3, r3, #4
 8006022:	3332      	adds	r3, #50	; 0x32
 8006024:	4a15      	ldr	r2, [pc, #84]	; (800607c <UART_SetConfig+0x118>)
 8006026:	fba2 2303 	umull	r2, r3, r2, r3
 800602a:	095b      	lsrs	r3, r3, #5
 800602c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006030:	4419      	add	r1, r3
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	4613      	mov	r3, r2
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	4413      	add	r3, r2
 800603a:	009a      	lsls	r2, r3, #2
 800603c:	441a      	add	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	fbb2 f2f3 	udiv	r2, r2, r3
 8006048:	4b0c      	ldr	r3, [pc, #48]	; (800607c <UART_SetConfig+0x118>)
 800604a:	fba3 0302 	umull	r0, r3, r3, r2
 800604e:	095b      	lsrs	r3, r3, #5
 8006050:	2064      	movs	r0, #100	; 0x64
 8006052:	fb00 f303 	mul.w	r3, r0, r3
 8006056:	1ad3      	subs	r3, r2, r3
 8006058:	011b      	lsls	r3, r3, #4
 800605a:	3332      	adds	r3, #50	; 0x32
 800605c:	4a07      	ldr	r2, [pc, #28]	; (800607c <UART_SetConfig+0x118>)
 800605e:	fba2 2303 	umull	r2, r3, r2, r3
 8006062:	095b      	lsrs	r3, r3, #5
 8006064:	f003 020f 	and.w	r2, r3, #15
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	440a      	add	r2, r1
 800606e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006070:	bf00      	nop
 8006072:	3710      	adds	r7, #16
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}
 8006078:	40013800 	.word	0x40013800
 800607c:	51eb851f 	.word	0x51eb851f

08006080 <__errno>:
 8006080:	4b01      	ldr	r3, [pc, #4]	; (8006088 <__errno+0x8>)
 8006082:	6818      	ldr	r0, [r3, #0]
 8006084:	4770      	bx	lr
 8006086:	bf00      	nop
 8006088:	20000018 	.word	0x20000018

0800608c <__libc_init_array>:
 800608c:	b570      	push	{r4, r5, r6, lr}
 800608e:	2600      	movs	r6, #0
 8006090:	4d0c      	ldr	r5, [pc, #48]	; (80060c4 <__libc_init_array+0x38>)
 8006092:	4c0d      	ldr	r4, [pc, #52]	; (80060c8 <__libc_init_array+0x3c>)
 8006094:	1b64      	subs	r4, r4, r5
 8006096:	10a4      	asrs	r4, r4, #2
 8006098:	42a6      	cmp	r6, r4
 800609a:	d109      	bne.n	80060b0 <__libc_init_array+0x24>
 800609c:	f002 fefc 	bl	8008e98 <_init>
 80060a0:	2600      	movs	r6, #0
 80060a2:	4d0a      	ldr	r5, [pc, #40]	; (80060cc <__libc_init_array+0x40>)
 80060a4:	4c0a      	ldr	r4, [pc, #40]	; (80060d0 <__libc_init_array+0x44>)
 80060a6:	1b64      	subs	r4, r4, r5
 80060a8:	10a4      	asrs	r4, r4, #2
 80060aa:	42a6      	cmp	r6, r4
 80060ac:	d105      	bne.n	80060ba <__libc_init_array+0x2e>
 80060ae:	bd70      	pop	{r4, r5, r6, pc}
 80060b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80060b4:	4798      	blx	r3
 80060b6:	3601      	adds	r6, #1
 80060b8:	e7ee      	b.n	8006098 <__libc_init_array+0xc>
 80060ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80060be:	4798      	blx	r3
 80060c0:	3601      	adds	r6, #1
 80060c2:	e7f2      	b.n	80060aa <__libc_init_array+0x1e>
 80060c4:	080092f4 	.word	0x080092f4
 80060c8:	080092f4 	.word	0x080092f4
 80060cc:	080092f4 	.word	0x080092f4
 80060d0:	080092f8 	.word	0x080092f8

080060d4 <memset>:
 80060d4:	4603      	mov	r3, r0
 80060d6:	4402      	add	r2, r0
 80060d8:	4293      	cmp	r3, r2
 80060da:	d100      	bne.n	80060de <memset+0xa>
 80060dc:	4770      	bx	lr
 80060de:	f803 1b01 	strb.w	r1, [r3], #1
 80060e2:	e7f9      	b.n	80060d8 <memset+0x4>

080060e4 <__cvt>:
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060ea:	461f      	mov	r7, r3
 80060ec:	bfbb      	ittet	lt
 80060ee:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80060f2:	461f      	movlt	r7, r3
 80060f4:	2300      	movge	r3, #0
 80060f6:	232d      	movlt	r3, #45	; 0x2d
 80060f8:	b088      	sub	sp, #32
 80060fa:	4614      	mov	r4, r2
 80060fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80060fe:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006100:	7013      	strb	r3, [r2, #0]
 8006102:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006104:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006108:	f023 0820 	bic.w	r8, r3, #32
 800610c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006110:	d005      	beq.n	800611e <__cvt+0x3a>
 8006112:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006116:	d100      	bne.n	800611a <__cvt+0x36>
 8006118:	3501      	adds	r5, #1
 800611a:	2302      	movs	r3, #2
 800611c:	e000      	b.n	8006120 <__cvt+0x3c>
 800611e:	2303      	movs	r3, #3
 8006120:	aa07      	add	r2, sp, #28
 8006122:	9204      	str	r2, [sp, #16]
 8006124:	aa06      	add	r2, sp, #24
 8006126:	e9cd a202 	strd	sl, r2, [sp, #8]
 800612a:	e9cd 3500 	strd	r3, r5, [sp]
 800612e:	4622      	mov	r2, r4
 8006130:	463b      	mov	r3, r7
 8006132:	f000 fce5 	bl	8006b00 <_dtoa_r>
 8006136:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800613a:	4606      	mov	r6, r0
 800613c:	d102      	bne.n	8006144 <__cvt+0x60>
 800613e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006140:	07db      	lsls	r3, r3, #31
 8006142:	d522      	bpl.n	800618a <__cvt+0xa6>
 8006144:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006148:	eb06 0905 	add.w	r9, r6, r5
 800614c:	d110      	bne.n	8006170 <__cvt+0x8c>
 800614e:	7833      	ldrb	r3, [r6, #0]
 8006150:	2b30      	cmp	r3, #48	; 0x30
 8006152:	d10a      	bne.n	800616a <__cvt+0x86>
 8006154:	2200      	movs	r2, #0
 8006156:	2300      	movs	r3, #0
 8006158:	4620      	mov	r0, r4
 800615a:	4639      	mov	r1, r7
 800615c:	f7fa fc24 	bl	80009a8 <__aeabi_dcmpeq>
 8006160:	b918      	cbnz	r0, 800616a <__cvt+0x86>
 8006162:	f1c5 0501 	rsb	r5, r5, #1
 8006166:	f8ca 5000 	str.w	r5, [sl]
 800616a:	f8da 3000 	ldr.w	r3, [sl]
 800616e:	4499      	add	r9, r3
 8006170:	2200      	movs	r2, #0
 8006172:	2300      	movs	r3, #0
 8006174:	4620      	mov	r0, r4
 8006176:	4639      	mov	r1, r7
 8006178:	f7fa fc16 	bl	80009a8 <__aeabi_dcmpeq>
 800617c:	b108      	cbz	r0, 8006182 <__cvt+0x9e>
 800617e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006182:	2230      	movs	r2, #48	; 0x30
 8006184:	9b07      	ldr	r3, [sp, #28]
 8006186:	454b      	cmp	r3, r9
 8006188:	d307      	bcc.n	800619a <__cvt+0xb6>
 800618a:	4630      	mov	r0, r6
 800618c:	9b07      	ldr	r3, [sp, #28]
 800618e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006190:	1b9b      	subs	r3, r3, r6
 8006192:	6013      	str	r3, [r2, #0]
 8006194:	b008      	add	sp, #32
 8006196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800619a:	1c59      	adds	r1, r3, #1
 800619c:	9107      	str	r1, [sp, #28]
 800619e:	701a      	strb	r2, [r3, #0]
 80061a0:	e7f0      	b.n	8006184 <__cvt+0xa0>

080061a2 <__exponent>:
 80061a2:	4603      	mov	r3, r0
 80061a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061a6:	2900      	cmp	r1, #0
 80061a8:	f803 2b02 	strb.w	r2, [r3], #2
 80061ac:	bfb6      	itet	lt
 80061ae:	222d      	movlt	r2, #45	; 0x2d
 80061b0:	222b      	movge	r2, #43	; 0x2b
 80061b2:	4249      	neglt	r1, r1
 80061b4:	2909      	cmp	r1, #9
 80061b6:	7042      	strb	r2, [r0, #1]
 80061b8:	dd2b      	ble.n	8006212 <__exponent+0x70>
 80061ba:	f10d 0407 	add.w	r4, sp, #7
 80061be:	46a4      	mov	ip, r4
 80061c0:	270a      	movs	r7, #10
 80061c2:	fb91 f6f7 	sdiv	r6, r1, r7
 80061c6:	460a      	mov	r2, r1
 80061c8:	46a6      	mov	lr, r4
 80061ca:	fb07 1516 	mls	r5, r7, r6, r1
 80061ce:	2a63      	cmp	r2, #99	; 0x63
 80061d0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80061d4:	4631      	mov	r1, r6
 80061d6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80061da:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80061de:	dcf0      	bgt.n	80061c2 <__exponent+0x20>
 80061e0:	3130      	adds	r1, #48	; 0x30
 80061e2:	f1ae 0502 	sub.w	r5, lr, #2
 80061e6:	f804 1c01 	strb.w	r1, [r4, #-1]
 80061ea:	4629      	mov	r1, r5
 80061ec:	1c44      	adds	r4, r0, #1
 80061ee:	4561      	cmp	r1, ip
 80061f0:	d30a      	bcc.n	8006208 <__exponent+0x66>
 80061f2:	f10d 0209 	add.w	r2, sp, #9
 80061f6:	eba2 020e 	sub.w	r2, r2, lr
 80061fa:	4565      	cmp	r5, ip
 80061fc:	bf88      	it	hi
 80061fe:	2200      	movhi	r2, #0
 8006200:	4413      	add	r3, r2
 8006202:	1a18      	subs	r0, r3, r0
 8006204:	b003      	add	sp, #12
 8006206:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006208:	f811 2b01 	ldrb.w	r2, [r1], #1
 800620c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006210:	e7ed      	b.n	80061ee <__exponent+0x4c>
 8006212:	2330      	movs	r3, #48	; 0x30
 8006214:	3130      	adds	r1, #48	; 0x30
 8006216:	7083      	strb	r3, [r0, #2]
 8006218:	70c1      	strb	r1, [r0, #3]
 800621a:	1d03      	adds	r3, r0, #4
 800621c:	e7f1      	b.n	8006202 <__exponent+0x60>
	...

08006220 <_printf_float>:
 8006220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006224:	b091      	sub	sp, #68	; 0x44
 8006226:	460c      	mov	r4, r1
 8006228:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800622c:	4616      	mov	r6, r2
 800622e:	461f      	mov	r7, r3
 8006230:	4605      	mov	r5, r0
 8006232:	f001 fa53 	bl	80076dc <_localeconv_r>
 8006236:	6803      	ldr	r3, [r0, #0]
 8006238:	4618      	mov	r0, r3
 800623a:	9309      	str	r3, [sp, #36]	; 0x24
 800623c:	f7f9 ff88 	bl	8000150 <strlen>
 8006240:	2300      	movs	r3, #0
 8006242:	930e      	str	r3, [sp, #56]	; 0x38
 8006244:	f8d8 3000 	ldr.w	r3, [r8]
 8006248:	900a      	str	r0, [sp, #40]	; 0x28
 800624a:	3307      	adds	r3, #7
 800624c:	f023 0307 	bic.w	r3, r3, #7
 8006250:	f103 0208 	add.w	r2, r3, #8
 8006254:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006258:	f8d4 b000 	ldr.w	fp, [r4]
 800625c:	f8c8 2000 	str.w	r2, [r8]
 8006260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006264:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006268:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800626c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006270:	930b      	str	r3, [sp, #44]	; 0x2c
 8006272:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006276:	4640      	mov	r0, r8
 8006278:	4b9c      	ldr	r3, [pc, #624]	; (80064ec <_printf_float+0x2cc>)
 800627a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800627c:	f7fa fbc6 	bl	8000a0c <__aeabi_dcmpun>
 8006280:	bb70      	cbnz	r0, 80062e0 <_printf_float+0xc0>
 8006282:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006286:	4640      	mov	r0, r8
 8006288:	4b98      	ldr	r3, [pc, #608]	; (80064ec <_printf_float+0x2cc>)
 800628a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800628c:	f7fa fba0 	bl	80009d0 <__aeabi_dcmple>
 8006290:	bb30      	cbnz	r0, 80062e0 <_printf_float+0xc0>
 8006292:	2200      	movs	r2, #0
 8006294:	2300      	movs	r3, #0
 8006296:	4640      	mov	r0, r8
 8006298:	4651      	mov	r1, sl
 800629a:	f7fa fb8f 	bl	80009bc <__aeabi_dcmplt>
 800629e:	b110      	cbz	r0, 80062a6 <_printf_float+0x86>
 80062a0:	232d      	movs	r3, #45	; 0x2d
 80062a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062a6:	4b92      	ldr	r3, [pc, #584]	; (80064f0 <_printf_float+0x2d0>)
 80062a8:	4892      	ldr	r0, [pc, #584]	; (80064f4 <_printf_float+0x2d4>)
 80062aa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80062ae:	bf94      	ite	ls
 80062b0:	4698      	movls	r8, r3
 80062b2:	4680      	movhi	r8, r0
 80062b4:	2303      	movs	r3, #3
 80062b6:	f04f 0a00 	mov.w	sl, #0
 80062ba:	6123      	str	r3, [r4, #16]
 80062bc:	f02b 0304 	bic.w	r3, fp, #4
 80062c0:	6023      	str	r3, [r4, #0]
 80062c2:	4633      	mov	r3, r6
 80062c4:	4621      	mov	r1, r4
 80062c6:	4628      	mov	r0, r5
 80062c8:	9700      	str	r7, [sp, #0]
 80062ca:	aa0f      	add	r2, sp, #60	; 0x3c
 80062cc:	f000 f9d4 	bl	8006678 <_printf_common>
 80062d0:	3001      	adds	r0, #1
 80062d2:	f040 8090 	bne.w	80063f6 <_printf_float+0x1d6>
 80062d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062da:	b011      	add	sp, #68	; 0x44
 80062dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e0:	4642      	mov	r2, r8
 80062e2:	4653      	mov	r3, sl
 80062e4:	4640      	mov	r0, r8
 80062e6:	4651      	mov	r1, sl
 80062e8:	f7fa fb90 	bl	8000a0c <__aeabi_dcmpun>
 80062ec:	b148      	cbz	r0, 8006302 <_printf_float+0xe2>
 80062ee:	f1ba 0f00 	cmp.w	sl, #0
 80062f2:	bfb8      	it	lt
 80062f4:	232d      	movlt	r3, #45	; 0x2d
 80062f6:	4880      	ldr	r0, [pc, #512]	; (80064f8 <_printf_float+0x2d8>)
 80062f8:	bfb8      	it	lt
 80062fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80062fe:	4b7f      	ldr	r3, [pc, #508]	; (80064fc <_printf_float+0x2dc>)
 8006300:	e7d3      	b.n	80062aa <_printf_float+0x8a>
 8006302:	6863      	ldr	r3, [r4, #4]
 8006304:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006308:	1c5a      	adds	r2, r3, #1
 800630a:	d142      	bne.n	8006392 <_printf_float+0x172>
 800630c:	2306      	movs	r3, #6
 800630e:	6063      	str	r3, [r4, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	9206      	str	r2, [sp, #24]
 8006314:	aa0e      	add	r2, sp, #56	; 0x38
 8006316:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800631a:	aa0d      	add	r2, sp, #52	; 0x34
 800631c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006320:	9203      	str	r2, [sp, #12]
 8006322:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006326:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800632a:	6023      	str	r3, [r4, #0]
 800632c:	6863      	ldr	r3, [r4, #4]
 800632e:	4642      	mov	r2, r8
 8006330:	9300      	str	r3, [sp, #0]
 8006332:	4628      	mov	r0, r5
 8006334:	4653      	mov	r3, sl
 8006336:	910b      	str	r1, [sp, #44]	; 0x2c
 8006338:	f7ff fed4 	bl	80060e4 <__cvt>
 800633c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800633e:	4680      	mov	r8, r0
 8006340:	2947      	cmp	r1, #71	; 0x47
 8006342:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006344:	d108      	bne.n	8006358 <_printf_float+0x138>
 8006346:	1cc8      	adds	r0, r1, #3
 8006348:	db02      	blt.n	8006350 <_printf_float+0x130>
 800634a:	6863      	ldr	r3, [r4, #4]
 800634c:	4299      	cmp	r1, r3
 800634e:	dd40      	ble.n	80063d2 <_printf_float+0x1b2>
 8006350:	f1a9 0902 	sub.w	r9, r9, #2
 8006354:	fa5f f989 	uxtb.w	r9, r9
 8006358:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800635c:	d81f      	bhi.n	800639e <_printf_float+0x17e>
 800635e:	464a      	mov	r2, r9
 8006360:	3901      	subs	r1, #1
 8006362:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006366:	910d      	str	r1, [sp, #52]	; 0x34
 8006368:	f7ff ff1b 	bl	80061a2 <__exponent>
 800636c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800636e:	4682      	mov	sl, r0
 8006370:	1813      	adds	r3, r2, r0
 8006372:	2a01      	cmp	r2, #1
 8006374:	6123      	str	r3, [r4, #16]
 8006376:	dc02      	bgt.n	800637e <_printf_float+0x15e>
 8006378:	6822      	ldr	r2, [r4, #0]
 800637a:	07d2      	lsls	r2, r2, #31
 800637c:	d501      	bpl.n	8006382 <_printf_float+0x162>
 800637e:	3301      	adds	r3, #1
 8006380:	6123      	str	r3, [r4, #16]
 8006382:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006386:	2b00      	cmp	r3, #0
 8006388:	d09b      	beq.n	80062c2 <_printf_float+0xa2>
 800638a:	232d      	movs	r3, #45	; 0x2d
 800638c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006390:	e797      	b.n	80062c2 <_printf_float+0xa2>
 8006392:	2947      	cmp	r1, #71	; 0x47
 8006394:	d1bc      	bne.n	8006310 <_printf_float+0xf0>
 8006396:	2b00      	cmp	r3, #0
 8006398:	d1ba      	bne.n	8006310 <_printf_float+0xf0>
 800639a:	2301      	movs	r3, #1
 800639c:	e7b7      	b.n	800630e <_printf_float+0xee>
 800639e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80063a2:	d118      	bne.n	80063d6 <_printf_float+0x1b6>
 80063a4:	2900      	cmp	r1, #0
 80063a6:	6863      	ldr	r3, [r4, #4]
 80063a8:	dd0b      	ble.n	80063c2 <_printf_float+0x1a2>
 80063aa:	6121      	str	r1, [r4, #16]
 80063ac:	b913      	cbnz	r3, 80063b4 <_printf_float+0x194>
 80063ae:	6822      	ldr	r2, [r4, #0]
 80063b0:	07d0      	lsls	r0, r2, #31
 80063b2:	d502      	bpl.n	80063ba <_printf_float+0x19a>
 80063b4:	3301      	adds	r3, #1
 80063b6:	440b      	add	r3, r1
 80063b8:	6123      	str	r3, [r4, #16]
 80063ba:	f04f 0a00 	mov.w	sl, #0
 80063be:	65a1      	str	r1, [r4, #88]	; 0x58
 80063c0:	e7df      	b.n	8006382 <_printf_float+0x162>
 80063c2:	b913      	cbnz	r3, 80063ca <_printf_float+0x1aa>
 80063c4:	6822      	ldr	r2, [r4, #0]
 80063c6:	07d2      	lsls	r2, r2, #31
 80063c8:	d501      	bpl.n	80063ce <_printf_float+0x1ae>
 80063ca:	3302      	adds	r3, #2
 80063cc:	e7f4      	b.n	80063b8 <_printf_float+0x198>
 80063ce:	2301      	movs	r3, #1
 80063d0:	e7f2      	b.n	80063b8 <_printf_float+0x198>
 80063d2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80063d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063d8:	4299      	cmp	r1, r3
 80063da:	db05      	blt.n	80063e8 <_printf_float+0x1c8>
 80063dc:	6823      	ldr	r3, [r4, #0]
 80063de:	6121      	str	r1, [r4, #16]
 80063e0:	07d8      	lsls	r0, r3, #31
 80063e2:	d5ea      	bpl.n	80063ba <_printf_float+0x19a>
 80063e4:	1c4b      	adds	r3, r1, #1
 80063e6:	e7e7      	b.n	80063b8 <_printf_float+0x198>
 80063e8:	2900      	cmp	r1, #0
 80063ea:	bfcc      	ite	gt
 80063ec:	2201      	movgt	r2, #1
 80063ee:	f1c1 0202 	rsble	r2, r1, #2
 80063f2:	4413      	add	r3, r2
 80063f4:	e7e0      	b.n	80063b8 <_printf_float+0x198>
 80063f6:	6823      	ldr	r3, [r4, #0]
 80063f8:	055a      	lsls	r2, r3, #21
 80063fa:	d407      	bmi.n	800640c <_printf_float+0x1ec>
 80063fc:	6923      	ldr	r3, [r4, #16]
 80063fe:	4642      	mov	r2, r8
 8006400:	4631      	mov	r1, r6
 8006402:	4628      	mov	r0, r5
 8006404:	47b8      	blx	r7
 8006406:	3001      	adds	r0, #1
 8006408:	d12b      	bne.n	8006462 <_printf_float+0x242>
 800640a:	e764      	b.n	80062d6 <_printf_float+0xb6>
 800640c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006410:	f240 80dd 	bls.w	80065ce <_printf_float+0x3ae>
 8006414:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006418:	2200      	movs	r2, #0
 800641a:	2300      	movs	r3, #0
 800641c:	f7fa fac4 	bl	80009a8 <__aeabi_dcmpeq>
 8006420:	2800      	cmp	r0, #0
 8006422:	d033      	beq.n	800648c <_printf_float+0x26c>
 8006424:	2301      	movs	r3, #1
 8006426:	4631      	mov	r1, r6
 8006428:	4628      	mov	r0, r5
 800642a:	4a35      	ldr	r2, [pc, #212]	; (8006500 <_printf_float+0x2e0>)
 800642c:	47b8      	blx	r7
 800642e:	3001      	adds	r0, #1
 8006430:	f43f af51 	beq.w	80062d6 <_printf_float+0xb6>
 8006434:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006438:	429a      	cmp	r2, r3
 800643a:	db02      	blt.n	8006442 <_printf_float+0x222>
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	07d8      	lsls	r0, r3, #31
 8006440:	d50f      	bpl.n	8006462 <_printf_float+0x242>
 8006442:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006446:	4631      	mov	r1, r6
 8006448:	4628      	mov	r0, r5
 800644a:	47b8      	blx	r7
 800644c:	3001      	adds	r0, #1
 800644e:	f43f af42 	beq.w	80062d6 <_printf_float+0xb6>
 8006452:	f04f 0800 	mov.w	r8, #0
 8006456:	f104 091a 	add.w	r9, r4, #26
 800645a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800645c:	3b01      	subs	r3, #1
 800645e:	4543      	cmp	r3, r8
 8006460:	dc09      	bgt.n	8006476 <_printf_float+0x256>
 8006462:	6823      	ldr	r3, [r4, #0]
 8006464:	079b      	lsls	r3, r3, #30
 8006466:	f100 8102 	bmi.w	800666e <_printf_float+0x44e>
 800646a:	68e0      	ldr	r0, [r4, #12]
 800646c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800646e:	4298      	cmp	r0, r3
 8006470:	bfb8      	it	lt
 8006472:	4618      	movlt	r0, r3
 8006474:	e731      	b.n	80062da <_printf_float+0xba>
 8006476:	2301      	movs	r3, #1
 8006478:	464a      	mov	r2, r9
 800647a:	4631      	mov	r1, r6
 800647c:	4628      	mov	r0, r5
 800647e:	47b8      	blx	r7
 8006480:	3001      	adds	r0, #1
 8006482:	f43f af28 	beq.w	80062d6 <_printf_float+0xb6>
 8006486:	f108 0801 	add.w	r8, r8, #1
 800648a:	e7e6      	b.n	800645a <_printf_float+0x23a>
 800648c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800648e:	2b00      	cmp	r3, #0
 8006490:	dc38      	bgt.n	8006504 <_printf_float+0x2e4>
 8006492:	2301      	movs	r3, #1
 8006494:	4631      	mov	r1, r6
 8006496:	4628      	mov	r0, r5
 8006498:	4a19      	ldr	r2, [pc, #100]	; (8006500 <_printf_float+0x2e0>)
 800649a:	47b8      	blx	r7
 800649c:	3001      	adds	r0, #1
 800649e:	f43f af1a 	beq.w	80062d6 <_printf_float+0xb6>
 80064a2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80064a6:	4313      	orrs	r3, r2
 80064a8:	d102      	bne.n	80064b0 <_printf_float+0x290>
 80064aa:	6823      	ldr	r3, [r4, #0]
 80064ac:	07d9      	lsls	r1, r3, #31
 80064ae:	d5d8      	bpl.n	8006462 <_printf_float+0x242>
 80064b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064b4:	4631      	mov	r1, r6
 80064b6:	4628      	mov	r0, r5
 80064b8:	47b8      	blx	r7
 80064ba:	3001      	adds	r0, #1
 80064bc:	f43f af0b 	beq.w	80062d6 <_printf_float+0xb6>
 80064c0:	f04f 0900 	mov.w	r9, #0
 80064c4:	f104 0a1a 	add.w	sl, r4, #26
 80064c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064ca:	425b      	negs	r3, r3
 80064cc:	454b      	cmp	r3, r9
 80064ce:	dc01      	bgt.n	80064d4 <_printf_float+0x2b4>
 80064d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064d2:	e794      	b.n	80063fe <_printf_float+0x1de>
 80064d4:	2301      	movs	r3, #1
 80064d6:	4652      	mov	r2, sl
 80064d8:	4631      	mov	r1, r6
 80064da:	4628      	mov	r0, r5
 80064dc:	47b8      	blx	r7
 80064de:	3001      	adds	r0, #1
 80064e0:	f43f aef9 	beq.w	80062d6 <_printf_float+0xb6>
 80064e4:	f109 0901 	add.w	r9, r9, #1
 80064e8:	e7ee      	b.n	80064c8 <_printf_float+0x2a8>
 80064ea:	bf00      	nop
 80064ec:	7fefffff 	.word	0x7fefffff
 80064f0:	08008f1c 	.word	0x08008f1c
 80064f4:	08008f20 	.word	0x08008f20
 80064f8:	08008f28 	.word	0x08008f28
 80064fc:	08008f24 	.word	0x08008f24
 8006500:	08008f2c 	.word	0x08008f2c
 8006504:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006506:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006508:	429a      	cmp	r2, r3
 800650a:	bfa8      	it	ge
 800650c:	461a      	movge	r2, r3
 800650e:	2a00      	cmp	r2, #0
 8006510:	4691      	mov	r9, r2
 8006512:	dc37      	bgt.n	8006584 <_printf_float+0x364>
 8006514:	f04f 0b00 	mov.w	fp, #0
 8006518:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800651c:	f104 021a 	add.w	r2, r4, #26
 8006520:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006524:	ebaa 0309 	sub.w	r3, sl, r9
 8006528:	455b      	cmp	r3, fp
 800652a:	dc33      	bgt.n	8006594 <_printf_float+0x374>
 800652c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006530:	429a      	cmp	r2, r3
 8006532:	db3b      	blt.n	80065ac <_printf_float+0x38c>
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	07da      	lsls	r2, r3, #31
 8006538:	d438      	bmi.n	80065ac <_printf_float+0x38c>
 800653a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800653c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800653e:	eba3 020a 	sub.w	r2, r3, sl
 8006542:	eba3 0901 	sub.w	r9, r3, r1
 8006546:	4591      	cmp	r9, r2
 8006548:	bfa8      	it	ge
 800654a:	4691      	movge	r9, r2
 800654c:	f1b9 0f00 	cmp.w	r9, #0
 8006550:	dc34      	bgt.n	80065bc <_printf_float+0x39c>
 8006552:	f04f 0800 	mov.w	r8, #0
 8006556:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800655a:	f104 0a1a 	add.w	sl, r4, #26
 800655e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006562:	1a9b      	subs	r3, r3, r2
 8006564:	eba3 0309 	sub.w	r3, r3, r9
 8006568:	4543      	cmp	r3, r8
 800656a:	f77f af7a 	ble.w	8006462 <_printf_float+0x242>
 800656e:	2301      	movs	r3, #1
 8006570:	4652      	mov	r2, sl
 8006572:	4631      	mov	r1, r6
 8006574:	4628      	mov	r0, r5
 8006576:	47b8      	blx	r7
 8006578:	3001      	adds	r0, #1
 800657a:	f43f aeac 	beq.w	80062d6 <_printf_float+0xb6>
 800657e:	f108 0801 	add.w	r8, r8, #1
 8006582:	e7ec      	b.n	800655e <_printf_float+0x33e>
 8006584:	4613      	mov	r3, r2
 8006586:	4631      	mov	r1, r6
 8006588:	4642      	mov	r2, r8
 800658a:	4628      	mov	r0, r5
 800658c:	47b8      	blx	r7
 800658e:	3001      	adds	r0, #1
 8006590:	d1c0      	bne.n	8006514 <_printf_float+0x2f4>
 8006592:	e6a0      	b.n	80062d6 <_printf_float+0xb6>
 8006594:	2301      	movs	r3, #1
 8006596:	4631      	mov	r1, r6
 8006598:	4628      	mov	r0, r5
 800659a:	920b      	str	r2, [sp, #44]	; 0x2c
 800659c:	47b8      	blx	r7
 800659e:	3001      	adds	r0, #1
 80065a0:	f43f ae99 	beq.w	80062d6 <_printf_float+0xb6>
 80065a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80065a6:	f10b 0b01 	add.w	fp, fp, #1
 80065aa:	e7b9      	b.n	8006520 <_printf_float+0x300>
 80065ac:	4631      	mov	r1, r6
 80065ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065b2:	4628      	mov	r0, r5
 80065b4:	47b8      	blx	r7
 80065b6:	3001      	adds	r0, #1
 80065b8:	d1bf      	bne.n	800653a <_printf_float+0x31a>
 80065ba:	e68c      	b.n	80062d6 <_printf_float+0xb6>
 80065bc:	464b      	mov	r3, r9
 80065be:	4631      	mov	r1, r6
 80065c0:	4628      	mov	r0, r5
 80065c2:	eb08 020a 	add.w	r2, r8, sl
 80065c6:	47b8      	blx	r7
 80065c8:	3001      	adds	r0, #1
 80065ca:	d1c2      	bne.n	8006552 <_printf_float+0x332>
 80065cc:	e683      	b.n	80062d6 <_printf_float+0xb6>
 80065ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065d0:	2a01      	cmp	r2, #1
 80065d2:	dc01      	bgt.n	80065d8 <_printf_float+0x3b8>
 80065d4:	07db      	lsls	r3, r3, #31
 80065d6:	d537      	bpl.n	8006648 <_printf_float+0x428>
 80065d8:	2301      	movs	r3, #1
 80065da:	4642      	mov	r2, r8
 80065dc:	4631      	mov	r1, r6
 80065de:	4628      	mov	r0, r5
 80065e0:	47b8      	blx	r7
 80065e2:	3001      	adds	r0, #1
 80065e4:	f43f ae77 	beq.w	80062d6 <_printf_float+0xb6>
 80065e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065ec:	4631      	mov	r1, r6
 80065ee:	4628      	mov	r0, r5
 80065f0:	47b8      	blx	r7
 80065f2:	3001      	adds	r0, #1
 80065f4:	f43f ae6f 	beq.w	80062d6 <_printf_float+0xb6>
 80065f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065fc:	2200      	movs	r2, #0
 80065fe:	2300      	movs	r3, #0
 8006600:	f7fa f9d2 	bl	80009a8 <__aeabi_dcmpeq>
 8006604:	b9d8      	cbnz	r0, 800663e <_printf_float+0x41e>
 8006606:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006608:	f108 0201 	add.w	r2, r8, #1
 800660c:	3b01      	subs	r3, #1
 800660e:	4631      	mov	r1, r6
 8006610:	4628      	mov	r0, r5
 8006612:	47b8      	blx	r7
 8006614:	3001      	adds	r0, #1
 8006616:	d10e      	bne.n	8006636 <_printf_float+0x416>
 8006618:	e65d      	b.n	80062d6 <_printf_float+0xb6>
 800661a:	2301      	movs	r3, #1
 800661c:	464a      	mov	r2, r9
 800661e:	4631      	mov	r1, r6
 8006620:	4628      	mov	r0, r5
 8006622:	47b8      	blx	r7
 8006624:	3001      	adds	r0, #1
 8006626:	f43f ae56 	beq.w	80062d6 <_printf_float+0xb6>
 800662a:	f108 0801 	add.w	r8, r8, #1
 800662e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006630:	3b01      	subs	r3, #1
 8006632:	4543      	cmp	r3, r8
 8006634:	dcf1      	bgt.n	800661a <_printf_float+0x3fa>
 8006636:	4653      	mov	r3, sl
 8006638:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800663c:	e6e0      	b.n	8006400 <_printf_float+0x1e0>
 800663e:	f04f 0800 	mov.w	r8, #0
 8006642:	f104 091a 	add.w	r9, r4, #26
 8006646:	e7f2      	b.n	800662e <_printf_float+0x40e>
 8006648:	2301      	movs	r3, #1
 800664a:	4642      	mov	r2, r8
 800664c:	e7df      	b.n	800660e <_printf_float+0x3ee>
 800664e:	2301      	movs	r3, #1
 8006650:	464a      	mov	r2, r9
 8006652:	4631      	mov	r1, r6
 8006654:	4628      	mov	r0, r5
 8006656:	47b8      	blx	r7
 8006658:	3001      	adds	r0, #1
 800665a:	f43f ae3c 	beq.w	80062d6 <_printf_float+0xb6>
 800665e:	f108 0801 	add.w	r8, r8, #1
 8006662:	68e3      	ldr	r3, [r4, #12]
 8006664:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006666:	1a5b      	subs	r3, r3, r1
 8006668:	4543      	cmp	r3, r8
 800666a:	dcf0      	bgt.n	800664e <_printf_float+0x42e>
 800666c:	e6fd      	b.n	800646a <_printf_float+0x24a>
 800666e:	f04f 0800 	mov.w	r8, #0
 8006672:	f104 0919 	add.w	r9, r4, #25
 8006676:	e7f4      	b.n	8006662 <_printf_float+0x442>

08006678 <_printf_common>:
 8006678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800667c:	4616      	mov	r6, r2
 800667e:	4699      	mov	r9, r3
 8006680:	688a      	ldr	r2, [r1, #8]
 8006682:	690b      	ldr	r3, [r1, #16]
 8006684:	4607      	mov	r7, r0
 8006686:	4293      	cmp	r3, r2
 8006688:	bfb8      	it	lt
 800668a:	4613      	movlt	r3, r2
 800668c:	6033      	str	r3, [r6, #0]
 800668e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006692:	460c      	mov	r4, r1
 8006694:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006698:	b10a      	cbz	r2, 800669e <_printf_common+0x26>
 800669a:	3301      	adds	r3, #1
 800669c:	6033      	str	r3, [r6, #0]
 800669e:	6823      	ldr	r3, [r4, #0]
 80066a0:	0699      	lsls	r1, r3, #26
 80066a2:	bf42      	ittt	mi
 80066a4:	6833      	ldrmi	r3, [r6, #0]
 80066a6:	3302      	addmi	r3, #2
 80066a8:	6033      	strmi	r3, [r6, #0]
 80066aa:	6825      	ldr	r5, [r4, #0]
 80066ac:	f015 0506 	ands.w	r5, r5, #6
 80066b0:	d106      	bne.n	80066c0 <_printf_common+0x48>
 80066b2:	f104 0a19 	add.w	sl, r4, #25
 80066b6:	68e3      	ldr	r3, [r4, #12]
 80066b8:	6832      	ldr	r2, [r6, #0]
 80066ba:	1a9b      	subs	r3, r3, r2
 80066bc:	42ab      	cmp	r3, r5
 80066be:	dc28      	bgt.n	8006712 <_printf_common+0x9a>
 80066c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80066c4:	1e13      	subs	r3, r2, #0
 80066c6:	6822      	ldr	r2, [r4, #0]
 80066c8:	bf18      	it	ne
 80066ca:	2301      	movne	r3, #1
 80066cc:	0692      	lsls	r2, r2, #26
 80066ce:	d42d      	bmi.n	800672c <_printf_common+0xb4>
 80066d0:	4649      	mov	r1, r9
 80066d2:	4638      	mov	r0, r7
 80066d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066d8:	47c0      	blx	r8
 80066da:	3001      	adds	r0, #1
 80066dc:	d020      	beq.n	8006720 <_printf_common+0xa8>
 80066de:	6823      	ldr	r3, [r4, #0]
 80066e0:	68e5      	ldr	r5, [r4, #12]
 80066e2:	f003 0306 	and.w	r3, r3, #6
 80066e6:	2b04      	cmp	r3, #4
 80066e8:	bf18      	it	ne
 80066ea:	2500      	movne	r5, #0
 80066ec:	6832      	ldr	r2, [r6, #0]
 80066ee:	f04f 0600 	mov.w	r6, #0
 80066f2:	68a3      	ldr	r3, [r4, #8]
 80066f4:	bf08      	it	eq
 80066f6:	1aad      	subeq	r5, r5, r2
 80066f8:	6922      	ldr	r2, [r4, #16]
 80066fa:	bf08      	it	eq
 80066fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006700:	4293      	cmp	r3, r2
 8006702:	bfc4      	itt	gt
 8006704:	1a9b      	subgt	r3, r3, r2
 8006706:	18ed      	addgt	r5, r5, r3
 8006708:	341a      	adds	r4, #26
 800670a:	42b5      	cmp	r5, r6
 800670c:	d11a      	bne.n	8006744 <_printf_common+0xcc>
 800670e:	2000      	movs	r0, #0
 8006710:	e008      	b.n	8006724 <_printf_common+0xac>
 8006712:	2301      	movs	r3, #1
 8006714:	4652      	mov	r2, sl
 8006716:	4649      	mov	r1, r9
 8006718:	4638      	mov	r0, r7
 800671a:	47c0      	blx	r8
 800671c:	3001      	adds	r0, #1
 800671e:	d103      	bne.n	8006728 <_printf_common+0xb0>
 8006720:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006728:	3501      	adds	r5, #1
 800672a:	e7c4      	b.n	80066b6 <_printf_common+0x3e>
 800672c:	2030      	movs	r0, #48	; 0x30
 800672e:	18e1      	adds	r1, r4, r3
 8006730:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006734:	1c5a      	adds	r2, r3, #1
 8006736:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800673a:	4422      	add	r2, r4
 800673c:	3302      	adds	r3, #2
 800673e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006742:	e7c5      	b.n	80066d0 <_printf_common+0x58>
 8006744:	2301      	movs	r3, #1
 8006746:	4622      	mov	r2, r4
 8006748:	4649      	mov	r1, r9
 800674a:	4638      	mov	r0, r7
 800674c:	47c0      	blx	r8
 800674e:	3001      	adds	r0, #1
 8006750:	d0e6      	beq.n	8006720 <_printf_common+0xa8>
 8006752:	3601      	adds	r6, #1
 8006754:	e7d9      	b.n	800670a <_printf_common+0x92>
	...

08006758 <_printf_i>:
 8006758:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800675c:	7e0f      	ldrb	r7, [r1, #24]
 800675e:	4691      	mov	r9, r2
 8006760:	2f78      	cmp	r7, #120	; 0x78
 8006762:	4680      	mov	r8, r0
 8006764:	460c      	mov	r4, r1
 8006766:	469a      	mov	sl, r3
 8006768:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800676a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800676e:	d807      	bhi.n	8006780 <_printf_i+0x28>
 8006770:	2f62      	cmp	r7, #98	; 0x62
 8006772:	d80a      	bhi.n	800678a <_printf_i+0x32>
 8006774:	2f00      	cmp	r7, #0
 8006776:	f000 80d9 	beq.w	800692c <_printf_i+0x1d4>
 800677a:	2f58      	cmp	r7, #88	; 0x58
 800677c:	f000 80a4 	beq.w	80068c8 <_printf_i+0x170>
 8006780:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006784:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006788:	e03a      	b.n	8006800 <_printf_i+0xa8>
 800678a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800678e:	2b15      	cmp	r3, #21
 8006790:	d8f6      	bhi.n	8006780 <_printf_i+0x28>
 8006792:	a101      	add	r1, pc, #4	; (adr r1, 8006798 <_printf_i+0x40>)
 8006794:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006798:	080067f1 	.word	0x080067f1
 800679c:	08006805 	.word	0x08006805
 80067a0:	08006781 	.word	0x08006781
 80067a4:	08006781 	.word	0x08006781
 80067a8:	08006781 	.word	0x08006781
 80067ac:	08006781 	.word	0x08006781
 80067b0:	08006805 	.word	0x08006805
 80067b4:	08006781 	.word	0x08006781
 80067b8:	08006781 	.word	0x08006781
 80067bc:	08006781 	.word	0x08006781
 80067c0:	08006781 	.word	0x08006781
 80067c4:	08006913 	.word	0x08006913
 80067c8:	08006835 	.word	0x08006835
 80067cc:	080068f5 	.word	0x080068f5
 80067d0:	08006781 	.word	0x08006781
 80067d4:	08006781 	.word	0x08006781
 80067d8:	08006935 	.word	0x08006935
 80067dc:	08006781 	.word	0x08006781
 80067e0:	08006835 	.word	0x08006835
 80067e4:	08006781 	.word	0x08006781
 80067e8:	08006781 	.word	0x08006781
 80067ec:	080068fd 	.word	0x080068fd
 80067f0:	682b      	ldr	r3, [r5, #0]
 80067f2:	1d1a      	adds	r2, r3, #4
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	602a      	str	r2, [r5, #0]
 80067f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006800:	2301      	movs	r3, #1
 8006802:	e0a4      	b.n	800694e <_printf_i+0x1f6>
 8006804:	6820      	ldr	r0, [r4, #0]
 8006806:	6829      	ldr	r1, [r5, #0]
 8006808:	0606      	lsls	r6, r0, #24
 800680a:	f101 0304 	add.w	r3, r1, #4
 800680e:	d50a      	bpl.n	8006826 <_printf_i+0xce>
 8006810:	680e      	ldr	r6, [r1, #0]
 8006812:	602b      	str	r3, [r5, #0]
 8006814:	2e00      	cmp	r6, #0
 8006816:	da03      	bge.n	8006820 <_printf_i+0xc8>
 8006818:	232d      	movs	r3, #45	; 0x2d
 800681a:	4276      	negs	r6, r6
 800681c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006820:	230a      	movs	r3, #10
 8006822:	485e      	ldr	r0, [pc, #376]	; (800699c <_printf_i+0x244>)
 8006824:	e019      	b.n	800685a <_printf_i+0x102>
 8006826:	680e      	ldr	r6, [r1, #0]
 8006828:	f010 0f40 	tst.w	r0, #64	; 0x40
 800682c:	602b      	str	r3, [r5, #0]
 800682e:	bf18      	it	ne
 8006830:	b236      	sxthne	r6, r6
 8006832:	e7ef      	b.n	8006814 <_printf_i+0xbc>
 8006834:	682b      	ldr	r3, [r5, #0]
 8006836:	6820      	ldr	r0, [r4, #0]
 8006838:	1d19      	adds	r1, r3, #4
 800683a:	6029      	str	r1, [r5, #0]
 800683c:	0601      	lsls	r1, r0, #24
 800683e:	d501      	bpl.n	8006844 <_printf_i+0xec>
 8006840:	681e      	ldr	r6, [r3, #0]
 8006842:	e002      	b.n	800684a <_printf_i+0xf2>
 8006844:	0646      	lsls	r6, r0, #25
 8006846:	d5fb      	bpl.n	8006840 <_printf_i+0xe8>
 8006848:	881e      	ldrh	r6, [r3, #0]
 800684a:	2f6f      	cmp	r7, #111	; 0x6f
 800684c:	bf0c      	ite	eq
 800684e:	2308      	moveq	r3, #8
 8006850:	230a      	movne	r3, #10
 8006852:	4852      	ldr	r0, [pc, #328]	; (800699c <_printf_i+0x244>)
 8006854:	2100      	movs	r1, #0
 8006856:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800685a:	6865      	ldr	r5, [r4, #4]
 800685c:	2d00      	cmp	r5, #0
 800685e:	bfa8      	it	ge
 8006860:	6821      	ldrge	r1, [r4, #0]
 8006862:	60a5      	str	r5, [r4, #8]
 8006864:	bfa4      	itt	ge
 8006866:	f021 0104 	bicge.w	r1, r1, #4
 800686a:	6021      	strge	r1, [r4, #0]
 800686c:	b90e      	cbnz	r6, 8006872 <_printf_i+0x11a>
 800686e:	2d00      	cmp	r5, #0
 8006870:	d04d      	beq.n	800690e <_printf_i+0x1b6>
 8006872:	4615      	mov	r5, r2
 8006874:	fbb6 f1f3 	udiv	r1, r6, r3
 8006878:	fb03 6711 	mls	r7, r3, r1, r6
 800687c:	5dc7      	ldrb	r7, [r0, r7]
 800687e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006882:	4637      	mov	r7, r6
 8006884:	42bb      	cmp	r3, r7
 8006886:	460e      	mov	r6, r1
 8006888:	d9f4      	bls.n	8006874 <_printf_i+0x11c>
 800688a:	2b08      	cmp	r3, #8
 800688c:	d10b      	bne.n	80068a6 <_printf_i+0x14e>
 800688e:	6823      	ldr	r3, [r4, #0]
 8006890:	07de      	lsls	r6, r3, #31
 8006892:	d508      	bpl.n	80068a6 <_printf_i+0x14e>
 8006894:	6923      	ldr	r3, [r4, #16]
 8006896:	6861      	ldr	r1, [r4, #4]
 8006898:	4299      	cmp	r1, r3
 800689a:	bfde      	ittt	le
 800689c:	2330      	movle	r3, #48	; 0x30
 800689e:	f805 3c01 	strble.w	r3, [r5, #-1]
 80068a2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80068a6:	1b52      	subs	r2, r2, r5
 80068a8:	6122      	str	r2, [r4, #16]
 80068aa:	464b      	mov	r3, r9
 80068ac:	4621      	mov	r1, r4
 80068ae:	4640      	mov	r0, r8
 80068b0:	f8cd a000 	str.w	sl, [sp]
 80068b4:	aa03      	add	r2, sp, #12
 80068b6:	f7ff fedf 	bl	8006678 <_printf_common>
 80068ba:	3001      	adds	r0, #1
 80068bc:	d14c      	bne.n	8006958 <_printf_i+0x200>
 80068be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80068c2:	b004      	add	sp, #16
 80068c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068c8:	4834      	ldr	r0, [pc, #208]	; (800699c <_printf_i+0x244>)
 80068ca:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80068ce:	6829      	ldr	r1, [r5, #0]
 80068d0:	6823      	ldr	r3, [r4, #0]
 80068d2:	f851 6b04 	ldr.w	r6, [r1], #4
 80068d6:	6029      	str	r1, [r5, #0]
 80068d8:	061d      	lsls	r5, r3, #24
 80068da:	d514      	bpl.n	8006906 <_printf_i+0x1ae>
 80068dc:	07df      	lsls	r7, r3, #31
 80068de:	bf44      	itt	mi
 80068e0:	f043 0320 	orrmi.w	r3, r3, #32
 80068e4:	6023      	strmi	r3, [r4, #0]
 80068e6:	b91e      	cbnz	r6, 80068f0 <_printf_i+0x198>
 80068e8:	6823      	ldr	r3, [r4, #0]
 80068ea:	f023 0320 	bic.w	r3, r3, #32
 80068ee:	6023      	str	r3, [r4, #0]
 80068f0:	2310      	movs	r3, #16
 80068f2:	e7af      	b.n	8006854 <_printf_i+0xfc>
 80068f4:	6823      	ldr	r3, [r4, #0]
 80068f6:	f043 0320 	orr.w	r3, r3, #32
 80068fa:	6023      	str	r3, [r4, #0]
 80068fc:	2378      	movs	r3, #120	; 0x78
 80068fe:	4828      	ldr	r0, [pc, #160]	; (80069a0 <_printf_i+0x248>)
 8006900:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006904:	e7e3      	b.n	80068ce <_printf_i+0x176>
 8006906:	0659      	lsls	r1, r3, #25
 8006908:	bf48      	it	mi
 800690a:	b2b6      	uxthmi	r6, r6
 800690c:	e7e6      	b.n	80068dc <_printf_i+0x184>
 800690e:	4615      	mov	r5, r2
 8006910:	e7bb      	b.n	800688a <_printf_i+0x132>
 8006912:	682b      	ldr	r3, [r5, #0]
 8006914:	6826      	ldr	r6, [r4, #0]
 8006916:	1d18      	adds	r0, r3, #4
 8006918:	6961      	ldr	r1, [r4, #20]
 800691a:	6028      	str	r0, [r5, #0]
 800691c:	0635      	lsls	r5, r6, #24
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	d501      	bpl.n	8006926 <_printf_i+0x1ce>
 8006922:	6019      	str	r1, [r3, #0]
 8006924:	e002      	b.n	800692c <_printf_i+0x1d4>
 8006926:	0670      	lsls	r0, r6, #25
 8006928:	d5fb      	bpl.n	8006922 <_printf_i+0x1ca>
 800692a:	8019      	strh	r1, [r3, #0]
 800692c:	2300      	movs	r3, #0
 800692e:	4615      	mov	r5, r2
 8006930:	6123      	str	r3, [r4, #16]
 8006932:	e7ba      	b.n	80068aa <_printf_i+0x152>
 8006934:	682b      	ldr	r3, [r5, #0]
 8006936:	2100      	movs	r1, #0
 8006938:	1d1a      	adds	r2, r3, #4
 800693a:	602a      	str	r2, [r5, #0]
 800693c:	681d      	ldr	r5, [r3, #0]
 800693e:	6862      	ldr	r2, [r4, #4]
 8006940:	4628      	mov	r0, r5
 8006942:	f000 fed7 	bl	80076f4 <memchr>
 8006946:	b108      	cbz	r0, 800694c <_printf_i+0x1f4>
 8006948:	1b40      	subs	r0, r0, r5
 800694a:	6060      	str	r0, [r4, #4]
 800694c:	6863      	ldr	r3, [r4, #4]
 800694e:	6123      	str	r3, [r4, #16]
 8006950:	2300      	movs	r3, #0
 8006952:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006956:	e7a8      	b.n	80068aa <_printf_i+0x152>
 8006958:	462a      	mov	r2, r5
 800695a:	4649      	mov	r1, r9
 800695c:	4640      	mov	r0, r8
 800695e:	6923      	ldr	r3, [r4, #16]
 8006960:	47d0      	blx	sl
 8006962:	3001      	adds	r0, #1
 8006964:	d0ab      	beq.n	80068be <_printf_i+0x166>
 8006966:	6823      	ldr	r3, [r4, #0]
 8006968:	079b      	lsls	r3, r3, #30
 800696a:	d413      	bmi.n	8006994 <_printf_i+0x23c>
 800696c:	68e0      	ldr	r0, [r4, #12]
 800696e:	9b03      	ldr	r3, [sp, #12]
 8006970:	4298      	cmp	r0, r3
 8006972:	bfb8      	it	lt
 8006974:	4618      	movlt	r0, r3
 8006976:	e7a4      	b.n	80068c2 <_printf_i+0x16a>
 8006978:	2301      	movs	r3, #1
 800697a:	4632      	mov	r2, r6
 800697c:	4649      	mov	r1, r9
 800697e:	4640      	mov	r0, r8
 8006980:	47d0      	blx	sl
 8006982:	3001      	adds	r0, #1
 8006984:	d09b      	beq.n	80068be <_printf_i+0x166>
 8006986:	3501      	adds	r5, #1
 8006988:	68e3      	ldr	r3, [r4, #12]
 800698a:	9903      	ldr	r1, [sp, #12]
 800698c:	1a5b      	subs	r3, r3, r1
 800698e:	42ab      	cmp	r3, r5
 8006990:	dcf2      	bgt.n	8006978 <_printf_i+0x220>
 8006992:	e7eb      	b.n	800696c <_printf_i+0x214>
 8006994:	2500      	movs	r5, #0
 8006996:	f104 0619 	add.w	r6, r4, #25
 800699a:	e7f5      	b.n	8006988 <_printf_i+0x230>
 800699c:	08008f2e 	.word	0x08008f2e
 80069a0:	08008f3f 	.word	0x08008f3f

080069a4 <siprintf>:
 80069a4:	b40e      	push	{r1, r2, r3}
 80069a6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069aa:	b500      	push	{lr}
 80069ac:	b09c      	sub	sp, #112	; 0x70
 80069ae:	ab1d      	add	r3, sp, #116	; 0x74
 80069b0:	9002      	str	r0, [sp, #8]
 80069b2:	9006      	str	r0, [sp, #24]
 80069b4:	9107      	str	r1, [sp, #28]
 80069b6:	9104      	str	r1, [sp, #16]
 80069b8:	4808      	ldr	r0, [pc, #32]	; (80069dc <siprintf+0x38>)
 80069ba:	4909      	ldr	r1, [pc, #36]	; (80069e0 <siprintf+0x3c>)
 80069bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80069c0:	9105      	str	r1, [sp, #20]
 80069c2:	6800      	ldr	r0, [r0, #0]
 80069c4:	a902      	add	r1, sp, #8
 80069c6:	9301      	str	r3, [sp, #4]
 80069c8:	f001 fb7e 	bl	80080c8 <_svfiprintf_r>
 80069cc:	2200      	movs	r2, #0
 80069ce:	9b02      	ldr	r3, [sp, #8]
 80069d0:	701a      	strb	r2, [r3, #0]
 80069d2:	b01c      	add	sp, #112	; 0x70
 80069d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80069d8:	b003      	add	sp, #12
 80069da:	4770      	bx	lr
 80069dc:	20000018 	.word	0x20000018
 80069e0:	ffff0208 	.word	0xffff0208

080069e4 <quorem>:
 80069e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069e8:	6903      	ldr	r3, [r0, #16]
 80069ea:	690c      	ldr	r4, [r1, #16]
 80069ec:	4607      	mov	r7, r0
 80069ee:	42a3      	cmp	r3, r4
 80069f0:	f2c0 8082 	blt.w	8006af8 <quorem+0x114>
 80069f4:	3c01      	subs	r4, #1
 80069f6:	f100 0514 	add.w	r5, r0, #20
 80069fa:	f101 0814 	add.w	r8, r1, #20
 80069fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a02:	9301      	str	r3, [sp, #4]
 8006a04:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a14:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006a18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a1c:	d331      	bcc.n	8006a82 <quorem+0x9e>
 8006a1e:	f04f 0e00 	mov.w	lr, #0
 8006a22:	4640      	mov	r0, r8
 8006a24:	46ac      	mov	ip, r5
 8006a26:	46f2      	mov	sl, lr
 8006a28:	f850 2b04 	ldr.w	r2, [r0], #4
 8006a2c:	b293      	uxth	r3, r2
 8006a2e:	fb06 e303 	mla	r3, r6, r3, lr
 8006a32:	0c12      	lsrs	r2, r2, #16
 8006a34:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	fb06 e202 	mla	r2, r6, r2, lr
 8006a3e:	ebaa 0303 	sub.w	r3, sl, r3
 8006a42:	f8dc a000 	ldr.w	sl, [ip]
 8006a46:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006a4a:	fa1f fa8a 	uxth.w	sl, sl
 8006a4e:	4453      	add	r3, sl
 8006a50:	f8dc a000 	ldr.w	sl, [ip]
 8006a54:	b292      	uxth	r2, r2
 8006a56:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006a5a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a64:	4581      	cmp	r9, r0
 8006a66:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006a6a:	f84c 3b04 	str.w	r3, [ip], #4
 8006a6e:	d2db      	bcs.n	8006a28 <quorem+0x44>
 8006a70:	f855 300b 	ldr.w	r3, [r5, fp]
 8006a74:	b92b      	cbnz	r3, 8006a82 <quorem+0x9e>
 8006a76:	9b01      	ldr	r3, [sp, #4]
 8006a78:	3b04      	subs	r3, #4
 8006a7a:	429d      	cmp	r5, r3
 8006a7c:	461a      	mov	r2, r3
 8006a7e:	d32f      	bcc.n	8006ae0 <quorem+0xfc>
 8006a80:	613c      	str	r4, [r7, #16]
 8006a82:	4638      	mov	r0, r7
 8006a84:	f001 f8d0 	bl	8007c28 <__mcmp>
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	db25      	blt.n	8006ad8 <quorem+0xf4>
 8006a8c:	4628      	mov	r0, r5
 8006a8e:	f04f 0c00 	mov.w	ip, #0
 8006a92:	3601      	adds	r6, #1
 8006a94:	f858 1b04 	ldr.w	r1, [r8], #4
 8006a98:	f8d0 e000 	ldr.w	lr, [r0]
 8006a9c:	b28b      	uxth	r3, r1
 8006a9e:	ebac 0303 	sub.w	r3, ip, r3
 8006aa2:	fa1f f28e 	uxth.w	r2, lr
 8006aa6:	4413      	add	r3, r2
 8006aa8:	0c0a      	lsrs	r2, r1, #16
 8006aaa:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006aae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ab8:	45c1      	cmp	r9, r8
 8006aba:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006abe:	f840 3b04 	str.w	r3, [r0], #4
 8006ac2:	d2e7      	bcs.n	8006a94 <quorem+0xb0>
 8006ac4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ac8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006acc:	b922      	cbnz	r2, 8006ad8 <quorem+0xf4>
 8006ace:	3b04      	subs	r3, #4
 8006ad0:	429d      	cmp	r5, r3
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	d30a      	bcc.n	8006aec <quorem+0x108>
 8006ad6:	613c      	str	r4, [r7, #16]
 8006ad8:	4630      	mov	r0, r6
 8006ada:	b003      	add	sp, #12
 8006adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ae0:	6812      	ldr	r2, [r2, #0]
 8006ae2:	3b04      	subs	r3, #4
 8006ae4:	2a00      	cmp	r2, #0
 8006ae6:	d1cb      	bne.n	8006a80 <quorem+0x9c>
 8006ae8:	3c01      	subs	r4, #1
 8006aea:	e7c6      	b.n	8006a7a <quorem+0x96>
 8006aec:	6812      	ldr	r2, [r2, #0]
 8006aee:	3b04      	subs	r3, #4
 8006af0:	2a00      	cmp	r2, #0
 8006af2:	d1f0      	bne.n	8006ad6 <quorem+0xf2>
 8006af4:	3c01      	subs	r4, #1
 8006af6:	e7eb      	b.n	8006ad0 <quorem+0xec>
 8006af8:	2000      	movs	r0, #0
 8006afa:	e7ee      	b.n	8006ada <quorem+0xf6>
 8006afc:	0000      	movs	r0, r0
	...

08006b00 <_dtoa_r>:
 8006b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b04:	4616      	mov	r6, r2
 8006b06:	461f      	mov	r7, r3
 8006b08:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006b0a:	b099      	sub	sp, #100	; 0x64
 8006b0c:	4605      	mov	r5, r0
 8006b0e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006b12:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006b16:	b974      	cbnz	r4, 8006b36 <_dtoa_r+0x36>
 8006b18:	2010      	movs	r0, #16
 8006b1a:	f000 fde3 	bl	80076e4 <malloc>
 8006b1e:	4602      	mov	r2, r0
 8006b20:	6268      	str	r0, [r5, #36]	; 0x24
 8006b22:	b920      	cbnz	r0, 8006b2e <_dtoa_r+0x2e>
 8006b24:	21ea      	movs	r1, #234	; 0xea
 8006b26:	4ba8      	ldr	r3, [pc, #672]	; (8006dc8 <_dtoa_r+0x2c8>)
 8006b28:	48a8      	ldr	r0, [pc, #672]	; (8006dcc <_dtoa_r+0x2cc>)
 8006b2a:	f001 fbdd 	bl	80082e8 <__assert_func>
 8006b2e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006b32:	6004      	str	r4, [r0, #0]
 8006b34:	60c4      	str	r4, [r0, #12]
 8006b36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b38:	6819      	ldr	r1, [r3, #0]
 8006b3a:	b151      	cbz	r1, 8006b52 <_dtoa_r+0x52>
 8006b3c:	685a      	ldr	r2, [r3, #4]
 8006b3e:	2301      	movs	r3, #1
 8006b40:	4093      	lsls	r3, r2
 8006b42:	604a      	str	r2, [r1, #4]
 8006b44:	608b      	str	r3, [r1, #8]
 8006b46:	4628      	mov	r0, r5
 8006b48:	f000 fe30 	bl	80077ac <_Bfree>
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b50:	601a      	str	r2, [r3, #0]
 8006b52:	1e3b      	subs	r3, r7, #0
 8006b54:	bfaf      	iteee	ge
 8006b56:	2300      	movge	r3, #0
 8006b58:	2201      	movlt	r2, #1
 8006b5a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006b5e:	9305      	strlt	r3, [sp, #20]
 8006b60:	bfa8      	it	ge
 8006b62:	f8c8 3000 	strge.w	r3, [r8]
 8006b66:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006b6a:	4b99      	ldr	r3, [pc, #612]	; (8006dd0 <_dtoa_r+0x2d0>)
 8006b6c:	bfb8      	it	lt
 8006b6e:	f8c8 2000 	strlt.w	r2, [r8]
 8006b72:	ea33 0309 	bics.w	r3, r3, r9
 8006b76:	d119      	bne.n	8006bac <_dtoa_r+0xac>
 8006b78:	f242 730f 	movw	r3, #9999	; 0x270f
 8006b7c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006b7e:	6013      	str	r3, [r2, #0]
 8006b80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006b84:	4333      	orrs	r3, r6
 8006b86:	f000 857f 	beq.w	8007688 <_dtoa_r+0xb88>
 8006b8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b8c:	b953      	cbnz	r3, 8006ba4 <_dtoa_r+0xa4>
 8006b8e:	4b91      	ldr	r3, [pc, #580]	; (8006dd4 <_dtoa_r+0x2d4>)
 8006b90:	e022      	b.n	8006bd8 <_dtoa_r+0xd8>
 8006b92:	4b91      	ldr	r3, [pc, #580]	; (8006dd8 <_dtoa_r+0x2d8>)
 8006b94:	9303      	str	r3, [sp, #12]
 8006b96:	3308      	adds	r3, #8
 8006b98:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006b9a:	6013      	str	r3, [r2, #0]
 8006b9c:	9803      	ldr	r0, [sp, #12]
 8006b9e:	b019      	add	sp, #100	; 0x64
 8006ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ba4:	4b8b      	ldr	r3, [pc, #556]	; (8006dd4 <_dtoa_r+0x2d4>)
 8006ba6:	9303      	str	r3, [sp, #12]
 8006ba8:	3303      	adds	r3, #3
 8006baa:	e7f5      	b.n	8006b98 <_dtoa_r+0x98>
 8006bac:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006bb0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006bb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006bb8:	2200      	movs	r2, #0
 8006bba:	2300      	movs	r3, #0
 8006bbc:	f7f9 fef4 	bl	80009a8 <__aeabi_dcmpeq>
 8006bc0:	4680      	mov	r8, r0
 8006bc2:	b158      	cbz	r0, 8006bdc <_dtoa_r+0xdc>
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006bc8:	6013      	str	r3, [r2, #0]
 8006bca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 8558 	beq.w	8007682 <_dtoa_r+0xb82>
 8006bd2:	4882      	ldr	r0, [pc, #520]	; (8006ddc <_dtoa_r+0x2dc>)
 8006bd4:	6018      	str	r0, [r3, #0]
 8006bd6:	1e43      	subs	r3, r0, #1
 8006bd8:	9303      	str	r3, [sp, #12]
 8006bda:	e7df      	b.n	8006b9c <_dtoa_r+0x9c>
 8006bdc:	ab16      	add	r3, sp, #88	; 0x58
 8006bde:	9301      	str	r3, [sp, #4]
 8006be0:	ab17      	add	r3, sp, #92	; 0x5c
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	4628      	mov	r0, r5
 8006be6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006bea:	f001 f8c5 	bl	8007d78 <__d2b>
 8006bee:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006bf2:	4683      	mov	fp, r0
 8006bf4:	2c00      	cmp	r4, #0
 8006bf6:	d07f      	beq.n	8006cf8 <_dtoa_r+0x1f8>
 8006bf8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006bfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bfe:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006c02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c06:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006c0a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006c0e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006c12:	2200      	movs	r2, #0
 8006c14:	4b72      	ldr	r3, [pc, #456]	; (8006de0 <_dtoa_r+0x2e0>)
 8006c16:	f7f9 faa7 	bl	8000168 <__aeabi_dsub>
 8006c1a:	a365      	add	r3, pc, #404	; (adr r3, 8006db0 <_dtoa_r+0x2b0>)
 8006c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c20:	f7f9 fc5a 	bl	80004d8 <__aeabi_dmul>
 8006c24:	a364      	add	r3, pc, #400	; (adr r3, 8006db8 <_dtoa_r+0x2b8>)
 8006c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c2a:	f7f9 fa9f 	bl	800016c <__adddf3>
 8006c2e:	4606      	mov	r6, r0
 8006c30:	4620      	mov	r0, r4
 8006c32:	460f      	mov	r7, r1
 8006c34:	f7f9 fbe6 	bl	8000404 <__aeabi_i2d>
 8006c38:	a361      	add	r3, pc, #388	; (adr r3, 8006dc0 <_dtoa_r+0x2c0>)
 8006c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c3e:	f7f9 fc4b 	bl	80004d8 <__aeabi_dmul>
 8006c42:	4602      	mov	r2, r0
 8006c44:	460b      	mov	r3, r1
 8006c46:	4630      	mov	r0, r6
 8006c48:	4639      	mov	r1, r7
 8006c4a:	f7f9 fa8f 	bl	800016c <__adddf3>
 8006c4e:	4606      	mov	r6, r0
 8006c50:	460f      	mov	r7, r1
 8006c52:	f7f9 fef1 	bl	8000a38 <__aeabi_d2iz>
 8006c56:	2200      	movs	r2, #0
 8006c58:	4682      	mov	sl, r0
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	4630      	mov	r0, r6
 8006c5e:	4639      	mov	r1, r7
 8006c60:	f7f9 feac 	bl	80009bc <__aeabi_dcmplt>
 8006c64:	b148      	cbz	r0, 8006c7a <_dtoa_r+0x17a>
 8006c66:	4650      	mov	r0, sl
 8006c68:	f7f9 fbcc 	bl	8000404 <__aeabi_i2d>
 8006c6c:	4632      	mov	r2, r6
 8006c6e:	463b      	mov	r3, r7
 8006c70:	f7f9 fe9a 	bl	80009a8 <__aeabi_dcmpeq>
 8006c74:	b908      	cbnz	r0, 8006c7a <_dtoa_r+0x17a>
 8006c76:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006c7a:	f1ba 0f16 	cmp.w	sl, #22
 8006c7e:	d858      	bhi.n	8006d32 <_dtoa_r+0x232>
 8006c80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c84:	4b57      	ldr	r3, [pc, #348]	; (8006de4 <_dtoa_r+0x2e4>)
 8006c86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c8e:	f7f9 fe95 	bl	80009bc <__aeabi_dcmplt>
 8006c92:	2800      	cmp	r0, #0
 8006c94:	d04f      	beq.n	8006d36 <_dtoa_r+0x236>
 8006c96:	2300      	movs	r3, #0
 8006c98:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006c9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006c9e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006ca0:	1b1c      	subs	r4, r3, r4
 8006ca2:	1e63      	subs	r3, r4, #1
 8006ca4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ca6:	bf49      	itett	mi
 8006ca8:	f1c4 0301 	rsbmi	r3, r4, #1
 8006cac:	2300      	movpl	r3, #0
 8006cae:	9306      	strmi	r3, [sp, #24]
 8006cb0:	2300      	movmi	r3, #0
 8006cb2:	bf54      	ite	pl
 8006cb4:	9306      	strpl	r3, [sp, #24]
 8006cb6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006cb8:	f1ba 0f00 	cmp.w	sl, #0
 8006cbc:	db3d      	blt.n	8006d3a <_dtoa_r+0x23a>
 8006cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cc0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006cc4:	4453      	add	r3, sl
 8006cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8006cc8:	2300      	movs	r3, #0
 8006cca:	930a      	str	r3, [sp, #40]	; 0x28
 8006ccc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cce:	2b09      	cmp	r3, #9
 8006cd0:	f200 808c 	bhi.w	8006dec <_dtoa_r+0x2ec>
 8006cd4:	2b05      	cmp	r3, #5
 8006cd6:	bfc4      	itt	gt
 8006cd8:	3b04      	subgt	r3, #4
 8006cda:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006cdc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cde:	bfc8      	it	gt
 8006ce0:	2400      	movgt	r4, #0
 8006ce2:	f1a3 0302 	sub.w	r3, r3, #2
 8006ce6:	bfd8      	it	le
 8006ce8:	2401      	movle	r4, #1
 8006cea:	2b03      	cmp	r3, #3
 8006cec:	f200 808a 	bhi.w	8006e04 <_dtoa_r+0x304>
 8006cf0:	e8df f003 	tbb	[pc, r3]
 8006cf4:	5b4d4f2d 	.word	0x5b4d4f2d
 8006cf8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006cfc:	441c      	add	r4, r3
 8006cfe:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006d02:	2b20      	cmp	r3, #32
 8006d04:	bfc3      	ittte	gt
 8006d06:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006d0a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006d0e:	fa09 f303 	lslgt.w	r3, r9, r3
 8006d12:	f1c3 0320 	rsble	r3, r3, #32
 8006d16:	bfc6      	itte	gt
 8006d18:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006d1c:	4318      	orrgt	r0, r3
 8006d1e:	fa06 f003 	lslle.w	r0, r6, r3
 8006d22:	f7f9 fb5f 	bl	80003e4 <__aeabi_ui2d>
 8006d26:	2301      	movs	r3, #1
 8006d28:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006d2c:	3c01      	subs	r4, #1
 8006d2e:	9313      	str	r3, [sp, #76]	; 0x4c
 8006d30:	e76f      	b.n	8006c12 <_dtoa_r+0x112>
 8006d32:	2301      	movs	r3, #1
 8006d34:	e7b2      	b.n	8006c9c <_dtoa_r+0x19c>
 8006d36:	900f      	str	r0, [sp, #60]	; 0x3c
 8006d38:	e7b1      	b.n	8006c9e <_dtoa_r+0x19e>
 8006d3a:	9b06      	ldr	r3, [sp, #24]
 8006d3c:	eba3 030a 	sub.w	r3, r3, sl
 8006d40:	9306      	str	r3, [sp, #24]
 8006d42:	f1ca 0300 	rsb	r3, sl, #0
 8006d46:	930a      	str	r3, [sp, #40]	; 0x28
 8006d48:	2300      	movs	r3, #0
 8006d4a:	930e      	str	r3, [sp, #56]	; 0x38
 8006d4c:	e7be      	b.n	8006ccc <_dtoa_r+0x1cc>
 8006d4e:	2300      	movs	r3, #0
 8006d50:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	dc58      	bgt.n	8006e0a <_dtoa_r+0x30a>
 8006d58:	f04f 0901 	mov.w	r9, #1
 8006d5c:	464b      	mov	r3, r9
 8006d5e:	f8cd 9020 	str.w	r9, [sp, #32]
 8006d62:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006d66:	2200      	movs	r2, #0
 8006d68:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006d6a:	6042      	str	r2, [r0, #4]
 8006d6c:	2204      	movs	r2, #4
 8006d6e:	f102 0614 	add.w	r6, r2, #20
 8006d72:	429e      	cmp	r6, r3
 8006d74:	6841      	ldr	r1, [r0, #4]
 8006d76:	d94e      	bls.n	8006e16 <_dtoa_r+0x316>
 8006d78:	4628      	mov	r0, r5
 8006d7a:	f000 fcd7 	bl	800772c <_Balloc>
 8006d7e:	9003      	str	r0, [sp, #12]
 8006d80:	2800      	cmp	r0, #0
 8006d82:	d14c      	bne.n	8006e1e <_dtoa_r+0x31e>
 8006d84:	4602      	mov	r2, r0
 8006d86:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006d8a:	4b17      	ldr	r3, [pc, #92]	; (8006de8 <_dtoa_r+0x2e8>)
 8006d8c:	e6cc      	b.n	8006b28 <_dtoa_r+0x28>
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e7de      	b.n	8006d50 <_dtoa_r+0x250>
 8006d92:	2300      	movs	r3, #0
 8006d94:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d96:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006d98:	eb0a 0903 	add.w	r9, sl, r3
 8006d9c:	f109 0301 	add.w	r3, r9, #1
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	9308      	str	r3, [sp, #32]
 8006da4:	bfb8      	it	lt
 8006da6:	2301      	movlt	r3, #1
 8006da8:	e7dd      	b.n	8006d66 <_dtoa_r+0x266>
 8006daa:	2301      	movs	r3, #1
 8006dac:	e7f2      	b.n	8006d94 <_dtoa_r+0x294>
 8006dae:	bf00      	nop
 8006db0:	636f4361 	.word	0x636f4361
 8006db4:	3fd287a7 	.word	0x3fd287a7
 8006db8:	8b60c8b3 	.word	0x8b60c8b3
 8006dbc:	3fc68a28 	.word	0x3fc68a28
 8006dc0:	509f79fb 	.word	0x509f79fb
 8006dc4:	3fd34413 	.word	0x3fd34413
 8006dc8:	08008f5d 	.word	0x08008f5d
 8006dcc:	08008f74 	.word	0x08008f74
 8006dd0:	7ff00000 	.word	0x7ff00000
 8006dd4:	08008f59 	.word	0x08008f59
 8006dd8:	08008f50 	.word	0x08008f50
 8006ddc:	08008f2d 	.word	0x08008f2d
 8006de0:	3ff80000 	.word	0x3ff80000
 8006de4:	08009068 	.word	0x08009068
 8006de8:	08008fcf 	.word	0x08008fcf
 8006dec:	2401      	movs	r4, #1
 8006dee:	2300      	movs	r3, #0
 8006df0:	940b      	str	r4, [sp, #44]	; 0x2c
 8006df2:	9322      	str	r3, [sp, #136]	; 0x88
 8006df4:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8006df8:	2200      	movs	r2, #0
 8006dfa:	2312      	movs	r3, #18
 8006dfc:	f8cd 9020 	str.w	r9, [sp, #32]
 8006e00:	9223      	str	r2, [sp, #140]	; 0x8c
 8006e02:	e7b0      	b.n	8006d66 <_dtoa_r+0x266>
 8006e04:	2301      	movs	r3, #1
 8006e06:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e08:	e7f4      	b.n	8006df4 <_dtoa_r+0x2f4>
 8006e0a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8006e0e:	464b      	mov	r3, r9
 8006e10:	f8cd 9020 	str.w	r9, [sp, #32]
 8006e14:	e7a7      	b.n	8006d66 <_dtoa_r+0x266>
 8006e16:	3101      	adds	r1, #1
 8006e18:	6041      	str	r1, [r0, #4]
 8006e1a:	0052      	lsls	r2, r2, #1
 8006e1c:	e7a7      	b.n	8006d6e <_dtoa_r+0x26e>
 8006e1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e20:	9a03      	ldr	r2, [sp, #12]
 8006e22:	601a      	str	r2, [r3, #0]
 8006e24:	9b08      	ldr	r3, [sp, #32]
 8006e26:	2b0e      	cmp	r3, #14
 8006e28:	f200 80a8 	bhi.w	8006f7c <_dtoa_r+0x47c>
 8006e2c:	2c00      	cmp	r4, #0
 8006e2e:	f000 80a5 	beq.w	8006f7c <_dtoa_r+0x47c>
 8006e32:	f1ba 0f00 	cmp.w	sl, #0
 8006e36:	dd34      	ble.n	8006ea2 <_dtoa_r+0x3a2>
 8006e38:	4a9a      	ldr	r2, [pc, #616]	; (80070a4 <_dtoa_r+0x5a4>)
 8006e3a:	f00a 030f 	and.w	r3, sl, #15
 8006e3e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006e42:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006e46:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006e4a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006e4e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8006e52:	d016      	beq.n	8006e82 <_dtoa_r+0x382>
 8006e54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e58:	4b93      	ldr	r3, [pc, #588]	; (80070a8 <_dtoa_r+0x5a8>)
 8006e5a:	2703      	movs	r7, #3
 8006e5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e60:	f7f9 fc64 	bl	800072c <__aeabi_ddiv>
 8006e64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e68:	f004 040f 	and.w	r4, r4, #15
 8006e6c:	4e8e      	ldr	r6, [pc, #568]	; (80070a8 <_dtoa_r+0x5a8>)
 8006e6e:	b954      	cbnz	r4, 8006e86 <_dtoa_r+0x386>
 8006e70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006e74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e78:	f7f9 fc58 	bl	800072c <__aeabi_ddiv>
 8006e7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e80:	e029      	b.n	8006ed6 <_dtoa_r+0x3d6>
 8006e82:	2702      	movs	r7, #2
 8006e84:	e7f2      	b.n	8006e6c <_dtoa_r+0x36c>
 8006e86:	07e1      	lsls	r1, r4, #31
 8006e88:	d508      	bpl.n	8006e9c <_dtoa_r+0x39c>
 8006e8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006e8e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e92:	f7f9 fb21 	bl	80004d8 <__aeabi_dmul>
 8006e96:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006e9a:	3701      	adds	r7, #1
 8006e9c:	1064      	asrs	r4, r4, #1
 8006e9e:	3608      	adds	r6, #8
 8006ea0:	e7e5      	b.n	8006e6e <_dtoa_r+0x36e>
 8006ea2:	f000 80a5 	beq.w	8006ff0 <_dtoa_r+0x4f0>
 8006ea6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006eaa:	f1ca 0400 	rsb	r4, sl, #0
 8006eae:	4b7d      	ldr	r3, [pc, #500]	; (80070a4 <_dtoa_r+0x5a4>)
 8006eb0:	f004 020f 	and.w	r2, r4, #15
 8006eb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ebc:	f7f9 fb0c 	bl	80004d8 <__aeabi_dmul>
 8006ec0:	2702      	movs	r7, #2
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ec8:	4e77      	ldr	r6, [pc, #476]	; (80070a8 <_dtoa_r+0x5a8>)
 8006eca:	1124      	asrs	r4, r4, #4
 8006ecc:	2c00      	cmp	r4, #0
 8006ece:	f040 8084 	bne.w	8006fda <_dtoa_r+0x4da>
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d1d2      	bne.n	8006e7c <_dtoa_r+0x37c>
 8006ed6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	f000 808b 	beq.w	8006ff4 <_dtoa_r+0x4f4>
 8006ede:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006ee2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006ee6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006eea:	2200      	movs	r2, #0
 8006eec:	4b6f      	ldr	r3, [pc, #444]	; (80070ac <_dtoa_r+0x5ac>)
 8006eee:	f7f9 fd65 	bl	80009bc <__aeabi_dcmplt>
 8006ef2:	2800      	cmp	r0, #0
 8006ef4:	d07e      	beq.n	8006ff4 <_dtoa_r+0x4f4>
 8006ef6:	9b08      	ldr	r3, [sp, #32]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d07b      	beq.n	8006ff4 <_dtoa_r+0x4f4>
 8006efc:	f1b9 0f00 	cmp.w	r9, #0
 8006f00:	dd38      	ble.n	8006f74 <_dtoa_r+0x474>
 8006f02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f06:	2200      	movs	r2, #0
 8006f08:	4b69      	ldr	r3, [pc, #420]	; (80070b0 <_dtoa_r+0x5b0>)
 8006f0a:	f7f9 fae5 	bl	80004d8 <__aeabi_dmul>
 8006f0e:	464c      	mov	r4, r9
 8006f10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f14:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 8006f18:	3701      	adds	r7, #1
 8006f1a:	4638      	mov	r0, r7
 8006f1c:	f7f9 fa72 	bl	8000404 <__aeabi_i2d>
 8006f20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f24:	f7f9 fad8 	bl	80004d8 <__aeabi_dmul>
 8006f28:	2200      	movs	r2, #0
 8006f2a:	4b62      	ldr	r3, [pc, #392]	; (80070b4 <_dtoa_r+0x5b4>)
 8006f2c:	f7f9 f91e 	bl	800016c <__adddf3>
 8006f30:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006f34:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006f38:	9611      	str	r6, [sp, #68]	; 0x44
 8006f3a:	2c00      	cmp	r4, #0
 8006f3c:	d15d      	bne.n	8006ffa <_dtoa_r+0x4fa>
 8006f3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f42:	2200      	movs	r2, #0
 8006f44:	4b5c      	ldr	r3, [pc, #368]	; (80070b8 <_dtoa_r+0x5b8>)
 8006f46:	f7f9 f90f 	bl	8000168 <__aeabi_dsub>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006f52:	4633      	mov	r3, r6
 8006f54:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f56:	f7f9 fd4f 	bl	80009f8 <__aeabi_dcmpgt>
 8006f5a:	2800      	cmp	r0, #0
 8006f5c:	f040 829c 	bne.w	8007498 <_dtoa_r+0x998>
 8006f60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f64:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f66:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006f6a:	f7f9 fd27 	bl	80009bc <__aeabi_dcmplt>
 8006f6e:	2800      	cmp	r0, #0
 8006f70:	f040 8290 	bne.w	8007494 <_dtoa_r+0x994>
 8006f74:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006f78:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006f7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	f2c0 8152 	blt.w	8007228 <_dtoa_r+0x728>
 8006f84:	f1ba 0f0e 	cmp.w	sl, #14
 8006f88:	f300 814e 	bgt.w	8007228 <_dtoa_r+0x728>
 8006f8c:	4b45      	ldr	r3, [pc, #276]	; (80070a4 <_dtoa_r+0x5a4>)
 8006f8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006f92:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006f96:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006f9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	f280 80db 	bge.w	8007158 <_dtoa_r+0x658>
 8006fa2:	9b08      	ldr	r3, [sp, #32]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f300 80d7 	bgt.w	8007158 <_dtoa_r+0x658>
 8006faa:	f040 8272 	bne.w	8007492 <_dtoa_r+0x992>
 8006fae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	4b40      	ldr	r3, [pc, #256]	; (80070b8 <_dtoa_r+0x5b8>)
 8006fb6:	f7f9 fa8f 	bl	80004d8 <__aeabi_dmul>
 8006fba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fbe:	f7f9 fd11 	bl	80009e4 <__aeabi_dcmpge>
 8006fc2:	9c08      	ldr	r4, [sp, #32]
 8006fc4:	4626      	mov	r6, r4
 8006fc6:	2800      	cmp	r0, #0
 8006fc8:	f040 8248 	bne.w	800745c <_dtoa_r+0x95c>
 8006fcc:	2331      	movs	r3, #49	; 0x31
 8006fce:	9f03      	ldr	r7, [sp, #12]
 8006fd0:	f10a 0a01 	add.w	sl, sl, #1
 8006fd4:	f807 3b01 	strb.w	r3, [r7], #1
 8006fd8:	e244      	b.n	8007464 <_dtoa_r+0x964>
 8006fda:	07e2      	lsls	r2, r4, #31
 8006fdc:	d505      	bpl.n	8006fea <_dtoa_r+0x4ea>
 8006fde:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006fe2:	f7f9 fa79 	bl	80004d8 <__aeabi_dmul>
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	3701      	adds	r7, #1
 8006fea:	1064      	asrs	r4, r4, #1
 8006fec:	3608      	adds	r6, #8
 8006fee:	e76d      	b.n	8006ecc <_dtoa_r+0x3cc>
 8006ff0:	2702      	movs	r7, #2
 8006ff2:	e770      	b.n	8006ed6 <_dtoa_r+0x3d6>
 8006ff4:	46d0      	mov	r8, sl
 8006ff6:	9c08      	ldr	r4, [sp, #32]
 8006ff8:	e78f      	b.n	8006f1a <_dtoa_r+0x41a>
 8006ffa:	9903      	ldr	r1, [sp, #12]
 8006ffc:	4b29      	ldr	r3, [pc, #164]	; (80070a4 <_dtoa_r+0x5a4>)
 8006ffe:	4421      	add	r1, r4
 8007000:	9112      	str	r1, [sp, #72]	; 0x48
 8007002:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007004:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007008:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800700c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007010:	2900      	cmp	r1, #0
 8007012:	d055      	beq.n	80070c0 <_dtoa_r+0x5c0>
 8007014:	2000      	movs	r0, #0
 8007016:	4929      	ldr	r1, [pc, #164]	; (80070bc <_dtoa_r+0x5bc>)
 8007018:	f7f9 fb88 	bl	800072c <__aeabi_ddiv>
 800701c:	463b      	mov	r3, r7
 800701e:	4632      	mov	r2, r6
 8007020:	f7f9 f8a2 	bl	8000168 <__aeabi_dsub>
 8007024:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007028:	9f03      	ldr	r7, [sp, #12]
 800702a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800702e:	f7f9 fd03 	bl	8000a38 <__aeabi_d2iz>
 8007032:	4604      	mov	r4, r0
 8007034:	f7f9 f9e6 	bl	8000404 <__aeabi_i2d>
 8007038:	4602      	mov	r2, r0
 800703a:	460b      	mov	r3, r1
 800703c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007040:	f7f9 f892 	bl	8000168 <__aeabi_dsub>
 8007044:	4602      	mov	r2, r0
 8007046:	460b      	mov	r3, r1
 8007048:	3430      	adds	r4, #48	; 0x30
 800704a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800704e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007052:	f807 4b01 	strb.w	r4, [r7], #1
 8007056:	f7f9 fcb1 	bl	80009bc <__aeabi_dcmplt>
 800705a:	2800      	cmp	r0, #0
 800705c:	d174      	bne.n	8007148 <_dtoa_r+0x648>
 800705e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007062:	2000      	movs	r0, #0
 8007064:	4911      	ldr	r1, [pc, #68]	; (80070ac <_dtoa_r+0x5ac>)
 8007066:	f7f9 f87f 	bl	8000168 <__aeabi_dsub>
 800706a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800706e:	f7f9 fca5 	bl	80009bc <__aeabi_dcmplt>
 8007072:	2800      	cmp	r0, #0
 8007074:	f040 80b7 	bne.w	80071e6 <_dtoa_r+0x6e6>
 8007078:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800707a:	429f      	cmp	r7, r3
 800707c:	f43f af7a 	beq.w	8006f74 <_dtoa_r+0x474>
 8007080:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007084:	2200      	movs	r2, #0
 8007086:	4b0a      	ldr	r3, [pc, #40]	; (80070b0 <_dtoa_r+0x5b0>)
 8007088:	f7f9 fa26 	bl	80004d8 <__aeabi_dmul>
 800708c:	2200      	movs	r2, #0
 800708e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007092:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007096:	4b06      	ldr	r3, [pc, #24]	; (80070b0 <_dtoa_r+0x5b0>)
 8007098:	f7f9 fa1e 	bl	80004d8 <__aeabi_dmul>
 800709c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070a0:	e7c3      	b.n	800702a <_dtoa_r+0x52a>
 80070a2:	bf00      	nop
 80070a4:	08009068 	.word	0x08009068
 80070a8:	08009040 	.word	0x08009040
 80070ac:	3ff00000 	.word	0x3ff00000
 80070b0:	40240000 	.word	0x40240000
 80070b4:	401c0000 	.word	0x401c0000
 80070b8:	40140000 	.word	0x40140000
 80070bc:	3fe00000 	.word	0x3fe00000
 80070c0:	4630      	mov	r0, r6
 80070c2:	4639      	mov	r1, r7
 80070c4:	f7f9 fa08 	bl	80004d8 <__aeabi_dmul>
 80070c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070ce:	9c03      	ldr	r4, [sp, #12]
 80070d0:	9314      	str	r3, [sp, #80]	; 0x50
 80070d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070d6:	f7f9 fcaf 	bl	8000a38 <__aeabi_d2iz>
 80070da:	9015      	str	r0, [sp, #84]	; 0x54
 80070dc:	f7f9 f992 	bl	8000404 <__aeabi_i2d>
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070e8:	f7f9 f83e 	bl	8000168 <__aeabi_dsub>
 80070ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80070ee:	4606      	mov	r6, r0
 80070f0:	3330      	adds	r3, #48	; 0x30
 80070f2:	f804 3b01 	strb.w	r3, [r4], #1
 80070f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070f8:	460f      	mov	r7, r1
 80070fa:	429c      	cmp	r4, r3
 80070fc:	f04f 0200 	mov.w	r2, #0
 8007100:	d124      	bne.n	800714c <_dtoa_r+0x64c>
 8007102:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007106:	4bb0      	ldr	r3, [pc, #704]	; (80073c8 <_dtoa_r+0x8c8>)
 8007108:	f7f9 f830 	bl	800016c <__adddf3>
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	4630      	mov	r0, r6
 8007112:	4639      	mov	r1, r7
 8007114:	f7f9 fc70 	bl	80009f8 <__aeabi_dcmpgt>
 8007118:	2800      	cmp	r0, #0
 800711a:	d163      	bne.n	80071e4 <_dtoa_r+0x6e4>
 800711c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007120:	2000      	movs	r0, #0
 8007122:	49a9      	ldr	r1, [pc, #676]	; (80073c8 <_dtoa_r+0x8c8>)
 8007124:	f7f9 f820 	bl	8000168 <__aeabi_dsub>
 8007128:	4602      	mov	r2, r0
 800712a:	460b      	mov	r3, r1
 800712c:	4630      	mov	r0, r6
 800712e:	4639      	mov	r1, r7
 8007130:	f7f9 fc44 	bl	80009bc <__aeabi_dcmplt>
 8007134:	2800      	cmp	r0, #0
 8007136:	f43f af1d 	beq.w	8006f74 <_dtoa_r+0x474>
 800713a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800713c:	1e7b      	subs	r3, r7, #1
 800713e:	9314      	str	r3, [sp, #80]	; 0x50
 8007140:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007144:	2b30      	cmp	r3, #48	; 0x30
 8007146:	d0f8      	beq.n	800713a <_dtoa_r+0x63a>
 8007148:	46c2      	mov	sl, r8
 800714a:	e03b      	b.n	80071c4 <_dtoa_r+0x6c4>
 800714c:	4b9f      	ldr	r3, [pc, #636]	; (80073cc <_dtoa_r+0x8cc>)
 800714e:	f7f9 f9c3 	bl	80004d8 <__aeabi_dmul>
 8007152:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007156:	e7bc      	b.n	80070d2 <_dtoa_r+0x5d2>
 8007158:	9f03      	ldr	r7, [sp, #12]
 800715a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800715e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007162:	4640      	mov	r0, r8
 8007164:	4649      	mov	r1, r9
 8007166:	f7f9 fae1 	bl	800072c <__aeabi_ddiv>
 800716a:	f7f9 fc65 	bl	8000a38 <__aeabi_d2iz>
 800716e:	4604      	mov	r4, r0
 8007170:	f7f9 f948 	bl	8000404 <__aeabi_i2d>
 8007174:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007178:	f7f9 f9ae 	bl	80004d8 <__aeabi_dmul>
 800717c:	4602      	mov	r2, r0
 800717e:	460b      	mov	r3, r1
 8007180:	4640      	mov	r0, r8
 8007182:	4649      	mov	r1, r9
 8007184:	f7f8 fff0 	bl	8000168 <__aeabi_dsub>
 8007188:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800718c:	f807 6b01 	strb.w	r6, [r7], #1
 8007190:	9e03      	ldr	r6, [sp, #12]
 8007192:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007196:	1bbe      	subs	r6, r7, r6
 8007198:	45b4      	cmp	ip, r6
 800719a:	4602      	mov	r2, r0
 800719c:	460b      	mov	r3, r1
 800719e:	d136      	bne.n	800720e <_dtoa_r+0x70e>
 80071a0:	f7f8 ffe4 	bl	800016c <__adddf3>
 80071a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071a8:	4680      	mov	r8, r0
 80071aa:	4689      	mov	r9, r1
 80071ac:	f7f9 fc24 	bl	80009f8 <__aeabi_dcmpgt>
 80071b0:	bb58      	cbnz	r0, 800720a <_dtoa_r+0x70a>
 80071b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071b6:	4640      	mov	r0, r8
 80071b8:	4649      	mov	r1, r9
 80071ba:	f7f9 fbf5 	bl	80009a8 <__aeabi_dcmpeq>
 80071be:	b108      	cbz	r0, 80071c4 <_dtoa_r+0x6c4>
 80071c0:	07e1      	lsls	r1, r4, #31
 80071c2:	d422      	bmi.n	800720a <_dtoa_r+0x70a>
 80071c4:	4628      	mov	r0, r5
 80071c6:	4659      	mov	r1, fp
 80071c8:	f000 faf0 	bl	80077ac <_Bfree>
 80071cc:	2300      	movs	r3, #0
 80071ce:	703b      	strb	r3, [r7, #0]
 80071d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80071d2:	f10a 0001 	add.w	r0, sl, #1
 80071d6:	6018      	str	r0, [r3, #0]
 80071d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80071da:	2b00      	cmp	r3, #0
 80071dc:	f43f acde 	beq.w	8006b9c <_dtoa_r+0x9c>
 80071e0:	601f      	str	r7, [r3, #0]
 80071e2:	e4db      	b.n	8006b9c <_dtoa_r+0x9c>
 80071e4:	4627      	mov	r7, r4
 80071e6:	463b      	mov	r3, r7
 80071e8:	461f      	mov	r7, r3
 80071ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071ee:	2a39      	cmp	r2, #57	; 0x39
 80071f0:	d107      	bne.n	8007202 <_dtoa_r+0x702>
 80071f2:	9a03      	ldr	r2, [sp, #12]
 80071f4:	429a      	cmp	r2, r3
 80071f6:	d1f7      	bne.n	80071e8 <_dtoa_r+0x6e8>
 80071f8:	2230      	movs	r2, #48	; 0x30
 80071fa:	9903      	ldr	r1, [sp, #12]
 80071fc:	f108 0801 	add.w	r8, r8, #1
 8007200:	700a      	strb	r2, [r1, #0]
 8007202:	781a      	ldrb	r2, [r3, #0]
 8007204:	3201      	adds	r2, #1
 8007206:	701a      	strb	r2, [r3, #0]
 8007208:	e79e      	b.n	8007148 <_dtoa_r+0x648>
 800720a:	46d0      	mov	r8, sl
 800720c:	e7eb      	b.n	80071e6 <_dtoa_r+0x6e6>
 800720e:	2200      	movs	r2, #0
 8007210:	4b6e      	ldr	r3, [pc, #440]	; (80073cc <_dtoa_r+0x8cc>)
 8007212:	f7f9 f961 	bl	80004d8 <__aeabi_dmul>
 8007216:	2200      	movs	r2, #0
 8007218:	2300      	movs	r3, #0
 800721a:	4680      	mov	r8, r0
 800721c:	4689      	mov	r9, r1
 800721e:	f7f9 fbc3 	bl	80009a8 <__aeabi_dcmpeq>
 8007222:	2800      	cmp	r0, #0
 8007224:	d09b      	beq.n	800715e <_dtoa_r+0x65e>
 8007226:	e7cd      	b.n	80071c4 <_dtoa_r+0x6c4>
 8007228:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800722a:	2a00      	cmp	r2, #0
 800722c:	f000 80d0 	beq.w	80073d0 <_dtoa_r+0x8d0>
 8007230:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007232:	2a01      	cmp	r2, #1
 8007234:	f300 80ae 	bgt.w	8007394 <_dtoa_r+0x894>
 8007238:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800723a:	2a00      	cmp	r2, #0
 800723c:	f000 80a6 	beq.w	800738c <_dtoa_r+0x88c>
 8007240:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007244:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007246:	9f06      	ldr	r7, [sp, #24]
 8007248:	9a06      	ldr	r2, [sp, #24]
 800724a:	2101      	movs	r1, #1
 800724c:	441a      	add	r2, r3
 800724e:	9206      	str	r2, [sp, #24]
 8007250:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007252:	4628      	mov	r0, r5
 8007254:	441a      	add	r2, r3
 8007256:	9209      	str	r2, [sp, #36]	; 0x24
 8007258:	f000 fb5e 	bl	8007918 <__i2b>
 800725c:	4606      	mov	r6, r0
 800725e:	2f00      	cmp	r7, #0
 8007260:	dd0c      	ble.n	800727c <_dtoa_r+0x77c>
 8007262:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007264:	2b00      	cmp	r3, #0
 8007266:	dd09      	ble.n	800727c <_dtoa_r+0x77c>
 8007268:	42bb      	cmp	r3, r7
 800726a:	bfa8      	it	ge
 800726c:	463b      	movge	r3, r7
 800726e:	9a06      	ldr	r2, [sp, #24]
 8007270:	1aff      	subs	r7, r7, r3
 8007272:	1ad2      	subs	r2, r2, r3
 8007274:	9206      	str	r2, [sp, #24]
 8007276:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	9309      	str	r3, [sp, #36]	; 0x24
 800727c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800727e:	b1f3      	cbz	r3, 80072be <_dtoa_r+0x7be>
 8007280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007282:	2b00      	cmp	r3, #0
 8007284:	f000 80a8 	beq.w	80073d8 <_dtoa_r+0x8d8>
 8007288:	2c00      	cmp	r4, #0
 800728a:	dd10      	ble.n	80072ae <_dtoa_r+0x7ae>
 800728c:	4631      	mov	r1, r6
 800728e:	4622      	mov	r2, r4
 8007290:	4628      	mov	r0, r5
 8007292:	f000 fbff 	bl	8007a94 <__pow5mult>
 8007296:	465a      	mov	r2, fp
 8007298:	4601      	mov	r1, r0
 800729a:	4606      	mov	r6, r0
 800729c:	4628      	mov	r0, r5
 800729e:	f000 fb51 	bl	8007944 <__multiply>
 80072a2:	4680      	mov	r8, r0
 80072a4:	4659      	mov	r1, fp
 80072a6:	4628      	mov	r0, r5
 80072a8:	f000 fa80 	bl	80077ac <_Bfree>
 80072ac:	46c3      	mov	fp, r8
 80072ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072b0:	1b1a      	subs	r2, r3, r4
 80072b2:	d004      	beq.n	80072be <_dtoa_r+0x7be>
 80072b4:	4659      	mov	r1, fp
 80072b6:	4628      	mov	r0, r5
 80072b8:	f000 fbec 	bl	8007a94 <__pow5mult>
 80072bc:	4683      	mov	fp, r0
 80072be:	2101      	movs	r1, #1
 80072c0:	4628      	mov	r0, r5
 80072c2:	f000 fb29 	bl	8007918 <__i2b>
 80072c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072c8:	4604      	mov	r4, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	f340 8086 	ble.w	80073dc <_dtoa_r+0x8dc>
 80072d0:	461a      	mov	r2, r3
 80072d2:	4601      	mov	r1, r0
 80072d4:	4628      	mov	r0, r5
 80072d6:	f000 fbdd 	bl	8007a94 <__pow5mult>
 80072da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80072dc:	4604      	mov	r4, r0
 80072de:	2b01      	cmp	r3, #1
 80072e0:	dd7f      	ble.n	80073e2 <_dtoa_r+0x8e2>
 80072e2:	f04f 0800 	mov.w	r8, #0
 80072e6:	6923      	ldr	r3, [r4, #16]
 80072e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072ec:	6918      	ldr	r0, [r3, #16]
 80072ee:	f000 fac5 	bl	800787c <__hi0bits>
 80072f2:	f1c0 0020 	rsb	r0, r0, #32
 80072f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072f8:	4418      	add	r0, r3
 80072fa:	f010 001f 	ands.w	r0, r0, #31
 80072fe:	f000 8092 	beq.w	8007426 <_dtoa_r+0x926>
 8007302:	f1c0 0320 	rsb	r3, r0, #32
 8007306:	2b04      	cmp	r3, #4
 8007308:	f340 808a 	ble.w	8007420 <_dtoa_r+0x920>
 800730c:	f1c0 001c 	rsb	r0, r0, #28
 8007310:	9b06      	ldr	r3, [sp, #24]
 8007312:	4407      	add	r7, r0
 8007314:	4403      	add	r3, r0
 8007316:	9306      	str	r3, [sp, #24]
 8007318:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800731a:	4403      	add	r3, r0
 800731c:	9309      	str	r3, [sp, #36]	; 0x24
 800731e:	9b06      	ldr	r3, [sp, #24]
 8007320:	2b00      	cmp	r3, #0
 8007322:	dd05      	ble.n	8007330 <_dtoa_r+0x830>
 8007324:	4659      	mov	r1, fp
 8007326:	461a      	mov	r2, r3
 8007328:	4628      	mov	r0, r5
 800732a:	f000 fc0d 	bl	8007b48 <__lshift>
 800732e:	4683      	mov	fp, r0
 8007330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007332:	2b00      	cmp	r3, #0
 8007334:	dd05      	ble.n	8007342 <_dtoa_r+0x842>
 8007336:	4621      	mov	r1, r4
 8007338:	461a      	mov	r2, r3
 800733a:	4628      	mov	r0, r5
 800733c:	f000 fc04 	bl	8007b48 <__lshift>
 8007340:	4604      	mov	r4, r0
 8007342:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007344:	2b00      	cmp	r3, #0
 8007346:	d070      	beq.n	800742a <_dtoa_r+0x92a>
 8007348:	4621      	mov	r1, r4
 800734a:	4658      	mov	r0, fp
 800734c:	f000 fc6c 	bl	8007c28 <__mcmp>
 8007350:	2800      	cmp	r0, #0
 8007352:	da6a      	bge.n	800742a <_dtoa_r+0x92a>
 8007354:	2300      	movs	r3, #0
 8007356:	4659      	mov	r1, fp
 8007358:	220a      	movs	r2, #10
 800735a:	4628      	mov	r0, r5
 800735c:	f000 fa48 	bl	80077f0 <__multadd>
 8007360:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007362:	4683      	mov	fp, r0
 8007364:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007368:	2b00      	cmp	r3, #0
 800736a:	f000 8194 	beq.w	8007696 <_dtoa_r+0xb96>
 800736e:	4631      	mov	r1, r6
 8007370:	2300      	movs	r3, #0
 8007372:	220a      	movs	r2, #10
 8007374:	4628      	mov	r0, r5
 8007376:	f000 fa3b 	bl	80077f0 <__multadd>
 800737a:	f1b9 0f00 	cmp.w	r9, #0
 800737e:	4606      	mov	r6, r0
 8007380:	f300 8093 	bgt.w	80074aa <_dtoa_r+0x9aa>
 8007384:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007386:	2b02      	cmp	r3, #2
 8007388:	dc57      	bgt.n	800743a <_dtoa_r+0x93a>
 800738a:	e08e      	b.n	80074aa <_dtoa_r+0x9aa>
 800738c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800738e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007392:	e757      	b.n	8007244 <_dtoa_r+0x744>
 8007394:	9b08      	ldr	r3, [sp, #32]
 8007396:	1e5c      	subs	r4, r3, #1
 8007398:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800739a:	42a3      	cmp	r3, r4
 800739c:	bfb7      	itett	lt
 800739e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80073a0:	1b1c      	subge	r4, r3, r4
 80073a2:	1ae2      	sublt	r2, r4, r3
 80073a4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80073a6:	bfbe      	ittt	lt
 80073a8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80073aa:	189b      	addlt	r3, r3, r2
 80073ac:	930e      	strlt	r3, [sp, #56]	; 0x38
 80073ae:	9b08      	ldr	r3, [sp, #32]
 80073b0:	bfb8      	it	lt
 80073b2:	2400      	movlt	r4, #0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	bfbb      	ittet	lt
 80073b8:	9b06      	ldrlt	r3, [sp, #24]
 80073ba:	9a08      	ldrlt	r2, [sp, #32]
 80073bc:	9f06      	ldrge	r7, [sp, #24]
 80073be:	1a9f      	sublt	r7, r3, r2
 80073c0:	bfac      	ite	ge
 80073c2:	9b08      	ldrge	r3, [sp, #32]
 80073c4:	2300      	movlt	r3, #0
 80073c6:	e73f      	b.n	8007248 <_dtoa_r+0x748>
 80073c8:	3fe00000 	.word	0x3fe00000
 80073cc:	40240000 	.word	0x40240000
 80073d0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80073d2:	9f06      	ldr	r7, [sp, #24]
 80073d4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80073d6:	e742      	b.n	800725e <_dtoa_r+0x75e>
 80073d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073da:	e76b      	b.n	80072b4 <_dtoa_r+0x7b4>
 80073dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073de:	2b01      	cmp	r3, #1
 80073e0:	dc19      	bgt.n	8007416 <_dtoa_r+0x916>
 80073e2:	9b04      	ldr	r3, [sp, #16]
 80073e4:	b9bb      	cbnz	r3, 8007416 <_dtoa_r+0x916>
 80073e6:	9b05      	ldr	r3, [sp, #20]
 80073e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073ec:	b99b      	cbnz	r3, 8007416 <_dtoa_r+0x916>
 80073ee:	9b05      	ldr	r3, [sp, #20]
 80073f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80073f4:	0d1b      	lsrs	r3, r3, #20
 80073f6:	051b      	lsls	r3, r3, #20
 80073f8:	b183      	cbz	r3, 800741c <_dtoa_r+0x91c>
 80073fa:	f04f 0801 	mov.w	r8, #1
 80073fe:	9b06      	ldr	r3, [sp, #24]
 8007400:	3301      	adds	r3, #1
 8007402:	9306      	str	r3, [sp, #24]
 8007404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007406:	3301      	adds	r3, #1
 8007408:	9309      	str	r3, [sp, #36]	; 0x24
 800740a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800740c:	2b00      	cmp	r3, #0
 800740e:	f47f af6a 	bne.w	80072e6 <_dtoa_r+0x7e6>
 8007412:	2001      	movs	r0, #1
 8007414:	e76f      	b.n	80072f6 <_dtoa_r+0x7f6>
 8007416:	f04f 0800 	mov.w	r8, #0
 800741a:	e7f6      	b.n	800740a <_dtoa_r+0x90a>
 800741c:	4698      	mov	r8, r3
 800741e:	e7f4      	b.n	800740a <_dtoa_r+0x90a>
 8007420:	f43f af7d 	beq.w	800731e <_dtoa_r+0x81e>
 8007424:	4618      	mov	r0, r3
 8007426:	301c      	adds	r0, #28
 8007428:	e772      	b.n	8007310 <_dtoa_r+0x810>
 800742a:	9b08      	ldr	r3, [sp, #32]
 800742c:	2b00      	cmp	r3, #0
 800742e:	dc36      	bgt.n	800749e <_dtoa_r+0x99e>
 8007430:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007432:	2b02      	cmp	r3, #2
 8007434:	dd33      	ble.n	800749e <_dtoa_r+0x99e>
 8007436:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800743a:	f1b9 0f00 	cmp.w	r9, #0
 800743e:	d10d      	bne.n	800745c <_dtoa_r+0x95c>
 8007440:	4621      	mov	r1, r4
 8007442:	464b      	mov	r3, r9
 8007444:	2205      	movs	r2, #5
 8007446:	4628      	mov	r0, r5
 8007448:	f000 f9d2 	bl	80077f0 <__multadd>
 800744c:	4601      	mov	r1, r0
 800744e:	4604      	mov	r4, r0
 8007450:	4658      	mov	r0, fp
 8007452:	f000 fbe9 	bl	8007c28 <__mcmp>
 8007456:	2800      	cmp	r0, #0
 8007458:	f73f adb8 	bgt.w	8006fcc <_dtoa_r+0x4cc>
 800745c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800745e:	9f03      	ldr	r7, [sp, #12]
 8007460:	ea6f 0a03 	mvn.w	sl, r3
 8007464:	f04f 0800 	mov.w	r8, #0
 8007468:	4621      	mov	r1, r4
 800746a:	4628      	mov	r0, r5
 800746c:	f000 f99e 	bl	80077ac <_Bfree>
 8007470:	2e00      	cmp	r6, #0
 8007472:	f43f aea7 	beq.w	80071c4 <_dtoa_r+0x6c4>
 8007476:	f1b8 0f00 	cmp.w	r8, #0
 800747a:	d005      	beq.n	8007488 <_dtoa_r+0x988>
 800747c:	45b0      	cmp	r8, r6
 800747e:	d003      	beq.n	8007488 <_dtoa_r+0x988>
 8007480:	4641      	mov	r1, r8
 8007482:	4628      	mov	r0, r5
 8007484:	f000 f992 	bl	80077ac <_Bfree>
 8007488:	4631      	mov	r1, r6
 800748a:	4628      	mov	r0, r5
 800748c:	f000 f98e 	bl	80077ac <_Bfree>
 8007490:	e698      	b.n	80071c4 <_dtoa_r+0x6c4>
 8007492:	2400      	movs	r4, #0
 8007494:	4626      	mov	r6, r4
 8007496:	e7e1      	b.n	800745c <_dtoa_r+0x95c>
 8007498:	46c2      	mov	sl, r8
 800749a:	4626      	mov	r6, r4
 800749c:	e596      	b.n	8006fcc <_dtoa_r+0x4cc>
 800749e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f000 80fd 	beq.w	80076a4 <_dtoa_r+0xba4>
 80074aa:	2f00      	cmp	r7, #0
 80074ac:	dd05      	ble.n	80074ba <_dtoa_r+0x9ba>
 80074ae:	4631      	mov	r1, r6
 80074b0:	463a      	mov	r2, r7
 80074b2:	4628      	mov	r0, r5
 80074b4:	f000 fb48 	bl	8007b48 <__lshift>
 80074b8:	4606      	mov	r6, r0
 80074ba:	f1b8 0f00 	cmp.w	r8, #0
 80074be:	d05c      	beq.n	800757a <_dtoa_r+0xa7a>
 80074c0:	4628      	mov	r0, r5
 80074c2:	6871      	ldr	r1, [r6, #4]
 80074c4:	f000 f932 	bl	800772c <_Balloc>
 80074c8:	4607      	mov	r7, r0
 80074ca:	b928      	cbnz	r0, 80074d8 <_dtoa_r+0x9d8>
 80074cc:	4602      	mov	r2, r0
 80074ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 80074d2:	4b7f      	ldr	r3, [pc, #508]	; (80076d0 <_dtoa_r+0xbd0>)
 80074d4:	f7ff bb28 	b.w	8006b28 <_dtoa_r+0x28>
 80074d8:	6932      	ldr	r2, [r6, #16]
 80074da:	f106 010c 	add.w	r1, r6, #12
 80074de:	3202      	adds	r2, #2
 80074e0:	0092      	lsls	r2, r2, #2
 80074e2:	300c      	adds	r0, #12
 80074e4:	f000 f914 	bl	8007710 <memcpy>
 80074e8:	2201      	movs	r2, #1
 80074ea:	4639      	mov	r1, r7
 80074ec:	4628      	mov	r0, r5
 80074ee:	f000 fb2b 	bl	8007b48 <__lshift>
 80074f2:	46b0      	mov	r8, r6
 80074f4:	4606      	mov	r6, r0
 80074f6:	9b03      	ldr	r3, [sp, #12]
 80074f8:	3301      	adds	r3, #1
 80074fa:	9308      	str	r3, [sp, #32]
 80074fc:	9b03      	ldr	r3, [sp, #12]
 80074fe:	444b      	add	r3, r9
 8007500:	930a      	str	r3, [sp, #40]	; 0x28
 8007502:	9b04      	ldr	r3, [sp, #16]
 8007504:	f003 0301 	and.w	r3, r3, #1
 8007508:	9309      	str	r3, [sp, #36]	; 0x24
 800750a:	9b08      	ldr	r3, [sp, #32]
 800750c:	4621      	mov	r1, r4
 800750e:	3b01      	subs	r3, #1
 8007510:	4658      	mov	r0, fp
 8007512:	9304      	str	r3, [sp, #16]
 8007514:	f7ff fa66 	bl	80069e4 <quorem>
 8007518:	4603      	mov	r3, r0
 800751a:	4641      	mov	r1, r8
 800751c:	3330      	adds	r3, #48	; 0x30
 800751e:	9006      	str	r0, [sp, #24]
 8007520:	4658      	mov	r0, fp
 8007522:	930b      	str	r3, [sp, #44]	; 0x2c
 8007524:	f000 fb80 	bl	8007c28 <__mcmp>
 8007528:	4632      	mov	r2, r6
 800752a:	4681      	mov	r9, r0
 800752c:	4621      	mov	r1, r4
 800752e:	4628      	mov	r0, r5
 8007530:	f000 fb96 	bl	8007c60 <__mdiff>
 8007534:	68c2      	ldr	r2, [r0, #12]
 8007536:	4607      	mov	r7, r0
 8007538:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800753a:	bb02      	cbnz	r2, 800757e <_dtoa_r+0xa7e>
 800753c:	4601      	mov	r1, r0
 800753e:	4658      	mov	r0, fp
 8007540:	f000 fb72 	bl	8007c28 <__mcmp>
 8007544:	4602      	mov	r2, r0
 8007546:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007548:	4639      	mov	r1, r7
 800754a:	4628      	mov	r0, r5
 800754c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007550:	f000 f92c 	bl	80077ac <_Bfree>
 8007554:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007556:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007558:	9f08      	ldr	r7, [sp, #32]
 800755a:	ea43 0102 	orr.w	r1, r3, r2
 800755e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007560:	430b      	orrs	r3, r1
 8007562:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007564:	d10d      	bne.n	8007582 <_dtoa_r+0xa82>
 8007566:	2b39      	cmp	r3, #57	; 0x39
 8007568:	d029      	beq.n	80075be <_dtoa_r+0xabe>
 800756a:	f1b9 0f00 	cmp.w	r9, #0
 800756e:	dd01      	ble.n	8007574 <_dtoa_r+0xa74>
 8007570:	9b06      	ldr	r3, [sp, #24]
 8007572:	3331      	adds	r3, #49	; 0x31
 8007574:	9a04      	ldr	r2, [sp, #16]
 8007576:	7013      	strb	r3, [r2, #0]
 8007578:	e776      	b.n	8007468 <_dtoa_r+0x968>
 800757a:	4630      	mov	r0, r6
 800757c:	e7b9      	b.n	80074f2 <_dtoa_r+0x9f2>
 800757e:	2201      	movs	r2, #1
 8007580:	e7e2      	b.n	8007548 <_dtoa_r+0xa48>
 8007582:	f1b9 0f00 	cmp.w	r9, #0
 8007586:	db06      	blt.n	8007596 <_dtoa_r+0xa96>
 8007588:	9922      	ldr	r1, [sp, #136]	; 0x88
 800758a:	ea41 0909 	orr.w	r9, r1, r9
 800758e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007590:	ea59 0101 	orrs.w	r1, r9, r1
 8007594:	d120      	bne.n	80075d8 <_dtoa_r+0xad8>
 8007596:	2a00      	cmp	r2, #0
 8007598:	ddec      	ble.n	8007574 <_dtoa_r+0xa74>
 800759a:	4659      	mov	r1, fp
 800759c:	2201      	movs	r2, #1
 800759e:	4628      	mov	r0, r5
 80075a0:	9308      	str	r3, [sp, #32]
 80075a2:	f000 fad1 	bl	8007b48 <__lshift>
 80075a6:	4621      	mov	r1, r4
 80075a8:	4683      	mov	fp, r0
 80075aa:	f000 fb3d 	bl	8007c28 <__mcmp>
 80075ae:	2800      	cmp	r0, #0
 80075b0:	9b08      	ldr	r3, [sp, #32]
 80075b2:	dc02      	bgt.n	80075ba <_dtoa_r+0xaba>
 80075b4:	d1de      	bne.n	8007574 <_dtoa_r+0xa74>
 80075b6:	07da      	lsls	r2, r3, #31
 80075b8:	d5dc      	bpl.n	8007574 <_dtoa_r+0xa74>
 80075ba:	2b39      	cmp	r3, #57	; 0x39
 80075bc:	d1d8      	bne.n	8007570 <_dtoa_r+0xa70>
 80075be:	2339      	movs	r3, #57	; 0x39
 80075c0:	9a04      	ldr	r2, [sp, #16]
 80075c2:	7013      	strb	r3, [r2, #0]
 80075c4:	463b      	mov	r3, r7
 80075c6:	461f      	mov	r7, r3
 80075c8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80075cc:	3b01      	subs	r3, #1
 80075ce:	2a39      	cmp	r2, #57	; 0x39
 80075d0:	d050      	beq.n	8007674 <_dtoa_r+0xb74>
 80075d2:	3201      	adds	r2, #1
 80075d4:	701a      	strb	r2, [r3, #0]
 80075d6:	e747      	b.n	8007468 <_dtoa_r+0x968>
 80075d8:	2a00      	cmp	r2, #0
 80075da:	dd03      	ble.n	80075e4 <_dtoa_r+0xae4>
 80075dc:	2b39      	cmp	r3, #57	; 0x39
 80075de:	d0ee      	beq.n	80075be <_dtoa_r+0xabe>
 80075e0:	3301      	adds	r3, #1
 80075e2:	e7c7      	b.n	8007574 <_dtoa_r+0xa74>
 80075e4:	9a08      	ldr	r2, [sp, #32]
 80075e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80075e8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80075ec:	428a      	cmp	r2, r1
 80075ee:	d02a      	beq.n	8007646 <_dtoa_r+0xb46>
 80075f0:	4659      	mov	r1, fp
 80075f2:	2300      	movs	r3, #0
 80075f4:	220a      	movs	r2, #10
 80075f6:	4628      	mov	r0, r5
 80075f8:	f000 f8fa 	bl	80077f0 <__multadd>
 80075fc:	45b0      	cmp	r8, r6
 80075fe:	4683      	mov	fp, r0
 8007600:	f04f 0300 	mov.w	r3, #0
 8007604:	f04f 020a 	mov.w	r2, #10
 8007608:	4641      	mov	r1, r8
 800760a:	4628      	mov	r0, r5
 800760c:	d107      	bne.n	800761e <_dtoa_r+0xb1e>
 800760e:	f000 f8ef 	bl	80077f0 <__multadd>
 8007612:	4680      	mov	r8, r0
 8007614:	4606      	mov	r6, r0
 8007616:	9b08      	ldr	r3, [sp, #32]
 8007618:	3301      	adds	r3, #1
 800761a:	9308      	str	r3, [sp, #32]
 800761c:	e775      	b.n	800750a <_dtoa_r+0xa0a>
 800761e:	f000 f8e7 	bl	80077f0 <__multadd>
 8007622:	4631      	mov	r1, r6
 8007624:	4680      	mov	r8, r0
 8007626:	2300      	movs	r3, #0
 8007628:	220a      	movs	r2, #10
 800762a:	4628      	mov	r0, r5
 800762c:	f000 f8e0 	bl	80077f0 <__multadd>
 8007630:	4606      	mov	r6, r0
 8007632:	e7f0      	b.n	8007616 <_dtoa_r+0xb16>
 8007634:	f1b9 0f00 	cmp.w	r9, #0
 8007638:	bfcc      	ite	gt
 800763a:	464f      	movgt	r7, r9
 800763c:	2701      	movle	r7, #1
 800763e:	f04f 0800 	mov.w	r8, #0
 8007642:	9a03      	ldr	r2, [sp, #12]
 8007644:	4417      	add	r7, r2
 8007646:	4659      	mov	r1, fp
 8007648:	2201      	movs	r2, #1
 800764a:	4628      	mov	r0, r5
 800764c:	9308      	str	r3, [sp, #32]
 800764e:	f000 fa7b 	bl	8007b48 <__lshift>
 8007652:	4621      	mov	r1, r4
 8007654:	4683      	mov	fp, r0
 8007656:	f000 fae7 	bl	8007c28 <__mcmp>
 800765a:	2800      	cmp	r0, #0
 800765c:	dcb2      	bgt.n	80075c4 <_dtoa_r+0xac4>
 800765e:	d102      	bne.n	8007666 <_dtoa_r+0xb66>
 8007660:	9b08      	ldr	r3, [sp, #32]
 8007662:	07db      	lsls	r3, r3, #31
 8007664:	d4ae      	bmi.n	80075c4 <_dtoa_r+0xac4>
 8007666:	463b      	mov	r3, r7
 8007668:	461f      	mov	r7, r3
 800766a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800766e:	2a30      	cmp	r2, #48	; 0x30
 8007670:	d0fa      	beq.n	8007668 <_dtoa_r+0xb68>
 8007672:	e6f9      	b.n	8007468 <_dtoa_r+0x968>
 8007674:	9a03      	ldr	r2, [sp, #12]
 8007676:	429a      	cmp	r2, r3
 8007678:	d1a5      	bne.n	80075c6 <_dtoa_r+0xac6>
 800767a:	2331      	movs	r3, #49	; 0x31
 800767c:	f10a 0a01 	add.w	sl, sl, #1
 8007680:	e779      	b.n	8007576 <_dtoa_r+0xa76>
 8007682:	4b14      	ldr	r3, [pc, #80]	; (80076d4 <_dtoa_r+0xbd4>)
 8007684:	f7ff baa8 	b.w	8006bd8 <_dtoa_r+0xd8>
 8007688:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800768a:	2b00      	cmp	r3, #0
 800768c:	f47f aa81 	bne.w	8006b92 <_dtoa_r+0x92>
 8007690:	4b11      	ldr	r3, [pc, #68]	; (80076d8 <_dtoa_r+0xbd8>)
 8007692:	f7ff baa1 	b.w	8006bd8 <_dtoa_r+0xd8>
 8007696:	f1b9 0f00 	cmp.w	r9, #0
 800769a:	dc03      	bgt.n	80076a4 <_dtoa_r+0xba4>
 800769c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800769e:	2b02      	cmp	r3, #2
 80076a0:	f73f aecb 	bgt.w	800743a <_dtoa_r+0x93a>
 80076a4:	9f03      	ldr	r7, [sp, #12]
 80076a6:	4621      	mov	r1, r4
 80076a8:	4658      	mov	r0, fp
 80076aa:	f7ff f99b 	bl	80069e4 <quorem>
 80076ae:	9a03      	ldr	r2, [sp, #12]
 80076b0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80076b4:	f807 3b01 	strb.w	r3, [r7], #1
 80076b8:	1aba      	subs	r2, r7, r2
 80076ba:	4591      	cmp	r9, r2
 80076bc:	ddba      	ble.n	8007634 <_dtoa_r+0xb34>
 80076be:	4659      	mov	r1, fp
 80076c0:	2300      	movs	r3, #0
 80076c2:	220a      	movs	r2, #10
 80076c4:	4628      	mov	r0, r5
 80076c6:	f000 f893 	bl	80077f0 <__multadd>
 80076ca:	4683      	mov	fp, r0
 80076cc:	e7eb      	b.n	80076a6 <_dtoa_r+0xba6>
 80076ce:	bf00      	nop
 80076d0:	08008fcf 	.word	0x08008fcf
 80076d4:	08008f2c 	.word	0x08008f2c
 80076d8:	08008f50 	.word	0x08008f50

080076dc <_localeconv_r>:
 80076dc:	4800      	ldr	r0, [pc, #0]	; (80076e0 <_localeconv_r+0x4>)
 80076de:	4770      	bx	lr
 80076e0:	2000016c 	.word	0x2000016c

080076e4 <malloc>:
 80076e4:	4b02      	ldr	r3, [pc, #8]	; (80076f0 <malloc+0xc>)
 80076e6:	4601      	mov	r1, r0
 80076e8:	6818      	ldr	r0, [r3, #0]
 80076ea:	f000 bc1d 	b.w	8007f28 <_malloc_r>
 80076ee:	bf00      	nop
 80076f0:	20000018 	.word	0x20000018

080076f4 <memchr>:
 80076f4:	4603      	mov	r3, r0
 80076f6:	b510      	push	{r4, lr}
 80076f8:	b2c9      	uxtb	r1, r1
 80076fa:	4402      	add	r2, r0
 80076fc:	4293      	cmp	r3, r2
 80076fe:	4618      	mov	r0, r3
 8007700:	d101      	bne.n	8007706 <memchr+0x12>
 8007702:	2000      	movs	r0, #0
 8007704:	e003      	b.n	800770e <memchr+0x1a>
 8007706:	7804      	ldrb	r4, [r0, #0]
 8007708:	3301      	adds	r3, #1
 800770a:	428c      	cmp	r4, r1
 800770c:	d1f6      	bne.n	80076fc <memchr+0x8>
 800770e:	bd10      	pop	{r4, pc}

08007710 <memcpy>:
 8007710:	440a      	add	r2, r1
 8007712:	4291      	cmp	r1, r2
 8007714:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007718:	d100      	bne.n	800771c <memcpy+0xc>
 800771a:	4770      	bx	lr
 800771c:	b510      	push	{r4, lr}
 800771e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007722:	4291      	cmp	r1, r2
 8007724:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007728:	d1f9      	bne.n	800771e <memcpy+0xe>
 800772a:	bd10      	pop	{r4, pc}

0800772c <_Balloc>:
 800772c:	b570      	push	{r4, r5, r6, lr}
 800772e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007730:	4604      	mov	r4, r0
 8007732:	460d      	mov	r5, r1
 8007734:	b976      	cbnz	r6, 8007754 <_Balloc+0x28>
 8007736:	2010      	movs	r0, #16
 8007738:	f7ff ffd4 	bl	80076e4 <malloc>
 800773c:	4602      	mov	r2, r0
 800773e:	6260      	str	r0, [r4, #36]	; 0x24
 8007740:	b920      	cbnz	r0, 800774c <_Balloc+0x20>
 8007742:	2166      	movs	r1, #102	; 0x66
 8007744:	4b17      	ldr	r3, [pc, #92]	; (80077a4 <_Balloc+0x78>)
 8007746:	4818      	ldr	r0, [pc, #96]	; (80077a8 <_Balloc+0x7c>)
 8007748:	f000 fdce 	bl	80082e8 <__assert_func>
 800774c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007750:	6006      	str	r6, [r0, #0]
 8007752:	60c6      	str	r6, [r0, #12]
 8007754:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007756:	68f3      	ldr	r3, [r6, #12]
 8007758:	b183      	cbz	r3, 800777c <_Balloc+0x50>
 800775a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800775c:	68db      	ldr	r3, [r3, #12]
 800775e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007762:	b9b8      	cbnz	r0, 8007794 <_Balloc+0x68>
 8007764:	2101      	movs	r1, #1
 8007766:	fa01 f605 	lsl.w	r6, r1, r5
 800776a:	1d72      	adds	r2, r6, #5
 800776c:	4620      	mov	r0, r4
 800776e:	0092      	lsls	r2, r2, #2
 8007770:	f000 fb5e 	bl	8007e30 <_calloc_r>
 8007774:	b160      	cbz	r0, 8007790 <_Balloc+0x64>
 8007776:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800777a:	e00e      	b.n	800779a <_Balloc+0x6e>
 800777c:	2221      	movs	r2, #33	; 0x21
 800777e:	2104      	movs	r1, #4
 8007780:	4620      	mov	r0, r4
 8007782:	f000 fb55 	bl	8007e30 <_calloc_r>
 8007786:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007788:	60f0      	str	r0, [r6, #12]
 800778a:	68db      	ldr	r3, [r3, #12]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1e4      	bne.n	800775a <_Balloc+0x2e>
 8007790:	2000      	movs	r0, #0
 8007792:	bd70      	pop	{r4, r5, r6, pc}
 8007794:	6802      	ldr	r2, [r0, #0]
 8007796:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800779a:	2300      	movs	r3, #0
 800779c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80077a0:	e7f7      	b.n	8007792 <_Balloc+0x66>
 80077a2:	bf00      	nop
 80077a4:	08008f5d 	.word	0x08008f5d
 80077a8:	08008fe0 	.word	0x08008fe0

080077ac <_Bfree>:
 80077ac:	b570      	push	{r4, r5, r6, lr}
 80077ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80077b0:	4605      	mov	r5, r0
 80077b2:	460c      	mov	r4, r1
 80077b4:	b976      	cbnz	r6, 80077d4 <_Bfree+0x28>
 80077b6:	2010      	movs	r0, #16
 80077b8:	f7ff ff94 	bl	80076e4 <malloc>
 80077bc:	4602      	mov	r2, r0
 80077be:	6268      	str	r0, [r5, #36]	; 0x24
 80077c0:	b920      	cbnz	r0, 80077cc <_Bfree+0x20>
 80077c2:	218a      	movs	r1, #138	; 0x8a
 80077c4:	4b08      	ldr	r3, [pc, #32]	; (80077e8 <_Bfree+0x3c>)
 80077c6:	4809      	ldr	r0, [pc, #36]	; (80077ec <_Bfree+0x40>)
 80077c8:	f000 fd8e 	bl	80082e8 <__assert_func>
 80077cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077d0:	6006      	str	r6, [r0, #0]
 80077d2:	60c6      	str	r6, [r0, #12]
 80077d4:	b13c      	cbz	r4, 80077e6 <_Bfree+0x3a>
 80077d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80077d8:	6862      	ldr	r2, [r4, #4]
 80077da:	68db      	ldr	r3, [r3, #12]
 80077dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077e0:	6021      	str	r1, [r4, #0]
 80077e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077e6:	bd70      	pop	{r4, r5, r6, pc}
 80077e8:	08008f5d 	.word	0x08008f5d
 80077ec:	08008fe0 	.word	0x08008fe0

080077f0 <__multadd>:
 80077f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077f4:	4607      	mov	r7, r0
 80077f6:	460c      	mov	r4, r1
 80077f8:	461e      	mov	r6, r3
 80077fa:	2000      	movs	r0, #0
 80077fc:	690d      	ldr	r5, [r1, #16]
 80077fe:	f101 0c14 	add.w	ip, r1, #20
 8007802:	f8dc 3000 	ldr.w	r3, [ip]
 8007806:	3001      	adds	r0, #1
 8007808:	b299      	uxth	r1, r3
 800780a:	fb02 6101 	mla	r1, r2, r1, r6
 800780e:	0c1e      	lsrs	r6, r3, #16
 8007810:	0c0b      	lsrs	r3, r1, #16
 8007812:	fb02 3306 	mla	r3, r2, r6, r3
 8007816:	b289      	uxth	r1, r1
 8007818:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800781c:	4285      	cmp	r5, r0
 800781e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007822:	f84c 1b04 	str.w	r1, [ip], #4
 8007826:	dcec      	bgt.n	8007802 <__multadd+0x12>
 8007828:	b30e      	cbz	r6, 800786e <__multadd+0x7e>
 800782a:	68a3      	ldr	r3, [r4, #8]
 800782c:	42ab      	cmp	r3, r5
 800782e:	dc19      	bgt.n	8007864 <__multadd+0x74>
 8007830:	6861      	ldr	r1, [r4, #4]
 8007832:	4638      	mov	r0, r7
 8007834:	3101      	adds	r1, #1
 8007836:	f7ff ff79 	bl	800772c <_Balloc>
 800783a:	4680      	mov	r8, r0
 800783c:	b928      	cbnz	r0, 800784a <__multadd+0x5a>
 800783e:	4602      	mov	r2, r0
 8007840:	21b5      	movs	r1, #181	; 0xb5
 8007842:	4b0c      	ldr	r3, [pc, #48]	; (8007874 <__multadd+0x84>)
 8007844:	480c      	ldr	r0, [pc, #48]	; (8007878 <__multadd+0x88>)
 8007846:	f000 fd4f 	bl	80082e8 <__assert_func>
 800784a:	6922      	ldr	r2, [r4, #16]
 800784c:	f104 010c 	add.w	r1, r4, #12
 8007850:	3202      	adds	r2, #2
 8007852:	0092      	lsls	r2, r2, #2
 8007854:	300c      	adds	r0, #12
 8007856:	f7ff ff5b 	bl	8007710 <memcpy>
 800785a:	4621      	mov	r1, r4
 800785c:	4638      	mov	r0, r7
 800785e:	f7ff ffa5 	bl	80077ac <_Bfree>
 8007862:	4644      	mov	r4, r8
 8007864:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007868:	3501      	adds	r5, #1
 800786a:	615e      	str	r6, [r3, #20]
 800786c:	6125      	str	r5, [r4, #16]
 800786e:	4620      	mov	r0, r4
 8007870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007874:	08008fcf 	.word	0x08008fcf
 8007878:	08008fe0 	.word	0x08008fe0

0800787c <__hi0bits>:
 800787c:	0c02      	lsrs	r2, r0, #16
 800787e:	0412      	lsls	r2, r2, #16
 8007880:	4603      	mov	r3, r0
 8007882:	b9ca      	cbnz	r2, 80078b8 <__hi0bits+0x3c>
 8007884:	0403      	lsls	r3, r0, #16
 8007886:	2010      	movs	r0, #16
 8007888:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800788c:	bf04      	itt	eq
 800788e:	021b      	lsleq	r3, r3, #8
 8007890:	3008      	addeq	r0, #8
 8007892:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007896:	bf04      	itt	eq
 8007898:	011b      	lsleq	r3, r3, #4
 800789a:	3004      	addeq	r0, #4
 800789c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80078a0:	bf04      	itt	eq
 80078a2:	009b      	lsleq	r3, r3, #2
 80078a4:	3002      	addeq	r0, #2
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	db05      	blt.n	80078b6 <__hi0bits+0x3a>
 80078aa:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80078ae:	f100 0001 	add.w	r0, r0, #1
 80078b2:	bf08      	it	eq
 80078b4:	2020      	moveq	r0, #32
 80078b6:	4770      	bx	lr
 80078b8:	2000      	movs	r0, #0
 80078ba:	e7e5      	b.n	8007888 <__hi0bits+0xc>

080078bc <__lo0bits>:
 80078bc:	6803      	ldr	r3, [r0, #0]
 80078be:	4602      	mov	r2, r0
 80078c0:	f013 0007 	ands.w	r0, r3, #7
 80078c4:	d00b      	beq.n	80078de <__lo0bits+0x22>
 80078c6:	07d9      	lsls	r1, r3, #31
 80078c8:	d421      	bmi.n	800790e <__lo0bits+0x52>
 80078ca:	0798      	lsls	r0, r3, #30
 80078cc:	bf49      	itett	mi
 80078ce:	085b      	lsrmi	r3, r3, #1
 80078d0:	089b      	lsrpl	r3, r3, #2
 80078d2:	2001      	movmi	r0, #1
 80078d4:	6013      	strmi	r3, [r2, #0]
 80078d6:	bf5c      	itt	pl
 80078d8:	2002      	movpl	r0, #2
 80078da:	6013      	strpl	r3, [r2, #0]
 80078dc:	4770      	bx	lr
 80078de:	b299      	uxth	r1, r3
 80078e0:	b909      	cbnz	r1, 80078e6 <__lo0bits+0x2a>
 80078e2:	2010      	movs	r0, #16
 80078e4:	0c1b      	lsrs	r3, r3, #16
 80078e6:	b2d9      	uxtb	r1, r3
 80078e8:	b909      	cbnz	r1, 80078ee <__lo0bits+0x32>
 80078ea:	3008      	adds	r0, #8
 80078ec:	0a1b      	lsrs	r3, r3, #8
 80078ee:	0719      	lsls	r1, r3, #28
 80078f0:	bf04      	itt	eq
 80078f2:	091b      	lsreq	r3, r3, #4
 80078f4:	3004      	addeq	r0, #4
 80078f6:	0799      	lsls	r1, r3, #30
 80078f8:	bf04      	itt	eq
 80078fa:	089b      	lsreq	r3, r3, #2
 80078fc:	3002      	addeq	r0, #2
 80078fe:	07d9      	lsls	r1, r3, #31
 8007900:	d403      	bmi.n	800790a <__lo0bits+0x4e>
 8007902:	085b      	lsrs	r3, r3, #1
 8007904:	f100 0001 	add.w	r0, r0, #1
 8007908:	d003      	beq.n	8007912 <__lo0bits+0x56>
 800790a:	6013      	str	r3, [r2, #0]
 800790c:	4770      	bx	lr
 800790e:	2000      	movs	r0, #0
 8007910:	4770      	bx	lr
 8007912:	2020      	movs	r0, #32
 8007914:	4770      	bx	lr
	...

08007918 <__i2b>:
 8007918:	b510      	push	{r4, lr}
 800791a:	460c      	mov	r4, r1
 800791c:	2101      	movs	r1, #1
 800791e:	f7ff ff05 	bl	800772c <_Balloc>
 8007922:	4602      	mov	r2, r0
 8007924:	b928      	cbnz	r0, 8007932 <__i2b+0x1a>
 8007926:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800792a:	4b04      	ldr	r3, [pc, #16]	; (800793c <__i2b+0x24>)
 800792c:	4804      	ldr	r0, [pc, #16]	; (8007940 <__i2b+0x28>)
 800792e:	f000 fcdb 	bl	80082e8 <__assert_func>
 8007932:	2301      	movs	r3, #1
 8007934:	6144      	str	r4, [r0, #20]
 8007936:	6103      	str	r3, [r0, #16]
 8007938:	bd10      	pop	{r4, pc}
 800793a:	bf00      	nop
 800793c:	08008fcf 	.word	0x08008fcf
 8007940:	08008fe0 	.word	0x08008fe0

08007944 <__multiply>:
 8007944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007948:	4691      	mov	r9, r2
 800794a:	690a      	ldr	r2, [r1, #16]
 800794c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007950:	460c      	mov	r4, r1
 8007952:	429a      	cmp	r2, r3
 8007954:	bfbe      	ittt	lt
 8007956:	460b      	movlt	r3, r1
 8007958:	464c      	movlt	r4, r9
 800795a:	4699      	movlt	r9, r3
 800795c:	6927      	ldr	r7, [r4, #16]
 800795e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007962:	68a3      	ldr	r3, [r4, #8]
 8007964:	6861      	ldr	r1, [r4, #4]
 8007966:	eb07 060a 	add.w	r6, r7, sl
 800796a:	42b3      	cmp	r3, r6
 800796c:	b085      	sub	sp, #20
 800796e:	bfb8      	it	lt
 8007970:	3101      	addlt	r1, #1
 8007972:	f7ff fedb 	bl	800772c <_Balloc>
 8007976:	b930      	cbnz	r0, 8007986 <__multiply+0x42>
 8007978:	4602      	mov	r2, r0
 800797a:	f240 115d 	movw	r1, #349	; 0x15d
 800797e:	4b43      	ldr	r3, [pc, #268]	; (8007a8c <__multiply+0x148>)
 8007980:	4843      	ldr	r0, [pc, #268]	; (8007a90 <__multiply+0x14c>)
 8007982:	f000 fcb1 	bl	80082e8 <__assert_func>
 8007986:	f100 0514 	add.w	r5, r0, #20
 800798a:	462b      	mov	r3, r5
 800798c:	2200      	movs	r2, #0
 800798e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007992:	4543      	cmp	r3, r8
 8007994:	d321      	bcc.n	80079da <__multiply+0x96>
 8007996:	f104 0314 	add.w	r3, r4, #20
 800799a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800799e:	f109 0314 	add.w	r3, r9, #20
 80079a2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80079a6:	9202      	str	r2, [sp, #8]
 80079a8:	1b3a      	subs	r2, r7, r4
 80079aa:	3a15      	subs	r2, #21
 80079ac:	f022 0203 	bic.w	r2, r2, #3
 80079b0:	3204      	adds	r2, #4
 80079b2:	f104 0115 	add.w	r1, r4, #21
 80079b6:	428f      	cmp	r7, r1
 80079b8:	bf38      	it	cc
 80079ba:	2204      	movcc	r2, #4
 80079bc:	9201      	str	r2, [sp, #4]
 80079be:	9a02      	ldr	r2, [sp, #8]
 80079c0:	9303      	str	r3, [sp, #12]
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d80c      	bhi.n	80079e0 <__multiply+0x9c>
 80079c6:	2e00      	cmp	r6, #0
 80079c8:	dd03      	ble.n	80079d2 <__multiply+0x8e>
 80079ca:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d059      	beq.n	8007a86 <__multiply+0x142>
 80079d2:	6106      	str	r6, [r0, #16]
 80079d4:	b005      	add	sp, #20
 80079d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079da:	f843 2b04 	str.w	r2, [r3], #4
 80079de:	e7d8      	b.n	8007992 <__multiply+0x4e>
 80079e0:	f8b3 a000 	ldrh.w	sl, [r3]
 80079e4:	f1ba 0f00 	cmp.w	sl, #0
 80079e8:	d023      	beq.n	8007a32 <__multiply+0xee>
 80079ea:	46a9      	mov	r9, r5
 80079ec:	f04f 0c00 	mov.w	ip, #0
 80079f0:	f104 0e14 	add.w	lr, r4, #20
 80079f4:	f85e 2b04 	ldr.w	r2, [lr], #4
 80079f8:	f8d9 1000 	ldr.w	r1, [r9]
 80079fc:	fa1f fb82 	uxth.w	fp, r2
 8007a00:	b289      	uxth	r1, r1
 8007a02:	fb0a 110b 	mla	r1, sl, fp, r1
 8007a06:	4461      	add	r1, ip
 8007a08:	f8d9 c000 	ldr.w	ip, [r9]
 8007a0c:	0c12      	lsrs	r2, r2, #16
 8007a0e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007a12:	fb0a c202 	mla	r2, sl, r2, ip
 8007a16:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007a1a:	b289      	uxth	r1, r1
 8007a1c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a20:	4577      	cmp	r7, lr
 8007a22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a26:	f849 1b04 	str.w	r1, [r9], #4
 8007a2a:	d8e3      	bhi.n	80079f4 <__multiply+0xb0>
 8007a2c:	9a01      	ldr	r2, [sp, #4]
 8007a2e:	f845 c002 	str.w	ip, [r5, r2]
 8007a32:	9a03      	ldr	r2, [sp, #12]
 8007a34:	3304      	adds	r3, #4
 8007a36:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007a3a:	f1b9 0f00 	cmp.w	r9, #0
 8007a3e:	d020      	beq.n	8007a82 <__multiply+0x13e>
 8007a40:	46ae      	mov	lr, r5
 8007a42:	f04f 0a00 	mov.w	sl, #0
 8007a46:	6829      	ldr	r1, [r5, #0]
 8007a48:	f104 0c14 	add.w	ip, r4, #20
 8007a4c:	f8bc b000 	ldrh.w	fp, [ip]
 8007a50:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007a54:	b289      	uxth	r1, r1
 8007a56:	fb09 220b 	mla	r2, r9, fp, r2
 8007a5a:	4492      	add	sl, r2
 8007a5c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007a60:	f84e 1b04 	str.w	r1, [lr], #4
 8007a64:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007a68:	f8be 1000 	ldrh.w	r1, [lr]
 8007a6c:	0c12      	lsrs	r2, r2, #16
 8007a6e:	fb09 1102 	mla	r1, r9, r2, r1
 8007a72:	4567      	cmp	r7, ip
 8007a74:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007a78:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a7c:	d8e6      	bhi.n	8007a4c <__multiply+0x108>
 8007a7e:	9a01      	ldr	r2, [sp, #4]
 8007a80:	50a9      	str	r1, [r5, r2]
 8007a82:	3504      	adds	r5, #4
 8007a84:	e79b      	b.n	80079be <__multiply+0x7a>
 8007a86:	3e01      	subs	r6, #1
 8007a88:	e79d      	b.n	80079c6 <__multiply+0x82>
 8007a8a:	bf00      	nop
 8007a8c:	08008fcf 	.word	0x08008fcf
 8007a90:	08008fe0 	.word	0x08008fe0

08007a94 <__pow5mult>:
 8007a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a98:	4615      	mov	r5, r2
 8007a9a:	f012 0203 	ands.w	r2, r2, #3
 8007a9e:	4606      	mov	r6, r0
 8007aa0:	460f      	mov	r7, r1
 8007aa2:	d007      	beq.n	8007ab4 <__pow5mult+0x20>
 8007aa4:	4c25      	ldr	r4, [pc, #148]	; (8007b3c <__pow5mult+0xa8>)
 8007aa6:	3a01      	subs	r2, #1
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007aae:	f7ff fe9f 	bl	80077f0 <__multadd>
 8007ab2:	4607      	mov	r7, r0
 8007ab4:	10ad      	asrs	r5, r5, #2
 8007ab6:	d03d      	beq.n	8007b34 <__pow5mult+0xa0>
 8007ab8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007aba:	b97c      	cbnz	r4, 8007adc <__pow5mult+0x48>
 8007abc:	2010      	movs	r0, #16
 8007abe:	f7ff fe11 	bl	80076e4 <malloc>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	6270      	str	r0, [r6, #36]	; 0x24
 8007ac6:	b928      	cbnz	r0, 8007ad4 <__pow5mult+0x40>
 8007ac8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007acc:	4b1c      	ldr	r3, [pc, #112]	; (8007b40 <__pow5mult+0xac>)
 8007ace:	481d      	ldr	r0, [pc, #116]	; (8007b44 <__pow5mult+0xb0>)
 8007ad0:	f000 fc0a 	bl	80082e8 <__assert_func>
 8007ad4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ad8:	6004      	str	r4, [r0, #0]
 8007ada:	60c4      	str	r4, [r0, #12]
 8007adc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007ae0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ae4:	b94c      	cbnz	r4, 8007afa <__pow5mult+0x66>
 8007ae6:	f240 2171 	movw	r1, #625	; 0x271
 8007aea:	4630      	mov	r0, r6
 8007aec:	f7ff ff14 	bl	8007918 <__i2b>
 8007af0:	2300      	movs	r3, #0
 8007af2:	4604      	mov	r4, r0
 8007af4:	f8c8 0008 	str.w	r0, [r8, #8]
 8007af8:	6003      	str	r3, [r0, #0]
 8007afa:	f04f 0900 	mov.w	r9, #0
 8007afe:	07eb      	lsls	r3, r5, #31
 8007b00:	d50a      	bpl.n	8007b18 <__pow5mult+0x84>
 8007b02:	4639      	mov	r1, r7
 8007b04:	4622      	mov	r2, r4
 8007b06:	4630      	mov	r0, r6
 8007b08:	f7ff ff1c 	bl	8007944 <__multiply>
 8007b0c:	4680      	mov	r8, r0
 8007b0e:	4639      	mov	r1, r7
 8007b10:	4630      	mov	r0, r6
 8007b12:	f7ff fe4b 	bl	80077ac <_Bfree>
 8007b16:	4647      	mov	r7, r8
 8007b18:	106d      	asrs	r5, r5, #1
 8007b1a:	d00b      	beq.n	8007b34 <__pow5mult+0xa0>
 8007b1c:	6820      	ldr	r0, [r4, #0]
 8007b1e:	b938      	cbnz	r0, 8007b30 <__pow5mult+0x9c>
 8007b20:	4622      	mov	r2, r4
 8007b22:	4621      	mov	r1, r4
 8007b24:	4630      	mov	r0, r6
 8007b26:	f7ff ff0d 	bl	8007944 <__multiply>
 8007b2a:	6020      	str	r0, [r4, #0]
 8007b2c:	f8c0 9000 	str.w	r9, [r0]
 8007b30:	4604      	mov	r4, r0
 8007b32:	e7e4      	b.n	8007afe <__pow5mult+0x6a>
 8007b34:	4638      	mov	r0, r7
 8007b36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b3a:	bf00      	nop
 8007b3c:	08009130 	.word	0x08009130
 8007b40:	08008f5d 	.word	0x08008f5d
 8007b44:	08008fe0 	.word	0x08008fe0

08007b48 <__lshift>:
 8007b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b4c:	460c      	mov	r4, r1
 8007b4e:	4607      	mov	r7, r0
 8007b50:	4691      	mov	r9, r2
 8007b52:	6923      	ldr	r3, [r4, #16]
 8007b54:	6849      	ldr	r1, [r1, #4]
 8007b56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b5a:	68a3      	ldr	r3, [r4, #8]
 8007b5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b60:	f108 0601 	add.w	r6, r8, #1
 8007b64:	42b3      	cmp	r3, r6
 8007b66:	db0b      	blt.n	8007b80 <__lshift+0x38>
 8007b68:	4638      	mov	r0, r7
 8007b6a:	f7ff fddf 	bl	800772c <_Balloc>
 8007b6e:	4605      	mov	r5, r0
 8007b70:	b948      	cbnz	r0, 8007b86 <__lshift+0x3e>
 8007b72:	4602      	mov	r2, r0
 8007b74:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007b78:	4b29      	ldr	r3, [pc, #164]	; (8007c20 <__lshift+0xd8>)
 8007b7a:	482a      	ldr	r0, [pc, #168]	; (8007c24 <__lshift+0xdc>)
 8007b7c:	f000 fbb4 	bl	80082e8 <__assert_func>
 8007b80:	3101      	adds	r1, #1
 8007b82:	005b      	lsls	r3, r3, #1
 8007b84:	e7ee      	b.n	8007b64 <__lshift+0x1c>
 8007b86:	2300      	movs	r3, #0
 8007b88:	f100 0114 	add.w	r1, r0, #20
 8007b8c:	f100 0210 	add.w	r2, r0, #16
 8007b90:	4618      	mov	r0, r3
 8007b92:	4553      	cmp	r3, sl
 8007b94:	db37      	blt.n	8007c06 <__lshift+0xbe>
 8007b96:	6920      	ldr	r0, [r4, #16]
 8007b98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b9c:	f104 0314 	add.w	r3, r4, #20
 8007ba0:	f019 091f 	ands.w	r9, r9, #31
 8007ba4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ba8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007bac:	d02f      	beq.n	8007c0e <__lshift+0xc6>
 8007bae:	468a      	mov	sl, r1
 8007bb0:	f04f 0c00 	mov.w	ip, #0
 8007bb4:	f1c9 0e20 	rsb	lr, r9, #32
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	fa02 f209 	lsl.w	r2, r2, r9
 8007bbe:	ea42 020c 	orr.w	r2, r2, ip
 8007bc2:	f84a 2b04 	str.w	r2, [sl], #4
 8007bc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bca:	4298      	cmp	r0, r3
 8007bcc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007bd0:	d8f2      	bhi.n	8007bb8 <__lshift+0x70>
 8007bd2:	1b03      	subs	r3, r0, r4
 8007bd4:	3b15      	subs	r3, #21
 8007bd6:	f023 0303 	bic.w	r3, r3, #3
 8007bda:	3304      	adds	r3, #4
 8007bdc:	f104 0215 	add.w	r2, r4, #21
 8007be0:	4290      	cmp	r0, r2
 8007be2:	bf38      	it	cc
 8007be4:	2304      	movcc	r3, #4
 8007be6:	f841 c003 	str.w	ip, [r1, r3]
 8007bea:	f1bc 0f00 	cmp.w	ip, #0
 8007bee:	d001      	beq.n	8007bf4 <__lshift+0xac>
 8007bf0:	f108 0602 	add.w	r6, r8, #2
 8007bf4:	3e01      	subs	r6, #1
 8007bf6:	4638      	mov	r0, r7
 8007bf8:	4621      	mov	r1, r4
 8007bfa:	612e      	str	r6, [r5, #16]
 8007bfc:	f7ff fdd6 	bl	80077ac <_Bfree>
 8007c00:	4628      	mov	r0, r5
 8007c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c06:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	e7c1      	b.n	8007b92 <__lshift+0x4a>
 8007c0e:	3904      	subs	r1, #4
 8007c10:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c14:	4298      	cmp	r0, r3
 8007c16:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c1a:	d8f9      	bhi.n	8007c10 <__lshift+0xc8>
 8007c1c:	e7ea      	b.n	8007bf4 <__lshift+0xac>
 8007c1e:	bf00      	nop
 8007c20:	08008fcf 	.word	0x08008fcf
 8007c24:	08008fe0 	.word	0x08008fe0

08007c28 <__mcmp>:
 8007c28:	4603      	mov	r3, r0
 8007c2a:	690a      	ldr	r2, [r1, #16]
 8007c2c:	6900      	ldr	r0, [r0, #16]
 8007c2e:	b530      	push	{r4, r5, lr}
 8007c30:	1a80      	subs	r0, r0, r2
 8007c32:	d10d      	bne.n	8007c50 <__mcmp+0x28>
 8007c34:	3314      	adds	r3, #20
 8007c36:	3114      	adds	r1, #20
 8007c38:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007c3c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007c40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c48:	4295      	cmp	r5, r2
 8007c4a:	d002      	beq.n	8007c52 <__mcmp+0x2a>
 8007c4c:	d304      	bcc.n	8007c58 <__mcmp+0x30>
 8007c4e:	2001      	movs	r0, #1
 8007c50:	bd30      	pop	{r4, r5, pc}
 8007c52:	42a3      	cmp	r3, r4
 8007c54:	d3f4      	bcc.n	8007c40 <__mcmp+0x18>
 8007c56:	e7fb      	b.n	8007c50 <__mcmp+0x28>
 8007c58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c5c:	e7f8      	b.n	8007c50 <__mcmp+0x28>
	...

08007c60 <__mdiff>:
 8007c60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c64:	460d      	mov	r5, r1
 8007c66:	4607      	mov	r7, r0
 8007c68:	4611      	mov	r1, r2
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	4614      	mov	r4, r2
 8007c6e:	f7ff ffdb 	bl	8007c28 <__mcmp>
 8007c72:	1e06      	subs	r6, r0, #0
 8007c74:	d111      	bne.n	8007c9a <__mdiff+0x3a>
 8007c76:	4631      	mov	r1, r6
 8007c78:	4638      	mov	r0, r7
 8007c7a:	f7ff fd57 	bl	800772c <_Balloc>
 8007c7e:	4602      	mov	r2, r0
 8007c80:	b928      	cbnz	r0, 8007c8e <__mdiff+0x2e>
 8007c82:	f240 2132 	movw	r1, #562	; 0x232
 8007c86:	4b3a      	ldr	r3, [pc, #232]	; (8007d70 <__mdiff+0x110>)
 8007c88:	483a      	ldr	r0, [pc, #232]	; (8007d74 <__mdiff+0x114>)
 8007c8a:	f000 fb2d 	bl	80082e8 <__assert_func>
 8007c8e:	2301      	movs	r3, #1
 8007c90:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007c94:	4610      	mov	r0, r2
 8007c96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c9a:	bfa4      	itt	ge
 8007c9c:	4623      	movge	r3, r4
 8007c9e:	462c      	movge	r4, r5
 8007ca0:	4638      	mov	r0, r7
 8007ca2:	6861      	ldr	r1, [r4, #4]
 8007ca4:	bfa6      	itte	ge
 8007ca6:	461d      	movge	r5, r3
 8007ca8:	2600      	movge	r6, #0
 8007caa:	2601      	movlt	r6, #1
 8007cac:	f7ff fd3e 	bl	800772c <_Balloc>
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	b918      	cbnz	r0, 8007cbc <__mdiff+0x5c>
 8007cb4:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007cb8:	4b2d      	ldr	r3, [pc, #180]	; (8007d70 <__mdiff+0x110>)
 8007cba:	e7e5      	b.n	8007c88 <__mdiff+0x28>
 8007cbc:	f102 0814 	add.w	r8, r2, #20
 8007cc0:	46c2      	mov	sl, r8
 8007cc2:	f04f 0c00 	mov.w	ip, #0
 8007cc6:	6927      	ldr	r7, [r4, #16]
 8007cc8:	60c6      	str	r6, [r0, #12]
 8007cca:	692e      	ldr	r6, [r5, #16]
 8007ccc:	f104 0014 	add.w	r0, r4, #20
 8007cd0:	f105 0914 	add.w	r9, r5, #20
 8007cd4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007cd8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007cdc:	3410      	adds	r4, #16
 8007cde:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007ce2:	f859 3b04 	ldr.w	r3, [r9], #4
 8007ce6:	fa1f f18b 	uxth.w	r1, fp
 8007cea:	448c      	add	ip, r1
 8007cec:	b299      	uxth	r1, r3
 8007cee:	0c1b      	lsrs	r3, r3, #16
 8007cf0:	ebac 0101 	sub.w	r1, ip, r1
 8007cf4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007cf8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007cfc:	b289      	uxth	r1, r1
 8007cfe:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007d02:	454e      	cmp	r6, r9
 8007d04:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007d08:	f84a 3b04 	str.w	r3, [sl], #4
 8007d0c:	d8e7      	bhi.n	8007cde <__mdiff+0x7e>
 8007d0e:	1b73      	subs	r3, r6, r5
 8007d10:	3b15      	subs	r3, #21
 8007d12:	f023 0303 	bic.w	r3, r3, #3
 8007d16:	3515      	adds	r5, #21
 8007d18:	3304      	adds	r3, #4
 8007d1a:	42ae      	cmp	r6, r5
 8007d1c:	bf38      	it	cc
 8007d1e:	2304      	movcc	r3, #4
 8007d20:	4418      	add	r0, r3
 8007d22:	4443      	add	r3, r8
 8007d24:	461e      	mov	r6, r3
 8007d26:	4605      	mov	r5, r0
 8007d28:	4575      	cmp	r5, lr
 8007d2a:	d30e      	bcc.n	8007d4a <__mdiff+0xea>
 8007d2c:	f10e 0103 	add.w	r1, lr, #3
 8007d30:	1a09      	subs	r1, r1, r0
 8007d32:	f021 0103 	bic.w	r1, r1, #3
 8007d36:	3803      	subs	r0, #3
 8007d38:	4586      	cmp	lr, r0
 8007d3a:	bf38      	it	cc
 8007d3c:	2100      	movcc	r1, #0
 8007d3e:	4419      	add	r1, r3
 8007d40:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007d44:	b18b      	cbz	r3, 8007d6a <__mdiff+0x10a>
 8007d46:	6117      	str	r7, [r2, #16]
 8007d48:	e7a4      	b.n	8007c94 <__mdiff+0x34>
 8007d4a:	f855 8b04 	ldr.w	r8, [r5], #4
 8007d4e:	fa1f f188 	uxth.w	r1, r8
 8007d52:	4461      	add	r1, ip
 8007d54:	140c      	asrs	r4, r1, #16
 8007d56:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007d5a:	b289      	uxth	r1, r1
 8007d5c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007d60:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007d64:	f846 1b04 	str.w	r1, [r6], #4
 8007d68:	e7de      	b.n	8007d28 <__mdiff+0xc8>
 8007d6a:	3f01      	subs	r7, #1
 8007d6c:	e7e8      	b.n	8007d40 <__mdiff+0xe0>
 8007d6e:	bf00      	nop
 8007d70:	08008fcf 	.word	0x08008fcf
 8007d74:	08008fe0 	.word	0x08008fe0

08007d78 <__d2b>:
 8007d78:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007d7c:	2101      	movs	r1, #1
 8007d7e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007d82:	4690      	mov	r8, r2
 8007d84:	461d      	mov	r5, r3
 8007d86:	f7ff fcd1 	bl	800772c <_Balloc>
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	b930      	cbnz	r0, 8007d9c <__d2b+0x24>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	f240 310a 	movw	r1, #778	; 0x30a
 8007d94:	4b24      	ldr	r3, [pc, #144]	; (8007e28 <__d2b+0xb0>)
 8007d96:	4825      	ldr	r0, [pc, #148]	; (8007e2c <__d2b+0xb4>)
 8007d98:	f000 faa6 	bl	80082e8 <__assert_func>
 8007d9c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007da0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007da4:	bb2d      	cbnz	r5, 8007df2 <__d2b+0x7a>
 8007da6:	9301      	str	r3, [sp, #4]
 8007da8:	f1b8 0300 	subs.w	r3, r8, #0
 8007dac:	d026      	beq.n	8007dfc <__d2b+0x84>
 8007dae:	4668      	mov	r0, sp
 8007db0:	9300      	str	r3, [sp, #0]
 8007db2:	f7ff fd83 	bl	80078bc <__lo0bits>
 8007db6:	9900      	ldr	r1, [sp, #0]
 8007db8:	b1f0      	cbz	r0, 8007df8 <__d2b+0x80>
 8007dba:	9a01      	ldr	r2, [sp, #4]
 8007dbc:	f1c0 0320 	rsb	r3, r0, #32
 8007dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8007dc4:	430b      	orrs	r3, r1
 8007dc6:	40c2      	lsrs	r2, r0
 8007dc8:	6163      	str	r3, [r4, #20]
 8007dca:	9201      	str	r2, [sp, #4]
 8007dcc:	9b01      	ldr	r3, [sp, #4]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	bf14      	ite	ne
 8007dd2:	2102      	movne	r1, #2
 8007dd4:	2101      	moveq	r1, #1
 8007dd6:	61a3      	str	r3, [r4, #24]
 8007dd8:	6121      	str	r1, [r4, #16]
 8007dda:	b1c5      	cbz	r5, 8007e0e <__d2b+0x96>
 8007ddc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007de0:	4405      	add	r5, r0
 8007de2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007de6:	603d      	str	r5, [r7, #0]
 8007de8:	6030      	str	r0, [r6, #0]
 8007dea:	4620      	mov	r0, r4
 8007dec:	b002      	add	sp, #8
 8007dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007df2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007df6:	e7d6      	b.n	8007da6 <__d2b+0x2e>
 8007df8:	6161      	str	r1, [r4, #20]
 8007dfa:	e7e7      	b.n	8007dcc <__d2b+0x54>
 8007dfc:	a801      	add	r0, sp, #4
 8007dfe:	f7ff fd5d 	bl	80078bc <__lo0bits>
 8007e02:	2101      	movs	r1, #1
 8007e04:	9b01      	ldr	r3, [sp, #4]
 8007e06:	6121      	str	r1, [r4, #16]
 8007e08:	6163      	str	r3, [r4, #20]
 8007e0a:	3020      	adds	r0, #32
 8007e0c:	e7e5      	b.n	8007dda <__d2b+0x62>
 8007e0e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007e12:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007e16:	6038      	str	r0, [r7, #0]
 8007e18:	6918      	ldr	r0, [r3, #16]
 8007e1a:	f7ff fd2f 	bl	800787c <__hi0bits>
 8007e1e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007e22:	6031      	str	r1, [r6, #0]
 8007e24:	e7e1      	b.n	8007dea <__d2b+0x72>
 8007e26:	bf00      	nop
 8007e28:	08008fcf 	.word	0x08008fcf
 8007e2c:	08008fe0 	.word	0x08008fe0

08007e30 <_calloc_r>:
 8007e30:	b570      	push	{r4, r5, r6, lr}
 8007e32:	fba1 5402 	umull	r5, r4, r1, r2
 8007e36:	b934      	cbnz	r4, 8007e46 <_calloc_r+0x16>
 8007e38:	4629      	mov	r1, r5
 8007e3a:	f000 f875 	bl	8007f28 <_malloc_r>
 8007e3e:	4606      	mov	r6, r0
 8007e40:	b928      	cbnz	r0, 8007e4e <_calloc_r+0x1e>
 8007e42:	4630      	mov	r0, r6
 8007e44:	bd70      	pop	{r4, r5, r6, pc}
 8007e46:	220c      	movs	r2, #12
 8007e48:	2600      	movs	r6, #0
 8007e4a:	6002      	str	r2, [r0, #0]
 8007e4c:	e7f9      	b.n	8007e42 <_calloc_r+0x12>
 8007e4e:	462a      	mov	r2, r5
 8007e50:	4621      	mov	r1, r4
 8007e52:	f7fe f93f 	bl	80060d4 <memset>
 8007e56:	e7f4      	b.n	8007e42 <_calloc_r+0x12>

08007e58 <_free_r>:
 8007e58:	b538      	push	{r3, r4, r5, lr}
 8007e5a:	4605      	mov	r5, r0
 8007e5c:	2900      	cmp	r1, #0
 8007e5e:	d040      	beq.n	8007ee2 <_free_r+0x8a>
 8007e60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e64:	1f0c      	subs	r4, r1, #4
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	bfb8      	it	lt
 8007e6a:	18e4      	addlt	r4, r4, r3
 8007e6c:	f000 fa98 	bl	80083a0 <__malloc_lock>
 8007e70:	4a1c      	ldr	r2, [pc, #112]	; (8007ee4 <_free_r+0x8c>)
 8007e72:	6813      	ldr	r3, [r2, #0]
 8007e74:	b933      	cbnz	r3, 8007e84 <_free_r+0x2c>
 8007e76:	6063      	str	r3, [r4, #4]
 8007e78:	6014      	str	r4, [r2, #0]
 8007e7a:	4628      	mov	r0, r5
 8007e7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e80:	f000 ba94 	b.w	80083ac <__malloc_unlock>
 8007e84:	42a3      	cmp	r3, r4
 8007e86:	d908      	bls.n	8007e9a <_free_r+0x42>
 8007e88:	6820      	ldr	r0, [r4, #0]
 8007e8a:	1821      	adds	r1, r4, r0
 8007e8c:	428b      	cmp	r3, r1
 8007e8e:	bf01      	itttt	eq
 8007e90:	6819      	ldreq	r1, [r3, #0]
 8007e92:	685b      	ldreq	r3, [r3, #4]
 8007e94:	1809      	addeq	r1, r1, r0
 8007e96:	6021      	streq	r1, [r4, #0]
 8007e98:	e7ed      	b.n	8007e76 <_free_r+0x1e>
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	b10b      	cbz	r3, 8007ea4 <_free_r+0x4c>
 8007ea0:	42a3      	cmp	r3, r4
 8007ea2:	d9fa      	bls.n	8007e9a <_free_r+0x42>
 8007ea4:	6811      	ldr	r1, [r2, #0]
 8007ea6:	1850      	adds	r0, r2, r1
 8007ea8:	42a0      	cmp	r0, r4
 8007eaa:	d10b      	bne.n	8007ec4 <_free_r+0x6c>
 8007eac:	6820      	ldr	r0, [r4, #0]
 8007eae:	4401      	add	r1, r0
 8007eb0:	1850      	adds	r0, r2, r1
 8007eb2:	4283      	cmp	r3, r0
 8007eb4:	6011      	str	r1, [r2, #0]
 8007eb6:	d1e0      	bne.n	8007e7a <_free_r+0x22>
 8007eb8:	6818      	ldr	r0, [r3, #0]
 8007eba:	685b      	ldr	r3, [r3, #4]
 8007ebc:	4401      	add	r1, r0
 8007ebe:	6011      	str	r1, [r2, #0]
 8007ec0:	6053      	str	r3, [r2, #4]
 8007ec2:	e7da      	b.n	8007e7a <_free_r+0x22>
 8007ec4:	d902      	bls.n	8007ecc <_free_r+0x74>
 8007ec6:	230c      	movs	r3, #12
 8007ec8:	602b      	str	r3, [r5, #0]
 8007eca:	e7d6      	b.n	8007e7a <_free_r+0x22>
 8007ecc:	6820      	ldr	r0, [r4, #0]
 8007ece:	1821      	adds	r1, r4, r0
 8007ed0:	428b      	cmp	r3, r1
 8007ed2:	bf01      	itttt	eq
 8007ed4:	6819      	ldreq	r1, [r3, #0]
 8007ed6:	685b      	ldreq	r3, [r3, #4]
 8007ed8:	1809      	addeq	r1, r1, r0
 8007eda:	6021      	streq	r1, [r4, #0]
 8007edc:	6063      	str	r3, [r4, #4]
 8007ede:	6054      	str	r4, [r2, #4]
 8007ee0:	e7cb      	b.n	8007e7a <_free_r+0x22>
 8007ee2:	bd38      	pop	{r3, r4, r5, pc}
 8007ee4:	20000714 	.word	0x20000714

08007ee8 <sbrk_aligned>:
 8007ee8:	b570      	push	{r4, r5, r6, lr}
 8007eea:	4e0e      	ldr	r6, [pc, #56]	; (8007f24 <sbrk_aligned+0x3c>)
 8007eec:	460c      	mov	r4, r1
 8007eee:	6831      	ldr	r1, [r6, #0]
 8007ef0:	4605      	mov	r5, r0
 8007ef2:	b911      	cbnz	r1, 8007efa <sbrk_aligned+0x12>
 8007ef4:	f000 f9e8 	bl	80082c8 <_sbrk_r>
 8007ef8:	6030      	str	r0, [r6, #0]
 8007efa:	4621      	mov	r1, r4
 8007efc:	4628      	mov	r0, r5
 8007efe:	f000 f9e3 	bl	80082c8 <_sbrk_r>
 8007f02:	1c43      	adds	r3, r0, #1
 8007f04:	d00a      	beq.n	8007f1c <sbrk_aligned+0x34>
 8007f06:	1cc4      	adds	r4, r0, #3
 8007f08:	f024 0403 	bic.w	r4, r4, #3
 8007f0c:	42a0      	cmp	r0, r4
 8007f0e:	d007      	beq.n	8007f20 <sbrk_aligned+0x38>
 8007f10:	1a21      	subs	r1, r4, r0
 8007f12:	4628      	mov	r0, r5
 8007f14:	f000 f9d8 	bl	80082c8 <_sbrk_r>
 8007f18:	3001      	adds	r0, #1
 8007f1a:	d101      	bne.n	8007f20 <sbrk_aligned+0x38>
 8007f1c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007f20:	4620      	mov	r0, r4
 8007f22:	bd70      	pop	{r4, r5, r6, pc}
 8007f24:	20000718 	.word	0x20000718

08007f28 <_malloc_r>:
 8007f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f2c:	1ccd      	adds	r5, r1, #3
 8007f2e:	f025 0503 	bic.w	r5, r5, #3
 8007f32:	3508      	adds	r5, #8
 8007f34:	2d0c      	cmp	r5, #12
 8007f36:	bf38      	it	cc
 8007f38:	250c      	movcc	r5, #12
 8007f3a:	2d00      	cmp	r5, #0
 8007f3c:	4607      	mov	r7, r0
 8007f3e:	db01      	blt.n	8007f44 <_malloc_r+0x1c>
 8007f40:	42a9      	cmp	r1, r5
 8007f42:	d905      	bls.n	8007f50 <_malloc_r+0x28>
 8007f44:	230c      	movs	r3, #12
 8007f46:	2600      	movs	r6, #0
 8007f48:	603b      	str	r3, [r7, #0]
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f50:	4e2e      	ldr	r6, [pc, #184]	; (800800c <_malloc_r+0xe4>)
 8007f52:	f000 fa25 	bl	80083a0 <__malloc_lock>
 8007f56:	6833      	ldr	r3, [r6, #0]
 8007f58:	461c      	mov	r4, r3
 8007f5a:	bb34      	cbnz	r4, 8007faa <_malloc_r+0x82>
 8007f5c:	4629      	mov	r1, r5
 8007f5e:	4638      	mov	r0, r7
 8007f60:	f7ff ffc2 	bl	8007ee8 <sbrk_aligned>
 8007f64:	1c43      	adds	r3, r0, #1
 8007f66:	4604      	mov	r4, r0
 8007f68:	d14d      	bne.n	8008006 <_malloc_r+0xde>
 8007f6a:	6834      	ldr	r4, [r6, #0]
 8007f6c:	4626      	mov	r6, r4
 8007f6e:	2e00      	cmp	r6, #0
 8007f70:	d140      	bne.n	8007ff4 <_malloc_r+0xcc>
 8007f72:	6823      	ldr	r3, [r4, #0]
 8007f74:	4631      	mov	r1, r6
 8007f76:	4638      	mov	r0, r7
 8007f78:	eb04 0803 	add.w	r8, r4, r3
 8007f7c:	f000 f9a4 	bl	80082c8 <_sbrk_r>
 8007f80:	4580      	cmp	r8, r0
 8007f82:	d13a      	bne.n	8007ffa <_malloc_r+0xd2>
 8007f84:	6821      	ldr	r1, [r4, #0]
 8007f86:	3503      	adds	r5, #3
 8007f88:	1a6d      	subs	r5, r5, r1
 8007f8a:	f025 0503 	bic.w	r5, r5, #3
 8007f8e:	3508      	adds	r5, #8
 8007f90:	2d0c      	cmp	r5, #12
 8007f92:	bf38      	it	cc
 8007f94:	250c      	movcc	r5, #12
 8007f96:	4638      	mov	r0, r7
 8007f98:	4629      	mov	r1, r5
 8007f9a:	f7ff ffa5 	bl	8007ee8 <sbrk_aligned>
 8007f9e:	3001      	adds	r0, #1
 8007fa0:	d02b      	beq.n	8007ffa <_malloc_r+0xd2>
 8007fa2:	6823      	ldr	r3, [r4, #0]
 8007fa4:	442b      	add	r3, r5
 8007fa6:	6023      	str	r3, [r4, #0]
 8007fa8:	e00e      	b.n	8007fc8 <_malloc_r+0xa0>
 8007faa:	6822      	ldr	r2, [r4, #0]
 8007fac:	1b52      	subs	r2, r2, r5
 8007fae:	d41e      	bmi.n	8007fee <_malloc_r+0xc6>
 8007fb0:	2a0b      	cmp	r2, #11
 8007fb2:	d916      	bls.n	8007fe2 <_malloc_r+0xba>
 8007fb4:	1961      	adds	r1, r4, r5
 8007fb6:	42a3      	cmp	r3, r4
 8007fb8:	6025      	str	r5, [r4, #0]
 8007fba:	bf18      	it	ne
 8007fbc:	6059      	strne	r1, [r3, #4]
 8007fbe:	6863      	ldr	r3, [r4, #4]
 8007fc0:	bf08      	it	eq
 8007fc2:	6031      	streq	r1, [r6, #0]
 8007fc4:	5162      	str	r2, [r4, r5]
 8007fc6:	604b      	str	r3, [r1, #4]
 8007fc8:	4638      	mov	r0, r7
 8007fca:	f104 060b 	add.w	r6, r4, #11
 8007fce:	f000 f9ed 	bl	80083ac <__malloc_unlock>
 8007fd2:	f026 0607 	bic.w	r6, r6, #7
 8007fd6:	1d23      	adds	r3, r4, #4
 8007fd8:	1af2      	subs	r2, r6, r3
 8007fda:	d0b6      	beq.n	8007f4a <_malloc_r+0x22>
 8007fdc:	1b9b      	subs	r3, r3, r6
 8007fde:	50a3      	str	r3, [r4, r2]
 8007fe0:	e7b3      	b.n	8007f4a <_malloc_r+0x22>
 8007fe2:	6862      	ldr	r2, [r4, #4]
 8007fe4:	42a3      	cmp	r3, r4
 8007fe6:	bf0c      	ite	eq
 8007fe8:	6032      	streq	r2, [r6, #0]
 8007fea:	605a      	strne	r2, [r3, #4]
 8007fec:	e7ec      	b.n	8007fc8 <_malloc_r+0xa0>
 8007fee:	4623      	mov	r3, r4
 8007ff0:	6864      	ldr	r4, [r4, #4]
 8007ff2:	e7b2      	b.n	8007f5a <_malloc_r+0x32>
 8007ff4:	4634      	mov	r4, r6
 8007ff6:	6876      	ldr	r6, [r6, #4]
 8007ff8:	e7b9      	b.n	8007f6e <_malloc_r+0x46>
 8007ffa:	230c      	movs	r3, #12
 8007ffc:	4638      	mov	r0, r7
 8007ffe:	603b      	str	r3, [r7, #0]
 8008000:	f000 f9d4 	bl	80083ac <__malloc_unlock>
 8008004:	e7a1      	b.n	8007f4a <_malloc_r+0x22>
 8008006:	6025      	str	r5, [r4, #0]
 8008008:	e7de      	b.n	8007fc8 <_malloc_r+0xa0>
 800800a:	bf00      	nop
 800800c:	20000714 	.word	0x20000714

08008010 <__ssputs_r>:
 8008010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008014:	688e      	ldr	r6, [r1, #8]
 8008016:	4682      	mov	sl, r0
 8008018:	429e      	cmp	r6, r3
 800801a:	460c      	mov	r4, r1
 800801c:	4690      	mov	r8, r2
 800801e:	461f      	mov	r7, r3
 8008020:	d838      	bhi.n	8008094 <__ssputs_r+0x84>
 8008022:	898a      	ldrh	r2, [r1, #12]
 8008024:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008028:	d032      	beq.n	8008090 <__ssputs_r+0x80>
 800802a:	6825      	ldr	r5, [r4, #0]
 800802c:	6909      	ldr	r1, [r1, #16]
 800802e:	3301      	adds	r3, #1
 8008030:	eba5 0901 	sub.w	r9, r5, r1
 8008034:	6965      	ldr	r5, [r4, #20]
 8008036:	444b      	add	r3, r9
 8008038:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800803c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008040:	106d      	asrs	r5, r5, #1
 8008042:	429d      	cmp	r5, r3
 8008044:	bf38      	it	cc
 8008046:	461d      	movcc	r5, r3
 8008048:	0553      	lsls	r3, r2, #21
 800804a:	d531      	bpl.n	80080b0 <__ssputs_r+0xa0>
 800804c:	4629      	mov	r1, r5
 800804e:	f7ff ff6b 	bl	8007f28 <_malloc_r>
 8008052:	4606      	mov	r6, r0
 8008054:	b950      	cbnz	r0, 800806c <__ssputs_r+0x5c>
 8008056:	230c      	movs	r3, #12
 8008058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800805c:	f8ca 3000 	str.w	r3, [sl]
 8008060:	89a3      	ldrh	r3, [r4, #12]
 8008062:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008066:	81a3      	strh	r3, [r4, #12]
 8008068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800806c:	464a      	mov	r2, r9
 800806e:	6921      	ldr	r1, [r4, #16]
 8008070:	f7ff fb4e 	bl	8007710 <memcpy>
 8008074:	89a3      	ldrh	r3, [r4, #12]
 8008076:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800807a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800807e:	81a3      	strh	r3, [r4, #12]
 8008080:	6126      	str	r6, [r4, #16]
 8008082:	444e      	add	r6, r9
 8008084:	6026      	str	r6, [r4, #0]
 8008086:	463e      	mov	r6, r7
 8008088:	6165      	str	r5, [r4, #20]
 800808a:	eba5 0509 	sub.w	r5, r5, r9
 800808e:	60a5      	str	r5, [r4, #8]
 8008090:	42be      	cmp	r6, r7
 8008092:	d900      	bls.n	8008096 <__ssputs_r+0x86>
 8008094:	463e      	mov	r6, r7
 8008096:	4632      	mov	r2, r6
 8008098:	4641      	mov	r1, r8
 800809a:	6820      	ldr	r0, [r4, #0]
 800809c:	f000 f966 	bl	800836c <memmove>
 80080a0:	68a3      	ldr	r3, [r4, #8]
 80080a2:	2000      	movs	r0, #0
 80080a4:	1b9b      	subs	r3, r3, r6
 80080a6:	60a3      	str	r3, [r4, #8]
 80080a8:	6823      	ldr	r3, [r4, #0]
 80080aa:	4433      	add	r3, r6
 80080ac:	6023      	str	r3, [r4, #0]
 80080ae:	e7db      	b.n	8008068 <__ssputs_r+0x58>
 80080b0:	462a      	mov	r2, r5
 80080b2:	f000 f981 	bl	80083b8 <_realloc_r>
 80080b6:	4606      	mov	r6, r0
 80080b8:	2800      	cmp	r0, #0
 80080ba:	d1e1      	bne.n	8008080 <__ssputs_r+0x70>
 80080bc:	4650      	mov	r0, sl
 80080be:	6921      	ldr	r1, [r4, #16]
 80080c0:	f7ff feca 	bl	8007e58 <_free_r>
 80080c4:	e7c7      	b.n	8008056 <__ssputs_r+0x46>
	...

080080c8 <_svfiprintf_r>:
 80080c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080cc:	4698      	mov	r8, r3
 80080ce:	898b      	ldrh	r3, [r1, #12]
 80080d0:	4607      	mov	r7, r0
 80080d2:	061b      	lsls	r3, r3, #24
 80080d4:	460d      	mov	r5, r1
 80080d6:	4614      	mov	r4, r2
 80080d8:	b09d      	sub	sp, #116	; 0x74
 80080da:	d50e      	bpl.n	80080fa <_svfiprintf_r+0x32>
 80080dc:	690b      	ldr	r3, [r1, #16]
 80080de:	b963      	cbnz	r3, 80080fa <_svfiprintf_r+0x32>
 80080e0:	2140      	movs	r1, #64	; 0x40
 80080e2:	f7ff ff21 	bl	8007f28 <_malloc_r>
 80080e6:	6028      	str	r0, [r5, #0]
 80080e8:	6128      	str	r0, [r5, #16]
 80080ea:	b920      	cbnz	r0, 80080f6 <_svfiprintf_r+0x2e>
 80080ec:	230c      	movs	r3, #12
 80080ee:	603b      	str	r3, [r7, #0]
 80080f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080f4:	e0d1      	b.n	800829a <_svfiprintf_r+0x1d2>
 80080f6:	2340      	movs	r3, #64	; 0x40
 80080f8:	616b      	str	r3, [r5, #20]
 80080fa:	2300      	movs	r3, #0
 80080fc:	9309      	str	r3, [sp, #36]	; 0x24
 80080fe:	2320      	movs	r3, #32
 8008100:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008104:	2330      	movs	r3, #48	; 0x30
 8008106:	f04f 0901 	mov.w	r9, #1
 800810a:	f8cd 800c 	str.w	r8, [sp, #12]
 800810e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80082b4 <_svfiprintf_r+0x1ec>
 8008112:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008116:	4623      	mov	r3, r4
 8008118:	469a      	mov	sl, r3
 800811a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800811e:	b10a      	cbz	r2, 8008124 <_svfiprintf_r+0x5c>
 8008120:	2a25      	cmp	r2, #37	; 0x25
 8008122:	d1f9      	bne.n	8008118 <_svfiprintf_r+0x50>
 8008124:	ebba 0b04 	subs.w	fp, sl, r4
 8008128:	d00b      	beq.n	8008142 <_svfiprintf_r+0x7a>
 800812a:	465b      	mov	r3, fp
 800812c:	4622      	mov	r2, r4
 800812e:	4629      	mov	r1, r5
 8008130:	4638      	mov	r0, r7
 8008132:	f7ff ff6d 	bl	8008010 <__ssputs_r>
 8008136:	3001      	adds	r0, #1
 8008138:	f000 80aa 	beq.w	8008290 <_svfiprintf_r+0x1c8>
 800813c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800813e:	445a      	add	r2, fp
 8008140:	9209      	str	r2, [sp, #36]	; 0x24
 8008142:	f89a 3000 	ldrb.w	r3, [sl]
 8008146:	2b00      	cmp	r3, #0
 8008148:	f000 80a2 	beq.w	8008290 <_svfiprintf_r+0x1c8>
 800814c:	2300      	movs	r3, #0
 800814e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008152:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008156:	f10a 0a01 	add.w	sl, sl, #1
 800815a:	9304      	str	r3, [sp, #16]
 800815c:	9307      	str	r3, [sp, #28]
 800815e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008162:	931a      	str	r3, [sp, #104]	; 0x68
 8008164:	4654      	mov	r4, sl
 8008166:	2205      	movs	r2, #5
 8008168:	f814 1b01 	ldrb.w	r1, [r4], #1
 800816c:	4851      	ldr	r0, [pc, #324]	; (80082b4 <_svfiprintf_r+0x1ec>)
 800816e:	f7ff fac1 	bl	80076f4 <memchr>
 8008172:	9a04      	ldr	r2, [sp, #16]
 8008174:	b9d8      	cbnz	r0, 80081ae <_svfiprintf_r+0xe6>
 8008176:	06d0      	lsls	r0, r2, #27
 8008178:	bf44      	itt	mi
 800817a:	2320      	movmi	r3, #32
 800817c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008180:	0711      	lsls	r1, r2, #28
 8008182:	bf44      	itt	mi
 8008184:	232b      	movmi	r3, #43	; 0x2b
 8008186:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800818a:	f89a 3000 	ldrb.w	r3, [sl]
 800818e:	2b2a      	cmp	r3, #42	; 0x2a
 8008190:	d015      	beq.n	80081be <_svfiprintf_r+0xf6>
 8008192:	4654      	mov	r4, sl
 8008194:	2000      	movs	r0, #0
 8008196:	f04f 0c0a 	mov.w	ip, #10
 800819a:	9a07      	ldr	r2, [sp, #28]
 800819c:	4621      	mov	r1, r4
 800819e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081a2:	3b30      	subs	r3, #48	; 0x30
 80081a4:	2b09      	cmp	r3, #9
 80081a6:	d94e      	bls.n	8008246 <_svfiprintf_r+0x17e>
 80081a8:	b1b0      	cbz	r0, 80081d8 <_svfiprintf_r+0x110>
 80081aa:	9207      	str	r2, [sp, #28]
 80081ac:	e014      	b.n	80081d8 <_svfiprintf_r+0x110>
 80081ae:	eba0 0308 	sub.w	r3, r0, r8
 80081b2:	fa09 f303 	lsl.w	r3, r9, r3
 80081b6:	4313      	orrs	r3, r2
 80081b8:	46a2      	mov	sl, r4
 80081ba:	9304      	str	r3, [sp, #16]
 80081bc:	e7d2      	b.n	8008164 <_svfiprintf_r+0x9c>
 80081be:	9b03      	ldr	r3, [sp, #12]
 80081c0:	1d19      	adds	r1, r3, #4
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	9103      	str	r1, [sp, #12]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	bfbb      	ittet	lt
 80081ca:	425b      	neglt	r3, r3
 80081cc:	f042 0202 	orrlt.w	r2, r2, #2
 80081d0:	9307      	strge	r3, [sp, #28]
 80081d2:	9307      	strlt	r3, [sp, #28]
 80081d4:	bfb8      	it	lt
 80081d6:	9204      	strlt	r2, [sp, #16]
 80081d8:	7823      	ldrb	r3, [r4, #0]
 80081da:	2b2e      	cmp	r3, #46	; 0x2e
 80081dc:	d10c      	bne.n	80081f8 <_svfiprintf_r+0x130>
 80081de:	7863      	ldrb	r3, [r4, #1]
 80081e0:	2b2a      	cmp	r3, #42	; 0x2a
 80081e2:	d135      	bne.n	8008250 <_svfiprintf_r+0x188>
 80081e4:	9b03      	ldr	r3, [sp, #12]
 80081e6:	3402      	adds	r4, #2
 80081e8:	1d1a      	adds	r2, r3, #4
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	9203      	str	r2, [sp, #12]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	bfb8      	it	lt
 80081f2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80081f6:	9305      	str	r3, [sp, #20]
 80081f8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80082b8 <_svfiprintf_r+0x1f0>
 80081fc:	2203      	movs	r2, #3
 80081fe:	4650      	mov	r0, sl
 8008200:	7821      	ldrb	r1, [r4, #0]
 8008202:	f7ff fa77 	bl	80076f4 <memchr>
 8008206:	b140      	cbz	r0, 800821a <_svfiprintf_r+0x152>
 8008208:	2340      	movs	r3, #64	; 0x40
 800820a:	eba0 000a 	sub.w	r0, r0, sl
 800820e:	fa03 f000 	lsl.w	r0, r3, r0
 8008212:	9b04      	ldr	r3, [sp, #16]
 8008214:	3401      	adds	r4, #1
 8008216:	4303      	orrs	r3, r0
 8008218:	9304      	str	r3, [sp, #16]
 800821a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800821e:	2206      	movs	r2, #6
 8008220:	4826      	ldr	r0, [pc, #152]	; (80082bc <_svfiprintf_r+0x1f4>)
 8008222:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008226:	f7ff fa65 	bl	80076f4 <memchr>
 800822a:	2800      	cmp	r0, #0
 800822c:	d038      	beq.n	80082a0 <_svfiprintf_r+0x1d8>
 800822e:	4b24      	ldr	r3, [pc, #144]	; (80082c0 <_svfiprintf_r+0x1f8>)
 8008230:	bb1b      	cbnz	r3, 800827a <_svfiprintf_r+0x1b2>
 8008232:	9b03      	ldr	r3, [sp, #12]
 8008234:	3307      	adds	r3, #7
 8008236:	f023 0307 	bic.w	r3, r3, #7
 800823a:	3308      	adds	r3, #8
 800823c:	9303      	str	r3, [sp, #12]
 800823e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008240:	4433      	add	r3, r6
 8008242:	9309      	str	r3, [sp, #36]	; 0x24
 8008244:	e767      	b.n	8008116 <_svfiprintf_r+0x4e>
 8008246:	460c      	mov	r4, r1
 8008248:	2001      	movs	r0, #1
 800824a:	fb0c 3202 	mla	r2, ip, r2, r3
 800824e:	e7a5      	b.n	800819c <_svfiprintf_r+0xd4>
 8008250:	2300      	movs	r3, #0
 8008252:	f04f 0c0a 	mov.w	ip, #10
 8008256:	4619      	mov	r1, r3
 8008258:	3401      	adds	r4, #1
 800825a:	9305      	str	r3, [sp, #20]
 800825c:	4620      	mov	r0, r4
 800825e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008262:	3a30      	subs	r2, #48	; 0x30
 8008264:	2a09      	cmp	r2, #9
 8008266:	d903      	bls.n	8008270 <_svfiprintf_r+0x1a8>
 8008268:	2b00      	cmp	r3, #0
 800826a:	d0c5      	beq.n	80081f8 <_svfiprintf_r+0x130>
 800826c:	9105      	str	r1, [sp, #20]
 800826e:	e7c3      	b.n	80081f8 <_svfiprintf_r+0x130>
 8008270:	4604      	mov	r4, r0
 8008272:	2301      	movs	r3, #1
 8008274:	fb0c 2101 	mla	r1, ip, r1, r2
 8008278:	e7f0      	b.n	800825c <_svfiprintf_r+0x194>
 800827a:	ab03      	add	r3, sp, #12
 800827c:	9300      	str	r3, [sp, #0]
 800827e:	462a      	mov	r2, r5
 8008280:	4638      	mov	r0, r7
 8008282:	4b10      	ldr	r3, [pc, #64]	; (80082c4 <_svfiprintf_r+0x1fc>)
 8008284:	a904      	add	r1, sp, #16
 8008286:	f7fd ffcb 	bl	8006220 <_printf_float>
 800828a:	1c42      	adds	r2, r0, #1
 800828c:	4606      	mov	r6, r0
 800828e:	d1d6      	bne.n	800823e <_svfiprintf_r+0x176>
 8008290:	89ab      	ldrh	r3, [r5, #12]
 8008292:	065b      	lsls	r3, r3, #25
 8008294:	f53f af2c 	bmi.w	80080f0 <_svfiprintf_r+0x28>
 8008298:	9809      	ldr	r0, [sp, #36]	; 0x24
 800829a:	b01d      	add	sp, #116	; 0x74
 800829c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a0:	ab03      	add	r3, sp, #12
 80082a2:	9300      	str	r3, [sp, #0]
 80082a4:	462a      	mov	r2, r5
 80082a6:	4638      	mov	r0, r7
 80082a8:	4b06      	ldr	r3, [pc, #24]	; (80082c4 <_svfiprintf_r+0x1fc>)
 80082aa:	a904      	add	r1, sp, #16
 80082ac:	f7fe fa54 	bl	8006758 <_printf_i>
 80082b0:	e7eb      	b.n	800828a <_svfiprintf_r+0x1c2>
 80082b2:	bf00      	nop
 80082b4:	0800913c 	.word	0x0800913c
 80082b8:	08009142 	.word	0x08009142
 80082bc:	08009146 	.word	0x08009146
 80082c0:	08006221 	.word	0x08006221
 80082c4:	08008011 	.word	0x08008011

080082c8 <_sbrk_r>:
 80082c8:	b538      	push	{r3, r4, r5, lr}
 80082ca:	2300      	movs	r3, #0
 80082cc:	4d05      	ldr	r5, [pc, #20]	; (80082e4 <_sbrk_r+0x1c>)
 80082ce:	4604      	mov	r4, r0
 80082d0:	4608      	mov	r0, r1
 80082d2:	602b      	str	r3, [r5, #0]
 80082d4:	f7f9 fc28 	bl	8001b28 <_sbrk>
 80082d8:	1c43      	adds	r3, r0, #1
 80082da:	d102      	bne.n	80082e2 <_sbrk_r+0x1a>
 80082dc:	682b      	ldr	r3, [r5, #0]
 80082de:	b103      	cbz	r3, 80082e2 <_sbrk_r+0x1a>
 80082e0:	6023      	str	r3, [r4, #0]
 80082e2:	bd38      	pop	{r3, r4, r5, pc}
 80082e4:	2000071c 	.word	0x2000071c

080082e8 <__assert_func>:
 80082e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80082ea:	4614      	mov	r4, r2
 80082ec:	461a      	mov	r2, r3
 80082ee:	4b09      	ldr	r3, [pc, #36]	; (8008314 <__assert_func+0x2c>)
 80082f0:	4605      	mov	r5, r0
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68d8      	ldr	r0, [r3, #12]
 80082f6:	b14c      	cbz	r4, 800830c <__assert_func+0x24>
 80082f8:	4b07      	ldr	r3, [pc, #28]	; (8008318 <__assert_func+0x30>)
 80082fa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80082fe:	9100      	str	r1, [sp, #0]
 8008300:	462b      	mov	r3, r5
 8008302:	4906      	ldr	r1, [pc, #24]	; (800831c <__assert_func+0x34>)
 8008304:	f000 f80e 	bl	8008324 <fiprintf>
 8008308:	f000 faaa 	bl	8008860 <abort>
 800830c:	4b04      	ldr	r3, [pc, #16]	; (8008320 <__assert_func+0x38>)
 800830e:	461c      	mov	r4, r3
 8008310:	e7f3      	b.n	80082fa <__assert_func+0x12>
 8008312:	bf00      	nop
 8008314:	20000018 	.word	0x20000018
 8008318:	0800914d 	.word	0x0800914d
 800831c:	0800915a 	.word	0x0800915a
 8008320:	08009188 	.word	0x08009188

08008324 <fiprintf>:
 8008324:	b40e      	push	{r1, r2, r3}
 8008326:	b503      	push	{r0, r1, lr}
 8008328:	4601      	mov	r1, r0
 800832a:	ab03      	add	r3, sp, #12
 800832c:	4805      	ldr	r0, [pc, #20]	; (8008344 <fiprintf+0x20>)
 800832e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008332:	6800      	ldr	r0, [r0, #0]
 8008334:	9301      	str	r3, [sp, #4]
 8008336:	f000 f895 	bl	8008464 <_vfiprintf_r>
 800833a:	b002      	add	sp, #8
 800833c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008340:	b003      	add	sp, #12
 8008342:	4770      	bx	lr
 8008344:	20000018 	.word	0x20000018

08008348 <__ascii_mbtowc>:
 8008348:	b082      	sub	sp, #8
 800834a:	b901      	cbnz	r1, 800834e <__ascii_mbtowc+0x6>
 800834c:	a901      	add	r1, sp, #4
 800834e:	b142      	cbz	r2, 8008362 <__ascii_mbtowc+0x1a>
 8008350:	b14b      	cbz	r3, 8008366 <__ascii_mbtowc+0x1e>
 8008352:	7813      	ldrb	r3, [r2, #0]
 8008354:	600b      	str	r3, [r1, #0]
 8008356:	7812      	ldrb	r2, [r2, #0]
 8008358:	1e10      	subs	r0, r2, #0
 800835a:	bf18      	it	ne
 800835c:	2001      	movne	r0, #1
 800835e:	b002      	add	sp, #8
 8008360:	4770      	bx	lr
 8008362:	4610      	mov	r0, r2
 8008364:	e7fb      	b.n	800835e <__ascii_mbtowc+0x16>
 8008366:	f06f 0001 	mvn.w	r0, #1
 800836a:	e7f8      	b.n	800835e <__ascii_mbtowc+0x16>

0800836c <memmove>:
 800836c:	4288      	cmp	r0, r1
 800836e:	b510      	push	{r4, lr}
 8008370:	eb01 0402 	add.w	r4, r1, r2
 8008374:	d902      	bls.n	800837c <memmove+0x10>
 8008376:	4284      	cmp	r4, r0
 8008378:	4623      	mov	r3, r4
 800837a:	d807      	bhi.n	800838c <memmove+0x20>
 800837c:	1e43      	subs	r3, r0, #1
 800837e:	42a1      	cmp	r1, r4
 8008380:	d008      	beq.n	8008394 <memmove+0x28>
 8008382:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008386:	f803 2f01 	strb.w	r2, [r3, #1]!
 800838a:	e7f8      	b.n	800837e <memmove+0x12>
 800838c:	4601      	mov	r1, r0
 800838e:	4402      	add	r2, r0
 8008390:	428a      	cmp	r2, r1
 8008392:	d100      	bne.n	8008396 <memmove+0x2a>
 8008394:	bd10      	pop	{r4, pc}
 8008396:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800839a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800839e:	e7f7      	b.n	8008390 <memmove+0x24>

080083a0 <__malloc_lock>:
 80083a0:	4801      	ldr	r0, [pc, #4]	; (80083a8 <__malloc_lock+0x8>)
 80083a2:	f000 bc19 	b.w	8008bd8 <__retarget_lock_acquire_recursive>
 80083a6:	bf00      	nop
 80083a8:	20000720 	.word	0x20000720

080083ac <__malloc_unlock>:
 80083ac:	4801      	ldr	r0, [pc, #4]	; (80083b4 <__malloc_unlock+0x8>)
 80083ae:	f000 bc14 	b.w	8008bda <__retarget_lock_release_recursive>
 80083b2:	bf00      	nop
 80083b4:	20000720 	.word	0x20000720

080083b8 <_realloc_r>:
 80083b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083bc:	4680      	mov	r8, r0
 80083be:	4614      	mov	r4, r2
 80083c0:	460e      	mov	r6, r1
 80083c2:	b921      	cbnz	r1, 80083ce <_realloc_r+0x16>
 80083c4:	4611      	mov	r1, r2
 80083c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083ca:	f7ff bdad 	b.w	8007f28 <_malloc_r>
 80083ce:	b92a      	cbnz	r2, 80083dc <_realloc_r+0x24>
 80083d0:	f7ff fd42 	bl	8007e58 <_free_r>
 80083d4:	4625      	mov	r5, r4
 80083d6:	4628      	mov	r0, r5
 80083d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083dc:	f000 fc64 	bl	8008ca8 <_malloc_usable_size_r>
 80083e0:	4284      	cmp	r4, r0
 80083e2:	4607      	mov	r7, r0
 80083e4:	d802      	bhi.n	80083ec <_realloc_r+0x34>
 80083e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80083ea:	d812      	bhi.n	8008412 <_realloc_r+0x5a>
 80083ec:	4621      	mov	r1, r4
 80083ee:	4640      	mov	r0, r8
 80083f0:	f7ff fd9a 	bl	8007f28 <_malloc_r>
 80083f4:	4605      	mov	r5, r0
 80083f6:	2800      	cmp	r0, #0
 80083f8:	d0ed      	beq.n	80083d6 <_realloc_r+0x1e>
 80083fa:	42bc      	cmp	r4, r7
 80083fc:	4622      	mov	r2, r4
 80083fe:	4631      	mov	r1, r6
 8008400:	bf28      	it	cs
 8008402:	463a      	movcs	r2, r7
 8008404:	f7ff f984 	bl	8007710 <memcpy>
 8008408:	4631      	mov	r1, r6
 800840a:	4640      	mov	r0, r8
 800840c:	f7ff fd24 	bl	8007e58 <_free_r>
 8008410:	e7e1      	b.n	80083d6 <_realloc_r+0x1e>
 8008412:	4635      	mov	r5, r6
 8008414:	e7df      	b.n	80083d6 <_realloc_r+0x1e>

08008416 <__sfputc_r>:
 8008416:	6893      	ldr	r3, [r2, #8]
 8008418:	b410      	push	{r4}
 800841a:	3b01      	subs	r3, #1
 800841c:	2b00      	cmp	r3, #0
 800841e:	6093      	str	r3, [r2, #8]
 8008420:	da07      	bge.n	8008432 <__sfputc_r+0x1c>
 8008422:	6994      	ldr	r4, [r2, #24]
 8008424:	42a3      	cmp	r3, r4
 8008426:	db01      	blt.n	800842c <__sfputc_r+0x16>
 8008428:	290a      	cmp	r1, #10
 800842a:	d102      	bne.n	8008432 <__sfputc_r+0x1c>
 800842c:	bc10      	pop	{r4}
 800842e:	f000 b949 	b.w	80086c4 <__swbuf_r>
 8008432:	6813      	ldr	r3, [r2, #0]
 8008434:	1c58      	adds	r0, r3, #1
 8008436:	6010      	str	r0, [r2, #0]
 8008438:	7019      	strb	r1, [r3, #0]
 800843a:	4608      	mov	r0, r1
 800843c:	bc10      	pop	{r4}
 800843e:	4770      	bx	lr

08008440 <__sfputs_r>:
 8008440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008442:	4606      	mov	r6, r0
 8008444:	460f      	mov	r7, r1
 8008446:	4614      	mov	r4, r2
 8008448:	18d5      	adds	r5, r2, r3
 800844a:	42ac      	cmp	r4, r5
 800844c:	d101      	bne.n	8008452 <__sfputs_r+0x12>
 800844e:	2000      	movs	r0, #0
 8008450:	e007      	b.n	8008462 <__sfputs_r+0x22>
 8008452:	463a      	mov	r2, r7
 8008454:	4630      	mov	r0, r6
 8008456:	f814 1b01 	ldrb.w	r1, [r4], #1
 800845a:	f7ff ffdc 	bl	8008416 <__sfputc_r>
 800845e:	1c43      	adds	r3, r0, #1
 8008460:	d1f3      	bne.n	800844a <__sfputs_r+0xa>
 8008462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008464 <_vfiprintf_r>:
 8008464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008468:	460d      	mov	r5, r1
 800846a:	4614      	mov	r4, r2
 800846c:	4698      	mov	r8, r3
 800846e:	4606      	mov	r6, r0
 8008470:	b09d      	sub	sp, #116	; 0x74
 8008472:	b118      	cbz	r0, 800847c <_vfiprintf_r+0x18>
 8008474:	6983      	ldr	r3, [r0, #24]
 8008476:	b90b      	cbnz	r3, 800847c <_vfiprintf_r+0x18>
 8008478:	f000 fb10 	bl	8008a9c <__sinit>
 800847c:	4b89      	ldr	r3, [pc, #548]	; (80086a4 <_vfiprintf_r+0x240>)
 800847e:	429d      	cmp	r5, r3
 8008480:	d11b      	bne.n	80084ba <_vfiprintf_r+0x56>
 8008482:	6875      	ldr	r5, [r6, #4]
 8008484:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008486:	07d9      	lsls	r1, r3, #31
 8008488:	d405      	bmi.n	8008496 <_vfiprintf_r+0x32>
 800848a:	89ab      	ldrh	r3, [r5, #12]
 800848c:	059a      	lsls	r2, r3, #22
 800848e:	d402      	bmi.n	8008496 <_vfiprintf_r+0x32>
 8008490:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008492:	f000 fba1 	bl	8008bd8 <__retarget_lock_acquire_recursive>
 8008496:	89ab      	ldrh	r3, [r5, #12]
 8008498:	071b      	lsls	r3, r3, #28
 800849a:	d501      	bpl.n	80084a0 <_vfiprintf_r+0x3c>
 800849c:	692b      	ldr	r3, [r5, #16]
 800849e:	b9eb      	cbnz	r3, 80084dc <_vfiprintf_r+0x78>
 80084a0:	4629      	mov	r1, r5
 80084a2:	4630      	mov	r0, r6
 80084a4:	f000 f96e 	bl	8008784 <__swsetup_r>
 80084a8:	b1c0      	cbz	r0, 80084dc <_vfiprintf_r+0x78>
 80084aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084ac:	07dc      	lsls	r4, r3, #31
 80084ae:	d50e      	bpl.n	80084ce <_vfiprintf_r+0x6a>
 80084b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80084b4:	b01d      	add	sp, #116	; 0x74
 80084b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ba:	4b7b      	ldr	r3, [pc, #492]	; (80086a8 <_vfiprintf_r+0x244>)
 80084bc:	429d      	cmp	r5, r3
 80084be:	d101      	bne.n	80084c4 <_vfiprintf_r+0x60>
 80084c0:	68b5      	ldr	r5, [r6, #8]
 80084c2:	e7df      	b.n	8008484 <_vfiprintf_r+0x20>
 80084c4:	4b79      	ldr	r3, [pc, #484]	; (80086ac <_vfiprintf_r+0x248>)
 80084c6:	429d      	cmp	r5, r3
 80084c8:	bf08      	it	eq
 80084ca:	68f5      	ldreq	r5, [r6, #12]
 80084cc:	e7da      	b.n	8008484 <_vfiprintf_r+0x20>
 80084ce:	89ab      	ldrh	r3, [r5, #12]
 80084d0:	0598      	lsls	r0, r3, #22
 80084d2:	d4ed      	bmi.n	80084b0 <_vfiprintf_r+0x4c>
 80084d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084d6:	f000 fb80 	bl	8008bda <__retarget_lock_release_recursive>
 80084da:	e7e9      	b.n	80084b0 <_vfiprintf_r+0x4c>
 80084dc:	2300      	movs	r3, #0
 80084de:	9309      	str	r3, [sp, #36]	; 0x24
 80084e0:	2320      	movs	r3, #32
 80084e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084e6:	2330      	movs	r3, #48	; 0x30
 80084e8:	f04f 0901 	mov.w	r9, #1
 80084ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80084f0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80086b0 <_vfiprintf_r+0x24c>
 80084f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084f8:	4623      	mov	r3, r4
 80084fa:	469a      	mov	sl, r3
 80084fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008500:	b10a      	cbz	r2, 8008506 <_vfiprintf_r+0xa2>
 8008502:	2a25      	cmp	r2, #37	; 0x25
 8008504:	d1f9      	bne.n	80084fa <_vfiprintf_r+0x96>
 8008506:	ebba 0b04 	subs.w	fp, sl, r4
 800850a:	d00b      	beq.n	8008524 <_vfiprintf_r+0xc0>
 800850c:	465b      	mov	r3, fp
 800850e:	4622      	mov	r2, r4
 8008510:	4629      	mov	r1, r5
 8008512:	4630      	mov	r0, r6
 8008514:	f7ff ff94 	bl	8008440 <__sfputs_r>
 8008518:	3001      	adds	r0, #1
 800851a:	f000 80aa 	beq.w	8008672 <_vfiprintf_r+0x20e>
 800851e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008520:	445a      	add	r2, fp
 8008522:	9209      	str	r2, [sp, #36]	; 0x24
 8008524:	f89a 3000 	ldrb.w	r3, [sl]
 8008528:	2b00      	cmp	r3, #0
 800852a:	f000 80a2 	beq.w	8008672 <_vfiprintf_r+0x20e>
 800852e:	2300      	movs	r3, #0
 8008530:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008534:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008538:	f10a 0a01 	add.w	sl, sl, #1
 800853c:	9304      	str	r3, [sp, #16]
 800853e:	9307      	str	r3, [sp, #28]
 8008540:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008544:	931a      	str	r3, [sp, #104]	; 0x68
 8008546:	4654      	mov	r4, sl
 8008548:	2205      	movs	r2, #5
 800854a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800854e:	4858      	ldr	r0, [pc, #352]	; (80086b0 <_vfiprintf_r+0x24c>)
 8008550:	f7ff f8d0 	bl	80076f4 <memchr>
 8008554:	9a04      	ldr	r2, [sp, #16]
 8008556:	b9d8      	cbnz	r0, 8008590 <_vfiprintf_r+0x12c>
 8008558:	06d1      	lsls	r1, r2, #27
 800855a:	bf44      	itt	mi
 800855c:	2320      	movmi	r3, #32
 800855e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008562:	0713      	lsls	r3, r2, #28
 8008564:	bf44      	itt	mi
 8008566:	232b      	movmi	r3, #43	; 0x2b
 8008568:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800856c:	f89a 3000 	ldrb.w	r3, [sl]
 8008570:	2b2a      	cmp	r3, #42	; 0x2a
 8008572:	d015      	beq.n	80085a0 <_vfiprintf_r+0x13c>
 8008574:	4654      	mov	r4, sl
 8008576:	2000      	movs	r0, #0
 8008578:	f04f 0c0a 	mov.w	ip, #10
 800857c:	9a07      	ldr	r2, [sp, #28]
 800857e:	4621      	mov	r1, r4
 8008580:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008584:	3b30      	subs	r3, #48	; 0x30
 8008586:	2b09      	cmp	r3, #9
 8008588:	d94e      	bls.n	8008628 <_vfiprintf_r+0x1c4>
 800858a:	b1b0      	cbz	r0, 80085ba <_vfiprintf_r+0x156>
 800858c:	9207      	str	r2, [sp, #28]
 800858e:	e014      	b.n	80085ba <_vfiprintf_r+0x156>
 8008590:	eba0 0308 	sub.w	r3, r0, r8
 8008594:	fa09 f303 	lsl.w	r3, r9, r3
 8008598:	4313      	orrs	r3, r2
 800859a:	46a2      	mov	sl, r4
 800859c:	9304      	str	r3, [sp, #16]
 800859e:	e7d2      	b.n	8008546 <_vfiprintf_r+0xe2>
 80085a0:	9b03      	ldr	r3, [sp, #12]
 80085a2:	1d19      	adds	r1, r3, #4
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	9103      	str	r1, [sp, #12]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	bfbb      	ittet	lt
 80085ac:	425b      	neglt	r3, r3
 80085ae:	f042 0202 	orrlt.w	r2, r2, #2
 80085b2:	9307      	strge	r3, [sp, #28]
 80085b4:	9307      	strlt	r3, [sp, #28]
 80085b6:	bfb8      	it	lt
 80085b8:	9204      	strlt	r2, [sp, #16]
 80085ba:	7823      	ldrb	r3, [r4, #0]
 80085bc:	2b2e      	cmp	r3, #46	; 0x2e
 80085be:	d10c      	bne.n	80085da <_vfiprintf_r+0x176>
 80085c0:	7863      	ldrb	r3, [r4, #1]
 80085c2:	2b2a      	cmp	r3, #42	; 0x2a
 80085c4:	d135      	bne.n	8008632 <_vfiprintf_r+0x1ce>
 80085c6:	9b03      	ldr	r3, [sp, #12]
 80085c8:	3402      	adds	r4, #2
 80085ca:	1d1a      	adds	r2, r3, #4
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	9203      	str	r2, [sp, #12]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	bfb8      	it	lt
 80085d4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80085d8:	9305      	str	r3, [sp, #20]
 80085da:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80086b4 <_vfiprintf_r+0x250>
 80085de:	2203      	movs	r2, #3
 80085e0:	4650      	mov	r0, sl
 80085e2:	7821      	ldrb	r1, [r4, #0]
 80085e4:	f7ff f886 	bl	80076f4 <memchr>
 80085e8:	b140      	cbz	r0, 80085fc <_vfiprintf_r+0x198>
 80085ea:	2340      	movs	r3, #64	; 0x40
 80085ec:	eba0 000a 	sub.w	r0, r0, sl
 80085f0:	fa03 f000 	lsl.w	r0, r3, r0
 80085f4:	9b04      	ldr	r3, [sp, #16]
 80085f6:	3401      	adds	r4, #1
 80085f8:	4303      	orrs	r3, r0
 80085fa:	9304      	str	r3, [sp, #16]
 80085fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008600:	2206      	movs	r2, #6
 8008602:	482d      	ldr	r0, [pc, #180]	; (80086b8 <_vfiprintf_r+0x254>)
 8008604:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008608:	f7ff f874 	bl	80076f4 <memchr>
 800860c:	2800      	cmp	r0, #0
 800860e:	d03f      	beq.n	8008690 <_vfiprintf_r+0x22c>
 8008610:	4b2a      	ldr	r3, [pc, #168]	; (80086bc <_vfiprintf_r+0x258>)
 8008612:	bb1b      	cbnz	r3, 800865c <_vfiprintf_r+0x1f8>
 8008614:	9b03      	ldr	r3, [sp, #12]
 8008616:	3307      	adds	r3, #7
 8008618:	f023 0307 	bic.w	r3, r3, #7
 800861c:	3308      	adds	r3, #8
 800861e:	9303      	str	r3, [sp, #12]
 8008620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008622:	443b      	add	r3, r7
 8008624:	9309      	str	r3, [sp, #36]	; 0x24
 8008626:	e767      	b.n	80084f8 <_vfiprintf_r+0x94>
 8008628:	460c      	mov	r4, r1
 800862a:	2001      	movs	r0, #1
 800862c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008630:	e7a5      	b.n	800857e <_vfiprintf_r+0x11a>
 8008632:	2300      	movs	r3, #0
 8008634:	f04f 0c0a 	mov.w	ip, #10
 8008638:	4619      	mov	r1, r3
 800863a:	3401      	adds	r4, #1
 800863c:	9305      	str	r3, [sp, #20]
 800863e:	4620      	mov	r0, r4
 8008640:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008644:	3a30      	subs	r2, #48	; 0x30
 8008646:	2a09      	cmp	r2, #9
 8008648:	d903      	bls.n	8008652 <_vfiprintf_r+0x1ee>
 800864a:	2b00      	cmp	r3, #0
 800864c:	d0c5      	beq.n	80085da <_vfiprintf_r+0x176>
 800864e:	9105      	str	r1, [sp, #20]
 8008650:	e7c3      	b.n	80085da <_vfiprintf_r+0x176>
 8008652:	4604      	mov	r4, r0
 8008654:	2301      	movs	r3, #1
 8008656:	fb0c 2101 	mla	r1, ip, r1, r2
 800865a:	e7f0      	b.n	800863e <_vfiprintf_r+0x1da>
 800865c:	ab03      	add	r3, sp, #12
 800865e:	9300      	str	r3, [sp, #0]
 8008660:	462a      	mov	r2, r5
 8008662:	4630      	mov	r0, r6
 8008664:	4b16      	ldr	r3, [pc, #88]	; (80086c0 <_vfiprintf_r+0x25c>)
 8008666:	a904      	add	r1, sp, #16
 8008668:	f7fd fdda 	bl	8006220 <_printf_float>
 800866c:	4607      	mov	r7, r0
 800866e:	1c78      	adds	r0, r7, #1
 8008670:	d1d6      	bne.n	8008620 <_vfiprintf_r+0x1bc>
 8008672:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008674:	07d9      	lsls	r1, r3, #31
 8008676:	d405      	bmi.n	8008684 <_vfiprintf_r+0x220>
 8008678:	89ab      	ldrh	r3, [r5, #12]
 800867a:	059a      	lsls	r2, r3, #22
 800867c:	d402      	bmi.n	8008684 <_vfiprintf_r+0x220>
 800867e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008680:	f000 faab 	bl	8008bda <__retarget_lock_release_recursive>
 8008684:	89ab      	ldrh	r3, [r5, #12]
 8008686:	065b      	lsls	r3, r3, #25
 8008688:	f53f af12 	bmi.w	80084b0 <_vfiprintf_r+0x4c>
 800868c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800868e:	e711      	b.n	80084b4 <_vfiprintf_r+0x50>
 8008690:	ab03      	add	r3, sp, #12
 8008692:	9300      	str	r3, [sp, #0]
 8008694:	462a      	mov	r2, r5
 8008696:	4630      	mov	r0, r6
 8008698:	4b09      	ldr	r3, [pc, #36]	; (80086c0 <_vfiprintf_r+0x25c>)
 800869a:	a904      	add	r1, sp, #16
 800869c:	f7fe f85c 	bl	8006758 <_printf_i>
 80086a0:	e7e4      	b.n	800866c <_vfiprintf_r+0x208>
 80086a2:	bf00      	nop
 80086a4:	080092b4 	.word	0x080092b4
 80086a8:	080092d4 	.word	0x080092d4
 80086ac:	08009294 	.word	0x08009294
 80086b0:	0800913c 	.word	0x0800913c
 80086b4:	08009142 	.word	0x08009142
 80086b8:	08009146 	.word	0x08009146
 80086bc:	08006221 	.word	0x08006221
 80086c0:	08008441 	.word	0x08008441

080086c4 <__swbuf_r>:
 80086c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086c6:	460e      	mov	r6, r1
 80086c8:	4614      	mov	r4, r2
 80086ca:	4605      	mov	r5, r0
 80086cc:	b118      	cbz	r0, 80086d6 <__swbuf_r+0x12>
 80086ce:	6983      	ldr	r3, [r0, #24]
 80086d0:	b90b      	cbnz	r3, 80086d6 <__swbuf_r+0x12>
 80086d2:	f000 f9e3 	bl	8008a9c <__sinit>
 80086d6:	4b21      	ldr	r3, [pc, #132]	; (800875c <__swbuf_r+0x98>)
 80086d8:	429c      	cmp	r4, r3
 80086da:	d12b      	bne.n	8008734 <__swbuf_r+0x70>
 80086dc:	686c      	ldr	r4, [r5, #4]
 80086de:	69a3      	ldr	r3, [r4, #24]
 80086e0:	60a3      	str	r3, [r4, #8]
 80086e2:	89a3      	ldrh	r3, [r4, #12]
 80086e4:	071a      	lsls	r2, r3, #28
 80086e6:	d52f      	bpl.n	8008748 <__swbuf_r+0x84>
 80086e8:	6923      	ldr	r3, [r4, #16]
 80086ea:	b36b      	cbz	r3, 8008748 <__swbuf_r+0x84>
 80086ec:	6923      	ldr	r3, [r4, #16]
 80086ee:	6820      	ldr	r0, [r4, #0]
 80086f0:	b2f6      	uxtb	r6, r6
 80086f2:	1ac0      	subs	r0, r0, r3
 80086f4:	6963      	ldr	r3, [r4, #20]
 80086f6:	4637      	mov	r7, r6
 80086f8:	4283      	cmp	r3, r0
 80086fa:	dc04      	bgt.n	8008706 <__swbuf_r+0x42>
 80086fc:	4621      	mov	r1, r4
 80086fe:	4628      	mov	r0, r5
 8008700:	f000 f938 	bl	8008974 <_fflush_r>
 8008704:	bb30      	cbnz	r0, 8008754 <__swbuf_r+0x90>
 8008706:	68a3      	ldr	r3, [r4, #8]
 8008708:	3001      	adds	r0, #1
 800870a:	3b01      	subs	r3, #1
 800870c:	60a3      	str	r3, [r4, #8]
 800870e:	6823      	ldr	r3, [r4, #0]
 8008710:	1c5a      	adds	r2, r3, #1
 8008712:	6022      	str	r2, [r4, #0]
 8008714:	701e      	strb	r6, [r3, #0]
 8008716:	6963      	ldr	r3, [r4, #20]
 8008718:	4283      	cmp	r3, r0
 800871a:	d004      	beq.n	8008726 <__swbuf_r+0x62>
 800871c:	89a3      	ldrh	r3, [r4, #12]
 800871e:	07db      	lsls	r3, r3, #31
 8008720:	d506      	bpl.n	8008730 <__swbuf_r+0x6c>
 8008722:	2e0a      	cmp	r6, #10
 8008724:	d104      	bne.n	8008730 <__swbuf_r+0x6c>
 8008726:	4621      	mov	r1, r4
 8008728:	4628      	mov	r0, r5
 800872a:	f000 f923 	bl	8008974 <_fflush_r>
 800872e:	b988      	cbnz	r0, 8008754 <__swbuf_r+0x90>
 8008730:	4638      	mov	r0, r7
 8008732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008734:	4b0a      	ldr	r3, [pc, #40]	; (8008760 <__swbuf_r+0x9c>)
 8008736:	429c      	cmp	r4, r3
 8008738:	d101      	bne.n	800873e <__swbuf_r+0x7a>
 800873a:	68ac      	ldr	r4, [r5, #8]
 800873c:	e7cf      	b.n	80086de <__swbuf_r+0x1a>
 800873e:	4b09      	ldr	r3, [pc, #36]	; (8008764 <__swbuf_r+0xa0>)
 8008740:	429c      	cmp	r4, r3
 8008742:	bf08      	it	eq
 8008744:	68ec      	ldreq	r4, [r5, #12]
 8008746:	e7ca      	b.n	80086de <__swbuf_r+0x1a>
 8008748:	4621      	mov	r1, r4
 800874a:	4628      	mov	r0, r5
 800874c:	f000 f81a 	bl	8008784 <__swsetup_r>
 8008750:	2800      	cmp	r0, #0
 8008752:	d0cb      	beq.n	80086ec <__swbuf_r+0x28>
 8008754:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008758:	e7ea      	b.n	8008730 <__swbuf_r+0x6c>
 800875a:	bf00      	nop
 800875c:	080092b4 	.word	0x080092b4
 8008760:	080092d4 	.word	0x080092d4
 8008764:	08009294 	.word	0x08009294

08008768 <__ascii_wctomb>:
 8008768:	4603      	mov	r3, r0
 800876a:	4608      	mov	r0, r1
 800876c:	b141      	cbz	r1, 8008780 <__ascii_wctomb+0x18>
 800876e:	2aff      	cmp	r2, #255	; 0xff
 8008770:	d904      	bls.n	800877c <__ascii_wctomb+0x14>
 8008772:	228a      	movs	r2, #138	; 0x8a
 8008774:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008778:	601a      	str	r2, [r3, #0]
 800877a:	4770      	bx	lr
 800877c:	2001      	movs	r0, #1
 800877e:	700a      	strb	r2, [r1, #0]
 8008780:	4770      	bx	lr
	...

08008784 <__swsetup_r>:
 8008784:	4b32      	ldr	r3, [pc, #200]	; (8008850 <__swsetup_r+0xcc>)
 8008786:	b570      	push	{r4, r5, r6, lr}
 8008788:	681d      	ldr	r5, [r3, #0]
 800878a:	4606      	mov	r6, r0
 800878c:	460c      	mov	r4, r1
 800878e:	b125      	cbz	r5, 800879a <__swsetup_r+0x16>
 8008790:	69ab      	ldr	r3, [r5, #24]
 8008792:	b913      	cbnz	r3, 800879a <__swsetup_r+0x16>
 8008794:	4628      	mov	r0, r5
 8008796:	f000 f981 	bl	8008a9c <__sinit>
 800879a:	4b2e      	ldr	r3, [pc, #184]	; (8008854 <__swsetup_r+0xd0>)
 800879c:	429c      	cmp	r4, r3
 800879e:	d10f      	bne.n	80087c0 <__swsetup_r+0x3c>
 80087a0:	686c      	ldr	r4, [r5, #4]
 80087a2:	89a3      	ldrh	r3, [r4, #12]
 80087a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80087a8:	0719      	lsls	r1, r3, #28
 80087aa:	d42c      	bmi.n	8008806 <__swsetup_r+0x82>
 80087ac:	06dd      	lsls	r5, r3, #27
 80087ae:	d411      	bmi.n	80087d4 <__swsetup_r+0x50>
 80087b0:	2309      	movs	r3, #9
 80087b2:	6033      	str	r3, [r6, #0]
 80087b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80087b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80087bc:	81a3      	strh	r3, [r4, #12]
 80087be:	e03e      	b.n	800883e <__swsetup_r+0xba>
 80087c0:	4b25      	ldr	r3, [pc, #148]	; (8008858 <__swsetup_r+0xd4>)
 80087c2:	429c      	cmp	r4, r3
 80087c4:	d101      	bne.n	80087ca <__swsetup_r+0x46>
 80087c6:	68ac      	ldr	r4, [r5, #8]
 80087c8:	e7eb      	b.n	80087a2 <__swsetup_r+0x1e>
 80087ca:	4b24      	ldr	r3, [pc, #144]	; (800885c <__swsetup_r+0xd8>)
 80087cc:	429c      	cmp	r4, r3
 80087ce:	bf08      	it	eq
 80087d0:	68ec      	ldreq	r4, [r5, #12]
 80087d2:	e7e6      	b.n	80087a2 <__swsetup_r+0x1e>
 80087d4:	0758      	lsls	r0, r3, #29
 80087d6:	d512      	bpl.n	80087fe <__swsetup_r+0x7a>
 80087d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087da:	b141      	cbz	r1, 80087ee <__swsetup_r+0x6a>
 80087dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087e0:	4299      	cmp	r1, r3
 80087e2:	d002      	beq.n	80087ea <__swsetup_r+0x66>
 80087e4:	4630      	mov	r0, r6
 80087e6:	f7ff fb37 	bl	8007e58 <_free_r>
 80087ea:	2300      	movs	r3, #0
 80087ec:	6363      	str	r3, [r4, #52]	; 0x34
 80087ee:	89a3      	ldrh	r3, [r4, #12]
 80087f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80087f4:	81a3      	strh	r3, [r4, #12]
 80087f6:	2300      	movs	r3, #0
 80087f8:	6063      	str	r3, [r4, #4]
 80087fa:	6923      	ldr	r3, [r4, #16]
 80087fc:	6023      	str	r3, [r4, #0]
 80087fe:	89a3      	ldrh	r3, [r4, #12]
 8008800:	f043 0308 	orr.w	r3, r3, #8
 8008804:	81a3      	strh	r3, [r4, #12]
 8008806:	6923      	ldr	r3, [r4, #16]
 8008808:	b94b      	cbnz	r3, 800881e <__swsetup_r+0x9a>
 800880a:	89a3      	ldrh	r3, [r4, #12]
 800880c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008810:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008814:	d003      	beq.n	800881e <__swsetup_r+0x9a>
 8008816:	4621      	mov	r1, r4
 8008818:	4630      	mov	r0, r6
 800881a:	f000 fa05 	bl	8008c28 <__smakebuf_r>
 800881e:	89a0      	ldrh	r0, [r4, #12]
 8008820:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008824:	f010 0301 	ands.w	r3, r0, #1
 8008828:	d00a      	beq.n	8008840 <__swsetup_r+0xbc>
 800882a:	2300      	movs	r3, #0
 800882c:	60a3      	str	r3, [r4, #8]
 800882e:	6963      	ldr	r3, [r4, #20]
 8008830:	425b      	negs	r3, r3
 8008832:	61a3      	str	r3, [r4, #24]
 8008834:	6923      	ldr	r3, [r4, #16]
 8008836:	b943      	cbnz	r3, 800884a <__swsetup_r+0xc6>
 8008838:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800883c:	d1ba      	bne.n	80087b4 <__swsetup_r+0x30>
 800883e:	bd70      	pop	{r4, r5, r6, pc}
 8008840:	0781      	lsls	r1, r0, #30
 8008842:	bf58      	it	pl
 8008844:	6963      	ldrpl	r3, [r4, #20]
 8008846:	60a3      	str	r3, [r4, #8]
 8008848:	e7f4      	b.n	8008834 <__swsetup_r+0xb0>
 800884a:	2000      	movs	r0, #0
 800884c:	e7f7      	b.n	800883e <__swsetup_r+0xba>
 800884e:	bf00      	nop
 8008850:	20000018 	.word	0x20000018
 8008854:	080092b4 	.word	0x080092b4
 8008858:	080092d4 	.word	0x080092d4
 800885c:	08009294 	.word	0x08009294

08008860 <abort>:
 8008860:	2006      	movs	r0, #6
 8008862:	b508      	push	{r3, lr}
 8008864:	f000 fa50 	bl	8008d08 <raise>
 8008868:	2001      	movs	r0, #1
 800886a:	f7f9 f8ea 	bl	8001a42 <_exit>
	...

08008870 <__sflush_r>:
 8008870:	898a      	ldrh	r2, [r1, #12]
 8008872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008874:	4605      	mov	r5, r0
 8008876:	0710      	lsls	r0, r2, #28
 8008878:	460c      	mov	r4, r1
 800887a:	d457      	bmi.n	800892c <__sflush_r+0xbc>
 800887c:	684b      	ldr	r3, [r1, #4]
 800887e:	2b00      	cmp	r3, #0
 8008880:	dc04      	bgt.n	800888c <__sflush_r+0x1c>
 8008882:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008884:	2b00      	cmp	r3, #0
 8008886:	dc01      	bgt.n	800888c <__sflush_r+0x1c>
 8008888:	2000      	movs	r0, #0
 800888a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800888c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800888e:	2e00      	cmp	r6, #0
 8008890:	d0fa      	beq.n	8008888 <__sflush_r+0x18>
 8008892:	2300      	movs	r3, #0
 8008894:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008898:	682f      	ldr	r7, [r5, #0]
 800889a:	602b      	str	r3, [r5, #0]
 800889c:	d032      	beq.n	8008904 <__sflush_r+0x94>
 800889e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80088a0:	89a3      	ldrh	r3, [r4, #12]
 80088a2:	075a      	lsls	r2, r3, #29
 80088a4:	d505      	bpl.n	80088b2 <__sflush_r+0x42>
 80088a6:	6863      	ldr	r3, [r4, #4]
 80088a8:	1ac0      	subs	r0, r0, r3
 80088aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80088ac:	b10b      	cbz	r3, 80088b2 <__sflush_r+0x42>
 80088ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80088b0:	1ac0      	subs	r0, r0, r3
 80088b2:	2300      	movs	r3, #0
 80088b4:	4602      	mov	r2, r0
 80088b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088b8:	4628      	mov	r0, r5
 80088ba:	6a21      	ldr	r1, [r4, #32]
 80088bc:	47b0      	blx	r6
 80088be:	1c43      	adds	r3, r0, #1
 80088c0:	89a3      	ldrh	r3, [r4, #12]
 80088c2:	d106      	bne.n	80088d2 <__sflush_r+0x62>
 80088c4:	6829      	ldr	r1, [r5, #0]
 80088c6:	291d      	cmp	r1, #29
 80088c8:	d82c      	bhi.n	8008924 <__sflush_r+0xb4>
 80088ca:	4a29      	ldr	r2, [pc, #164]	; (8008970 <__sflush_r+0x100>)
 80088cc:	40ca      	lsrs	r2, r1
 80088ce:	07d6      	lsls	r6, r2, #31
 80088d0:	d528      	bpl.n	8008924 <__sflush_r+0xb4>
 80088d2:	2200      	movs	r2, #0
 80088d4:	6062      	str	r2, [r4, #4]
 80088d6:	6922      	ldr	r2, [r4, #16]
 80088d8:	04d9      	lsls	r1, r3, #19
 80088da:	6022      	str	r2, [r4, #0]
 80088dc:	d504      	bpl.n	80088e8 <__sflush_r+0x78>
 80088de:	1c42      	adds	r2, r0, #1
 80088e0:	d101      	bne.n	80088e6 <__sflush_r+0x76>
 80088e2:	682b      	ldr	r3, [r5, #0]
 80088e4:	b903      	cbnz	r3, 80088e8 <__sflush_r+0x78>
 80088e6:	6560      	str	r0, [r4, #84]	; 0x54
 80088e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088ea:	602f      	str	r7, [r5, #0]
 80088ec:	2900      	cmp	r1, #0
 80088ee:	d0cb      	beq.n	8008888 <__sflush_r+0x18>
 80088f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088f4:	4299      	cmp	r1, r3
 80088f6:	d002      	beq.n	80088fe <__sflush_r+0x8e>
 80088f8:	4628      	mov	r0, r5
 80088fa:	f7ff faad 	bl	8007e58 <_free_r>
 80088fe:	2000      	movs	r0, #0
 8008900:	6360      	str	r0, [r4, #52]	; 0x34
 8008902:	e7c2      	b.n	800888a <__sflush_r+0x1a>
 8008904:	6a21      	ldr	r1, [r4, #32]
 8008906:	2301      	movs	r3, #1
 8008908:	4628      	mov	r0, r5
 800890a:	47b0      	blx	r6
 800890c:	1c41      	adds	r1, r0, #1
 800890e:	d1c7      	bne.n	80088a0 <__sflush_r+0x30>
 8008910:	682b      	ldr	r3, [r5, #0]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d0c4      	beq.n	80088a0 <__sflush_r+0x30>
 8008916:	2b1d      	cmp	r3, #29
 8008918:	d001      	beq.n	800891e <__sflush_r+0xae>
 800891a:	2b16      	cmp	r3, #22
 800891c:	d101      	bne.n	8008922 <__sflush_r+0xb2>
 800891e:	602f      	str	r7, [r5, #0]
 8008920:	e7b2      	b.n	8008888 <__sflush_r+0x18>
 8008922:	89a3      	ldrh	r3, [r4, #12]
 8008924:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008928:	81a3      	strh	r3, [r4, #12]
 800892a:	e7ae      	b.n	800888a <__sflush_r+0x1a>
 800892c:	690f      	ldr	r7, [r1, #16]
 800892e:	2f00      	cmp	r7, #0
 8008930:	d0aa      	beq.n	8008888 <__sflush_r+0x18>
 8008932:	0793      	lsls	r3, r2, #30
 8008934:	bf18      	it	ne
 8008936:	2300      	movne	r3, #0
 8008938:	680e      	ldr	r6, [r1, #0]
 800893a:	bf08      	it	eq
 800893c:	694b      	ldreq	r3, [r1, #20]
 800893e:	1bf6      	subs	r6, r6, r7
 8008940:	600f      	str	r7, [r1, #0]
 8008942:	608b      	str	r3, [r1, #8]
 8008944:	2e00      	cmp	r6, #0
 8008946:	dd9f      	ble.n	8008888 <__sflush_r+0x18>
 8008948:	4633      	mov	r3, r6
 800894a:	463a      	mov	r2, r7
 800894c:	4628      	mov	r0, r5
 800894e:	6a21      	ldr	r1, [r4, #32]
 8008950:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008954:	47e0      	blx	ip
 8008956:	2800      	cmp	r0, #0
 8008958:	dc06      	bgt.n	8008968 <__sflush_r+0xf8>
 800895a:	89a3      	ldrh	r3, [r4, #12]
 800895c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008964:	81a3      	strh	r3, [r4, #12]
 8008966:	e790      	b.n	800888a <__sflush_r+0x1a>
 8008968:	4407      	add	r7, r0
 800896a:	1a36      	subs	r6, r6, r0
 800896c:	e7ea      	b.n	8008944 <__sflush_r+0xd4>
 800896e:	bf00      	nop
 8008970:	20400001 	.word	0x20400001

08008974 <_fflush_r>:
 8008974:	b538      	push	{r3, r4, r5, lr}
 8008976:	690b      	ldr	r3, [r1, #16]
 8008978:	4605      	mov	r5, r0
 800897a:	460c      	mov	r4, r1
 800897c:	b913      	cbnz	r3, 8008984 <_fflush_r+0x10>
 800897e:	2500      	movs	r5, #0
 8008980:	4628      	mov	r0, r5
 8008982:	bd38      	pop	{r3, r4, r5, pc}
 8008984:	b118      	cbz	r0, 800898e <_fflush_r+0x1a>
 8008986:	6983      	ldr	r3, [r0, #24]
 8008988:	b90b      	cbnz	r3, 800898e <_fflush_r+0x1a>
 800898a:	f000 f887 	bl	8008a9c <__sinit>
 800898e:	4b14      	ldr	r3, [pc, #80]	; (80089e0 <_fflush_r+0x6c>)
 8008990:	429c      	cmp	r4, r3
 8008992:	d11b      	bne.n	80089cc <_fflush_r+0x58>
 8008994:	686c      	ldr	r4, [r5, #4]
 8008996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d0ef      	beq.n	800897e <_fflush_r+0xa>
 800899e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80089a0:	07d0      	lsls	r0, r2, #31
 80089a2:	d404      	bmi.n	80089ae <_fflush_r+0x3a>
 80089a4:	0599      	lsls	r1, r3, #22
 80089a6:	d402      	bmi.n	80089ae <_fflush_r+0x3a>
 80089a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089aa:	f000 f915 	bl	8008bd8 <__retarget_lock_acquire_recursive>
 80089ae:	4628      	mov	r0, r5
 80089b0:	4621      	mov	r1, r4
 80089b2:	f7ff ff5d 	bl	8008870 <__sflush_r>
 80089b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089b8:	4605      	mov	r5, r0
 80089ba:	07da      	lsls	r2, r3, #31
 80089bc:	d4e0      	bmi.n	8008980 <_fflush_r+0xc>
 80089be:	89a3      	ldrh	r3, [r4, #12]
 80089c0:	059b      	lsls	r3, r3, #22
 80089c2:	d4dd      	bmi.n	8008980 <_fflush_r+0xc>
 80089c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089c6:	f000 f908 	bl	8008bda <__retarget_lock_release_recursive>
 80089ca:	e7d9      	b.n	8008980 <_fflush_r+0xc>
 80089cc:	4b05      	ldr	r3, [pc, #20]	; (80089e4 <_fflush_r+0x70>)
 80089ce:	429c      	cmp	r4, r3
 80089d0:	d101      	bne.n	80089d6 <_fflush_r+0x62>
 80089d2:	68ac      	ldr	r4, [r5, #8]
 80089d4:	e7df      	b.n	8008996 <_fflush_r+0x22>
 80089d6:	4b04      	ldr	r3, [pc, #16]	; (80089e8 <_fflush_r+0x74>)
 80089d8:	429c      	cmp	r4, r3
 80089da:	bf08      	it	eq
 80089dc:	68ec      	ldreq	r4, [r5, #12]
 80089de:	e7da      	b.n	8008996 <_fflush_r+0x22>
 80089e0:	080092b4 	.word	0x080092b4
 80089e4:	080092d4 	.word	0x080092d4
 80089e8:	08009294 	.word	0x08009294

080089ec <std>:
 80089ec:	2300      	movs	r3, #0
 80089ee:	b510      	push	{r4, lr}
 80089f0:	4604      	mov	r4, r0
 80089f2:	e9c0 3300 	strd	r3, r3, [r0]
 80089f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80089fa:	6083      	str	r3, [r0, #8]
 80089fc:	8181      	strh	r1, [r0, #12]
 80089fe:	6643      	str	r3, [r0, #100]	; 0x64
 8008a00:	81c2      	strh	r2, [r0, #14]
 8008a02:	6183      	str	r3, [r0, #24]
 8008a04:	4619      	mov	r1, r3
 8008a06:	2208      	movs	r2, #8
 8008a08:	305c      	adds	r0, #92	; 0x5c
 8008a0a:	f7fd fb63 	bl	80060d4 <memset>
 8008a0e:	4b05      	ldr	r3, [pc, #20]	; (8008a24 <std+0x38>)
 8008a10:	6224      	str	r4, [r4, #32]
 8008a12:	6263      	str	r3, [r4, #36]	; 0x24
 8008a14:	4b04      	ldr	r3, [pc, #16]	; (8008a28 <std+0x3c>)
 8008a16:	62a3      	str	r3, [r4, #40]	; 0x28
 8008a18:	4b04      	ldr	r3, [pc, #16]	; (8008a2c <std+0x40>)
 8008a1a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008a1c:	4b04      	ldr	r3, [pc, #16]	; (8008a30 <std+0x44>)
 8008a1e:	6323      	str	r3, [r4, #48]	; 0x30
 8008a20:	bd10      	pop	{r4, pc}
 8008a22:	bf00      	nop
 8008a24:	08008d41 	.word	0x08008d41
 8008a28:	08008d63 	.word	0x08008d63
 8008a2c:	08008d9b 	.word	0x08008d9b
 8008a30:	08008dbf 	.word	0x08008dbf

08008a34 <_cleanup_r>:
 8008a34:	4901      	ldr	r1, [pc, #4]	; (8008a3c <_cleanup_r+0x8>)
 8008a36:	f000 b8af 	b.w	8008b98 <_fwalk_reent>
 8008a3a:	bf00      	nop
 8008a3c:	08008975 	.word	0x08008975

08008a40 <__sfmoreglue>:
 8008a40:	2268      	movs	r2, #104	; 0x68
 8008a42:	b570      	push	{r4, r5, r6, lr}
 8008a44:	1e4d      	subs	r5, r1, #1
 8008a46:	4355      	muls	r5, r2
 8008a48:	460e      	mov	r6, r1
 8008a4a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008a4e:	f7ff fa6b 	bl	8007f28 <_malloc_r>
 8008a52:	4604      	mov	r4, r0
 8008a54:	b140      	cbz	r0, 8008a68 <__sfmoreglue+0x28>
 8008a56:	2100      	movs	r1, #0
 8008a58:	e9c0 1600 	strd	r1, r6, [r0]
 8008a5c:	300c      	adds	r0, #12
 8008a5e:	60a0      	str	r0, [r4, #8]
 8008a60:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008a64:	f7fd fb36 	bl	80060d4 <memset>
 8008a68:	4620      	mov	r0, r4
 8008a6a:	bd70      	pop	{r4, r5, r6, pc}

08008a6c <__sfp_lock_acquire>:
 8008a6c:	4801      	ldr	r0, [pc, #4]	; (8008a74 <__sfp_lock_acquire+0x8>)
 8008a6e:	f000 b8b3 	b.w	8008bd8 <__retarget_lock_acquire_recursive>
 8008a72:	bf00      	nop
 8008a74:	20000721 	.word	0x20000721

08008a78 <__sfp_lock_release>:
 8008a78:	4801      	ldr	r0, [pc, #4]	; (8008a80 <__sfp_lock_release+0x8>)
 8008a7a:	f000 b8ae 	b.w	8008bda <__retarget_lock_release_recursive>
 8008a7e:	bf00      	nop
 8008a80:	20000721 	.word	0x20000721

08008a84 <__sinit_lock_acquire>:
 8008a84:	4801      	ldr	r0, [pc, #4]	; (8008a8c <__sinit_lock_acquire+0x8>)
 8008a86:	f000 b8a7 	b.w	8008bd8 <__retarget_lock_acquire_recursive>
 8008a8a:	bf00      	nop
 8008a8c:	20000722 	.word	0x20000722

08008a90 <__sinit_lock_release>:
 8008a90:	4801      	ldr	r0, [pc, #4]	; (8008a98 <__sinit_lock_release+0x8>)
 8008a92:	f000 b8a2 	b.w	8008bda <__retarget_lock_release_recursive>
 8008a96:	bf00      	nop
 8008a98:	20000722 	.word	0x20000722

08008a9c <__sinit>:
 8008a9c:	b510      	push	{r4, lr}
 8008a9e:	4604      	mov	r4, r0
 8008aa0:	f7ff fff0 	bl	8008a84 <__sinit_lock_acquire>
 8008aa4:	69a3      	ldr	r3, [r4, #24]
 8008aa6:	b11b      	cbz	r3, 8008ab0 <__sinit+0x14>
 8008aa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008aac:	f7ff bff0 	b.w	8008a90 <__sinit_lock_release>
 8008ab0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008ab4:	6523      	str	r3, [r4, #80]	; 0x50
 8008ab6:	4b13      	ldr	r3, [pc, #76]	; (8008b04 <__sinit+0x68>)
 8008ab8:	4a13      	ldr	r2, [pc, #76]	; (8008b08 <__sinit+0x6c>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	62a2      	str	r2, [r4, #40]	; 0x28
 8008abe:	42a3      	cmp	r3, r4
 8008ac0:	bf08      	it	eq
 8008ac2:	2301      	moveq	r3, #1
 8008ac4:	4620      	mov	r0, r4
 8008ac6:	bf08      	it	eq
 8008ac8:	61a3      	streq	r3, [r4, #24]
 8008aca:	f000 f81f 	bl	8008b0c <__sfp>
 8008ace:	6060      	str	r0, [r4, #4]
 8008ad0:	4620      	mov	r0, r4
 8008ad2:	f000 f81b 	bl	8008b0c <__sfp>
 8008ad6:	60a0      	str	r0, [r4, #8]
 8008ad8:	4620      	mov	r0, r4
 8008ada:	f000 f817 	bl	8008b0c <__sfp>
 8008ade:	2200      	movs	r2, #0
 8008ae0:	2104      	movs	r1, #4
 8008ae2:	60e0      	str	r0, [r4, #12]
 8008ae4:	6860      	ldr	r0, [r4, #4]
 8008ae6:	f7ff ff81 	bl	80089ec <std>
 8008aea:	2201      	movs	r2, #1
 8008aec:	2109      	movs	r1, #9
 8008aee:	68a0      	ldr	r0, [r4, #8]
 8008af0:	f7ff ff7c 	bl	80089ec <std>
 8008af4:	2202      	movs	r2, #2
 8008af6:	2112      	movs	r1, #18
 8008af8:	68e0      	ldr	r0, [r4, #12]
 8008afa:	f7ff ff77 	bl	80089ec <std>
 8008afe:	2301      	movs	r3, #1
 8008b00:	61a3      	str	r3, [r4, #24]
 8008b02:	e7d1      	b.n	8008aa8 <__sinit+0xc>
 8008b04:	08008f18 	.word	0x08008f18
 8008b08:	08008a35 	.word	0x08008a35

08008b0c <__sfp>:
 8008b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b0e:	4607      	mov	r7, r0
 8008b10:	f7ff ffac 	bl	8008a6c <__sfp_lock_acquire>
 8008b14:	4b1e      	ldr	r3, [pc, #120]	; (8008b90 <__sfp+0x84>)
 8008b16:	681e      	ldr	r6, [r3, #0]
 8008b18:	69b3      	ldr	r3, [r6, #24]
 8008b1a:	b913      	cbnz	r3, 8008b22 <__sfp+0x16>
 8008b1c:	4630      	mov	r0, r6
 8008b1e:	f7ff ffbd 	bl	8008a9c <__sinit>
 8008b22:	3648      	adds	r6, #72	; 0x48
 8008b24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008b28:	3b01      	subs	r3, #1
 8008b2a:	d503      	bpl.n	8008b34 <__sfp+0x28>
 8008b2c:	6833      	ldr	r3, [r6, #0]
 8008b2e:	b30b      	cbz	r3, 8008b74 <__sfp+0x68>
 8008b30:	6836      	ldr	r6, [r6, #0]
 8008b32:	e7f7      	b.n	8008b24 <__sfp+0x18>
 8008b34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008b38:	b9d5      	cbnz	r5, 8008b70 <__sfp+0x64>
 8008b3a:	4b16      	ldr	r3, [pc, #88]	; (8008b94 <__sfp+0x88>)
 8008b3c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008b40:	60e3      	str	r3, [r4, #12]
 8008b42:	6665      	str	r5, [r4, #100]	; 0x64
 8008b44:	f000 f847 	bl	8008bd6 <__retarget_lock_init_recursive>
 8008b48:	f7ff ff96 	bl	8008a78 <__sfp_lock_release>
 8008b4c:	2208      	movs	r2, #8
 8008b4e:	4629      	mov	r1, r5
 8008b50:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008b54:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008b58:	6025      	str	r5, [r4, #0]
 8008b5a:	61a5      	str	r5, [r4, #24]
 8008b5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008b60:	f7fd fab8 	bl	80060d4 <memset>
 8008b64:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008b68:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008b6c:	4620      	mov	r0, r4
 8008b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b70:	3468      	adds	r4, #104	; 0x68
 8008b72:	e7d9      	b.n	8008b28 <__sfp+0x1c>
 8008b74:	2104      	movs	r1, #4
 8008b76:	4638      	mov	r0, r7
 8008b78:	f7ff ff62 	bl	8008a40 <__sfmoreglue>
 8008b7c:	4604      	mov	r4, r0
 8008b7e:	6030      	str	r0, [r6, #0]
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d1d5      	bne.n	8008b30 <__sfp+0x24>
 8008b84:	f7ff ff78 	bl	8008a78 <__sfp_lock_release>
 8008b88:	230c      	movs	r3, #12
 8008b8a:	603b      	str	r3, [r7, #0]
 8008b8c:	e7ee      	b.n	8008b6c <__sfp+0x60>
 8008b8e:	bf00      	nop
 8008b90:	08008f18 	.word	0x08008f18
 8008b94:	ffff0001 	.word	0xffff0001

08008b98 <_fwalk_reent>:
 8008b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b9c:	4606      	mov	r6, r0
 8008b9e:	4688      	mov	r8, r1
 8008ba0:	2700      	movs	r7, #0
 8008ba2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008ba6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008baa:	f1b9 0901 	subs.w	r9, r9, #1
 8008bae:	d505      	bpl.n	8008bbc <_fwalk_reent+0x24>
 8008bb0:	6824      	ldr	r4, [r4, #0]
 8008bb2:	2c00      	cmp	r4, #0
 8008bb4:	d1f7      	bne.n	8008ba6 <_fwalk_reent+0xe>
 8008bb6:	4638      	mov	r0, r7
 8008bb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bbc:	89ab      	ldrh	r3, [r5, #12]
 8008bbe:	2b01      	cmp	r3, #1
 8008bc0:	d907      	bls.n	8008bd2 <_fwalk_reent+0x3a>
 8008bc2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	d003      	beq.n	8008bd2 <_fwalk_reent+0x3a>
 8008bca:	4629      	mov	r1, r5
 8008bcc:	4630      	mov	r0, r6
 8008bce:	47c0      	blx	r8
 8008bd0:	4307      	orrs	r7, r0
 8008bd2:	3568      	adds	r5, #104	; 0x68
 8008bd4:	e7e9      	b.n	8008baa <_fwalk_reent+0x12>

08008bd6 <__retarget_lock_init_recursive>:
 8008bd6:	4770      	bx	lr

08008bd8 <__retarget_lock_acquire_recursive>:
 8008bd8:	4770      	bx	lr

08008bda <__retarget_lock_release_recursive>:
 8008bda:	4770      	bx	lr

08008bdc <__swhatbuf_r>:
 8008bdc:	b570      	push	{r4, r5, r6, lr}
 8008bde:	460e      	mov	r6, r1
 8008be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008be4:	4614      	mov	r4, r2
 8008be6:	2900      	cmp	r1, #0
 8008be8:	461d      	mov	r5, r3
 8008bea:	b096      	sub	sp, #88	; 0x58
 8008bec:	da08      	bge.n	8008c00 <__swhatbuf_r+0x24>
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008bf4:	602a      	str	r2, [r5, #0]
 8008bf6:	061a      	lsls	r2, r3, #24
 8008bf8:	d410      	bmi.n	8008c1c <__swhatbuf_r+0x40>
 8008bfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bfe:	e00e      	b.n	8008c1e <__swhatbuf_r+0x42>
 8008c00:	466a      	mov	r2, sp
 8008c02:	f000 f903 	bl	8008e0c <_fstat_r>
 8008c06:	2800      	cmp	r0, #0
 8008c08:	dbf1      	blt.n	8008bee <__swhatbuf_r+0x12>
 8008c0a:	9a01      	ldr	r2, [sp, #4]
 8008c0c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008c10:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008c14:	425a      	negs	r2, r3
 8008c16:	415a      	adcs	r2, r3
 8008c18:	602a      	str	r2, [r5, #0]
 8008c1a:	e7ee      	b.n	8008bfa <__swhatbuf_r+0x1e>
 8008c1c:	2340      	movs	r3, #64	; 0x40
 8008c1e:	2000      	movs	r0, #0
 8008c20:	6023      	str	r3, [r4, #0]
 8008c22:	b016      	add	sp, #88	; 0x58
 8008c24:	bd70      	pop	{r4, r5, r6, pc}
	...

08008c28 <__smakebuf_r>:
 8008c28:	898b      	ldrh	r3, [r1, #12]
 8008c2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c2c:	079d      	lsls	r5, r3, #30
 8008c2e:	4606      	mov	r6, r0
 8008c30:	460c      	mov	r4, r1
 8008c32:	d507      	bpl.n	8008c44 <__smakebuf_r+0x1c>
 8008c34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c38:	6023      	str	r3, [r4, #0]
 8008c3a:	6123      	str	r3, [r4, #16]
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	6163      	str	r3, [r4, #20]
 8008c40:	b002      	add	sp, #8
 8008c42:	bd70      	pop	{r4, r5, r6, pc}
 8008c44:	466a      	mov	r2, sp
 8008c46:	ab01      	add	r3, sp, #4
 8008c48:	f7ff ffc8 	bl	8008bdc <__swhatbuf_r>
 8008c4c:	9900      	ldr	r1, [sp, #0]
 8008c4e:	4605      	mov	r5, r0
 8008c50:	4630      	mov	r0, r6
 8008c52:	f7ff f969 	bl	8007f28 <_malloc_r>
 8008c56:	b948      	cbnz	r0, 8008c6c <__smakebuf_r+0x44>
 8008c58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c5c:	059a      	lsls	r2, r3, #22
 8008c5e:	d4ef      	bmi.n	8008c40 <__smakebuf_r+0x18>
 8008c60:	f023 0303 	bic.w	r3, r3, #3
 8008c64:	f043 0302 	orr.w	r3, r3, #2
 8008c68:	81a3      	strh	r3, [r4, #12]
 8008c6a:	e7e3      	b.n	8008c34 <__smakebuf_r+0xc>
 8008c6c:	4b0d      	ldr	r3, [pc, #52]	; (8008ca4 <__smakebuf_r+0x7c>)
 8008c6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008c70:	89a3      	ldrh	r3, [r4, #12]
 8008c72:	6020      	str	r0, [r4, #0]
 8008c74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c78:	81a3      	strh	r3, [r4, #12]
 8008c7a:	9b00      	ldr	r3, [sp, #0]
 8008c7c:	6120      	str	r0, [r4, #16]
 8008c7e:	6163      	str	r3, [r4, #20]
 8008c80:	9b01      	ldr	r3, [sp, #4]
 8008c82:	b15b      	cbz	r3, 8008c9c <__smakebuf_r+0x74>
 8008c84:	4630      	mov	r0, r6
 8008c86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c8a:	f000 f8d1 	bl	8008e30 <_isatty_r>
 8008c8e:	b128      	cbz	r0, 8008c9c <__smakebuf_r+0x74>
 8008c90:	89a3      	ldrh	r3, [r4, #12]
 8008c92:	f023 0303 	bic.w	r3, r3, #3
 8008c96:	f043 0301 	orr.w	r3, r3, #1
 8008c9a:	81a3      	strh	r3, [r4, #12]
 8008c9c:	89a0      	ldrh	r0, [r4, #12]
 8008c9e:	4305      	orrs	r5, r0
 8008ca0:	81a5      	strh	r5, [r4, #12]
 8008ca2:	e7cd      	b.n	8008c40 <__smakebuf_r+0x18>
 8008ca4:	08008a35 	.word	0x08008a35

08008ca8 <_malloc_usable_size_r>:
 8008ca8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cac:	1f18      	subs	r0, r3, #4
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	bfbc      	itt	lt
 8008cb2:	580b      	ldrlt	r3, [r1, r0]
 8008cb4:	18c0      	addlt	r0, r0, r3
 8008cb6:	4770      	bx	lr

08008cb8 <_raise_r>:
 8008cb8:	291f      	cmp	r1, #31
 8008cba:	b538      	push	{r3, r4, r5, lr}
 8008cbc:	4604      	mov	r4, r0
 8008cbe:	460d      	mov	r5, r1
 8008cc0:	d904      	bls.n	8008ccc <_raise_r+0x14>
 8008cc2:	2316      	movs	r3, #22
 8008cc4:	6003      	str	r3, [r0, #0]
 8008cc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cca:	bd38      	pop	{r3, r4, r5, pc}
 8008ccc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008cce:	b112      	cbz	r2, 8008cd6 <_raise_r+0x1e>
 8008cd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008cd4:	b94b      	cbnz	r3, 8008cea <_raise_r+0x32>
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	f000 f830 	bl	8008d3c <_getpid_r>
 8008cdc:	462a      	mov	r2, r5
 8008cde:	4601      	mov	r1, r0
 8008ce0:	4620      	mov	r0, r4
 8008ce2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ce6:	f000 b817 	b.w	8008d18 <_kill_r>
 8008cea:	2b01      	cmp	r3, #1
 8008cec:	d00a      	beq.n	8008d04 <_raise_r+0x4c>
 8008cee:	1c59      	adds	r1, r3, #1
 8008cf0:	d103      	bne.n	8008cfa <_raise_r+0x42>
 8008cf2:	2316      	movs	r3, #22
 8008cf4:	6003      	str	r3, [r0, #0]
 8008cf6:	2001      	movs	r0, #1
 8008cf8:	e7e7      	b.n	8008cca <_raise_r+0x12>
 8008cfa:	2400      	movs	r4, #0
 8008cfc:	4628      	mov	r0, r5
 8008cfe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008d02:	4798      	blx	r3
 8008d04:	2000      	movs	r0, #0
 8008d06:	e7e0      	b.n	8008cca <_raise_r+0x12>

08008d08 <raise>:
 8008d08:	4b02      	ldr	r3, [pc, #8]	; (8008d14 <raise+0xc>)
 8008d0a:	4601      	mov	r1, r0
 8008d0c:	6818      	ldr	r0, [r3, #0]
 8008d0e:	f7ff bfd3 	b.w	8008cb8 <_raise_r>
 8008d12:	bf00      	nop
 8008d14:	20000018 	.word	0x20000018

08008d18 <_kill_r>:
 8008d18:	b538      	push	{r3, r4, r5, lr}
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	4d06      	ldr	r5, [pc, #24]	; (8008d38 <_kill_r+0x20>)
 8008d1e:	4604      	mov	r4, r0
 8008d20:	4608      	mov	r0, r1
 8008d22:	4611      	mov	r1, r2
 8008d24:	602b      	str	r3, [r5, #0]
 8008d26:	f7f8 fe7c 	bl	8001a22 <_kill>
 8008d2a:	1c43      	adds	r3, r0, #1
 8008d2c:	d102      	bne.n	8008d34 <_kill_r+0x1c>
 8008d2e:	682b      	ldr	r3, [r5, #0]
 8008d30:	b103      	cbz	r3, 8008d34 <_kill_r+0x1c>
 8008d32:	6023      	str	r3, [r4, #0]
 8008d34:	bd38      	pop	{r3, r4, r5, pc}
 8008d36:	bf00      	nop
 8008d38:	2000071c 	.word	0x2000071c

08008d3c <_getpid_r>:
 8008d3c:	f7f8 be6a 	b.w	8001a14 <_getpid>

08008d40 <__sread>:
 8008d40:	b510      	push	{r4, lr}
 8008d42:	460c      	mov	r4, r1
 8008d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d48:	f000 f894 	bl	8008e74 <_read_r>
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	bfab      	itete	ge
 8008d50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d52:	89a3      	ldrhlt	r3, [r4, #12]
 8008d54:	181b      	addge	r3, r3, r0
 8008d56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d5a:	bfac      	ite	ge
 8008d5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d5e:	81a3      	strhlt	r3, [r4, #12]
 8008d60:	bd10      	pop	{r4, pc}

08008d62 <__swrite>:
 8008d62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d66:	461f      	mov	r7, r3
 8008d68:	898b      	ldrh	r3, [r1, #12]
 8008d6a:	4605      	mov	r5, r0
 8008d6c:	05db      	lsls	r3, r3, #23
 8008d6e:	460c      	mov	r4, r1
 8008d70:	4616      	mov	r6, r2
 8008d72:	d505      	bpl.n	8008d80 <__swrite+0x1e>
 8008d74:	2302      	movs	r3, #2
 8008d76:	2200      	movs	r2, #0
 8008d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d7c:	f000 f868 	bl	8008e50 <_lseek_r>
 8008d80:	89a3      	ldrh	r3, [r4, #12]
 8008d82:	4632      	mov	r2, r6
 8008d84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d88:	81a3      	strh	r3, [r4, #12]
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	463b      	mov	r3, r7
 8008d8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d96:	f000 b817 	b.w	8008dc8 <_write_r>

08008d9a <__sseek>:
 8008d9a:	b510      	push	{r4, lr}
 8008d9c:	460c      	mov	r4, r1
 8008d9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008da2:	f000 f855 	bl	8008e50 <_lseek_r>
 8008da6:	1c43      	adds	r3, r0, #1
 8008da8:	89a3      	ldrh	r3, [r4, #12]
 8008daa:	bf15      	itete	ne
 8008dac:	6560      	strne	r0, [r4, #84]	; 0x54
 8008dae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008db2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008db6:	81a3      	strheq	r3, [r4, #12]
 8008db8:	bf18      	it	ne
 8008dba:	81a3      	strhne	r3, [r4, #12]
 8008dbc:	bd10      	pop	{r4, pc}

08008dbe <__sclose>:
 8008dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dc2:	f000 b813 	b.w	8008dec <_close_r>
	...

08008dc8 <_write_r>:
 8008dc8:	b538      	push	{r3, r4, r5, lr}
 8008dca:	4604      	mov	r4, r0
 8008dcc:	4608      	mov	r0, r1
 8008dce:	4611      	mov	r1, r2
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	4d05      	ldr	r5, [pc, #20]	; (8008de8 <_write_r+0x20>)
 8008dd4:	602a      	str	r2, [r5, #0]
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	f7f8 fe5a 	bl	8001a90 <_write>
 8008ddc:	1c43      	adds	r3, r0, #1
 8008dde:	d102      	bne.n	8008de6 <_write_r+0x1e>
 8008de0:	682b      	ldr	r3, [r5, #0]
 8008de2:	b103      	cbz	r3, 8008de6 <_write_r+0x1e>
 8008de4:	6023      	str	r3, [r4, #0]
 8008de6:	bd38      	pop	{r3, r4, r5, pc}
 8008de8:	2000071c 	.word	0x2000071c

08008dec <_close_r>:
 8008dec:	b538      	push	{r3, r4, r5, lr}
 8008dee:	2300      	movs	r3, #0
 8008df0:	4d05      	ldr	r5, [pc, #20]	; (8008e08 <_close_r+0x1c>)
 8008df2:	4604      	mov	r4, r0
 8008df4:	4608      	mov	r0, r1
 8008df6:	602b      	str	r3, [r5, #0]
 8008df8:	f7f8 fe66 	bl	8001ac8 <_close>
 8008dfc:	1c43      	adds	r3, r0, #1
 8008dfe:	d102      	bne.n	8008e06 <_close_r+0x1a>
 8008e00:	682b      	ldr	r3, [r5, #0]
 8008e02:	b103      	cbz	r3, 8008e06 <_close_r+0x1a>
 8008e04:	6023      	str	r3, [r4, #0]
 8008e06:	bd38      	pop	{r3, r4, r5, pc}
 8008e08:	2000071c 	.word	0x2000071c

08008e0c <_fstat_r>:
 8008e0c:	b538      	push	{r3, r4, r5, lr}
 8008e0e:	2300      	movs	r3, #0
 8008e10:	4d06      	ldr	r5, [pc, #24]	; (8008e2c <_fstat_r+0x20>)
 8008e12:	4604      	mov	r4, r0
 8008e14:	4608      	mov	r0, r1
 8008e16:	4611      	mov	r1, r2
 8008e18:	602b      	str	r3, [r5, #0]
 8008e1a:	f7f8 fe60 	bl	8001ade <_fstat>
 8008e1e:	1c43      	adds	r3, r0, #1
 8008e20:	d102      	bne.n	8008e28 <_fstat_r+0x1c>
 8008e22:	682b      	ldr	r3, [r5, #0]
 8008e24:	b103      	cbz	r3, 8008e28 <_fstat_r+0x1c>
 8008e26:	6023      	str	r3, [r4, #0]
 8008e28:	bd38      	pop	{r3, r4, r5, pc}
 8008e2a:	bf00      	nop
 8008e2c:	2000071c 	.word	0x2000071c

08008e30 <_isatty_r>:
 8008e30:	b538      	push	{r3, r4, r5, lr}
 8008e32:	2300      	movs	r3, #0
 8008e34:	4d05      	ldr	r5, [pc, #20]	; (8008e4c <_isatty_r+0x1c>)
 8008e36:	4604      	mov	r4, r0
 8008e38:	4608      	mov	r0, r1
 8008e3a:	602b      	str	r3, [r5, #0]
 8008e3c:	f7f8 fe5e 	bl	8001afc <_isatty>
 8008e40:	1c43      	adds	r3, r0, #1
 8008e42:	d102      	bne.n	8008e4a <_isatty_r+0x1a>
 8008e44:	682b      	ldr	r3, [r5, #0]
 8008e46:	b103      	cbz	r3, 8008e4a <_isatty_r+0x1a>
 8008e48:	6023      	str	r3, [r4, #0]
 8008e4a:	bd38      	pop	{r3, r4, r5, pc}
 8008e4c:	2000071c 	.word	0x2000071c

08008e50 <_lseek_r>:
 8008e50:	b538      	push	{r3, r4, r5, lr}
 8008e52:	4604      	mov	r4, r0
 8008e54:	4608      	mov	r0, r1
 8008e56:	4611      	mov	r1, r2
 8008e58:	2200      	movs	r2, #0
 8008e5a:	4d05      	ldr	r5, [pc, #20]	; (8008e70 <_lseek_r+0x20>)
 8008e5c:	602a      	str	r2, [r5, #0]
 8008e5e:	461a      	mov	r2, r3
 8008e60:	f7f8 fe56 	bl	8001b10 <_lseek>
 8008e64:	1c43      	adds	r3, r0, #1
 8008e66:	d102      	bne.n	8008e6e <_lseek_r+0x1e>
 8008e68:	682b      	ldr	r3, [r5, #0]
 8008e6a:	b103      	cbz	r3, 8008e6e <_lseek_r+0x1e>
 8008e6c:	6023      	str	r3, [r4, #0]
 8008e6e:	bd38      	pop	{r3, r4, r5, pc}
 8008e70:	2000071c 	.word	0x2000071c

08008e74 <_read_r>:
 8008e74:	b538      	push	{r3, r4, r5, lr}
 8008e76:	4604      	mov	r4, r0
 8008e78:	4608      	mov	r0, r1
 8008e7a:	4611      	mov	r1, r2
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	4d05      	ldr	r5, [pc, #20]	; (8008e94 <_read_r+0x20>)
 8008e80:	602a      	str	r2, [r5, #0]
 8008e82:	461a      	mov	r2, r3
 8008e84:	f7f8 fde7 	bl	8001a56 <_read>
 8008e88:	1c43      	adds	r3, r0, #1
 8008e8a:	d102      	bne.n	8008e92 <_read_r+0x1e>
 8008e8c:	682b      	ldr	r3, [r5, #0]
 8008e8e:	b103      	cbz	r3, 8008e92 <_read_r+0x1e>
 8008e90:	6023      	str	r3, [r4, #0]
 8008e92:	bd38      	pop	{r3, r4, r5, pc}
 8008e94:	2000071c 	.word	0x2000071c

08008e98 <_init>:
 8008e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e9a:	bf00      	nop
 8008e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e9e:	bc08      	pop	{r3}
 8008ea0:	469e      	mov	lr, r3
 8008ea2:	4770      	bx	lr

08008ea4 <_fini>:
 8008ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ea6:	bf00      	nop
 8008ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eaa:	bc08      	pop	{r3}
 8008eac:	469e      	mov	lr, r3
 8008eae:	4770      	bx	lr
