Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 23:18:41 2019
| Host         : DESKTOP-6RNCOV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_HDMI_wrapper_timing_summary_routed.rpt -pb Testing_HDMI_wrapper_timing_summary_routed.pb -rpx Testing_HDMI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_HDMI_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 597 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.247        0.000                      0                 1068        0.018        0.000                      0                 1068        1.500        0.000                       0                   609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
sys_clk                                {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clk_out3_Testing_HDMI_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk_out4_Testing_HDMI_clk_wiz_0_0    {0.000 30.000}       60.000          16.667          
  clkfbout_Testing_HDMI_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                            {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0_1  {0.000 2.000}        4.000           250.000         
  clk_out3_Testing_HDMI_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clk_out4_Testing_HDMI_clk_wiz_0_0_1  {0.000 30.000}       60.000          16.667          
  clkfbout_Testing_HDMI_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0         30.676        0.000                      0                  146        0.201        0.000                      0                  146       19.500        0.000                       0                    91  
  clk_out2_Testing_HDMI_clk_wiz_0_0          1.585        0.000                      0                   39        0.235        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out3_Testing_HDMI_clk_wiz_0_0          3.048        0.000                      0                  735        0.090        0.000                      0                  735        4.500        0.000                       0                   424  
  clk_out4_Testing_HDMI_clk_wiz_0_0         56.337        0.000                      0                  147        0.287        0.000                      0                  147       29.500        0.000                       0                    53  
  clkfbout_Testing_HDMI_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.678        0.000                      0                  146        0.201        0.000                      0                  146       19.500        0.000                       0                    91  
  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.586        0.000                      0                   39        0.235        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out3_Testing_HDMI_clk_wiz_0_0_1        3.048        0.000                      0                  735        0.090        0.000                      0                  735        4.500        0.000                       0                   424  
  clk_out4_Testing_HDMI_clk_wiz_0_0_1       56.339        0.000                      0                  147        0.287        0.000                      0                  147       29.500        0.000                       0                    53  
  clkfbout_Testing_HDMI_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0          3.458        0.000                      0                   24        0.279        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0         30.676        0.000                      0                  146        0.111        0.000                      0                  146  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0          3.458        0.000                      0                   24        0.279        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0          1.247        0.000                      0                   30        0.130        0.000                      0                   30  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.249        0.000                      0                   30        0.132        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.585        0.000                      0                   39        0.172        0.000                      0                   39  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0          4.633        0.000                      0                   78        0.157        0.000                      0                   78  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          3.048        0.000                      0                  735        0.018        0.000                      0                  735  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          4.636        0.000                      0                   78        0.159        0.000                      0                   78  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out4_Testing_HDMI_clk_wiz_0_0         56.337        0.000                      0                  147        0.191        0.000                      0                  147  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.676        0.000                      0                  146        0.111        0.000                      0                  146  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1        3.460        0.000                      0                   24        0.281        0.000                      0                   24  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0_1        3.460        0.000                      0                   24        0.281        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.247        0.000                      0                   30        0.130        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.585        0.000                      0                   39        0.172        0.000                      0                   39  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.249        0.000                      0                   30        0.132        0.000                      0                   30  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        3.048        0.000                      0                  735        0.018        0.000                      0                  735  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.633        0.000                      0                   78        0.157        0.000                      0                   78  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.636        0.000                      0                   78        0.159        0.000                      0                   78  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out4_Testing_HDMI_clk_wiz_0_0_1       56.337        0.000                      0                  147        0.191        0.000                      0                  147  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.676ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 1.974ns (21.258%)  route 7.312ns (78.742%))
  Logic Levels:           8  (LUT3=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.150     6.503 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1/O
                         net (fo=1, routed)           0.452     6.955    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.328     7.283 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           1.022     8.305    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     8.429    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X112Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.607    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X112Y85        FDRE (Setup_fdre_C_D)        0.077    39.106    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 30.676    

Slack (MET) :             30.730ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.000ns (21.668%)  route 7.230ns (78.332%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I1_O)        0.124     6.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.802     7.279    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.152     7.431 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.591     8.022    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.352     8.374 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.374    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.607    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X111Y85        FDRE (Setup_fdre_C_D)        0.075    39.104    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.104    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 30.730    

Slack (MET) :             30.840ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 1.974ns (21.751%)  route 7.101ns (78.249%))
  Logic Levels:           8  (LUT3=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.150     6.503 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1/O
                         net (fo=1, routed)           0.452     6.955    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.328     7.283 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.812     8.095    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I4_O)        0.124     8.219 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.219    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X111Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.607    39.118    
                         clock uncertainty           -0.090    39.028    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)        0.031    39.059    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.059    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                 30.840    

Slack (MET) :             31.025ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 1.774ns (19.762%)  route 7.203ns (80.238%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.192     6.842    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I5_O)        0.124     6.966 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           1.001     7.967    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X108Y85        LUT5 (Prop_lut5_I3_O)        0.152     8.119 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.119    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.090    39.027    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.118    39.145    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.145    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 31.025    

Slack (MET) :             31.042ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 2.074ns (23.369%)  route 6.801ns (76.631%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.847     6.915    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.039 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.830     7.870    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y89        LUT5 (Prop_lut5_I3_O)        0.152     8.022 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.022    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.090    38.989    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.075    39.064    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 31.042    

Slack (MET) :             31.050ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 2.046ns (23.190%)  route 6.777ns (76.810%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.847     6.915    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.039 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.806     7.846    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I4_O)        0.124     7.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.970    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.090    38.989    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.031    39.020    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 31.050    

Slack (MET) :             31.158ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 1.976ns (22.438%)  route 6.831ns (77.562%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.862     5.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.995     6.818    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X109Y85        LUT5 (Prop_lut5_I2_O)        0.152     6.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.653     7.623    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y85        LUT3 (Prop_lut3_I0_O)        0.326     7.949 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.090    39.027    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.081    39.108    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 31.158    

Slack (MET) :             31.202ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.746ns (19.928%)  route 7.015ns (80.072%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.192     6.842    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I5_O)        0.124     6.966 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           0.814     7.780    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I2_O)        0.124     7.904 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.904    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.090    39.027    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.079    39.106    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 31.202    

Slack (MET) :             31.433ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 2.046ns (24.243%)  route 6.394ns (75.757%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.695     6.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I5_O)        0.124     6.887 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.575     7.462    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y89        LUT3 (Prop_lut3_I1_O)        0.124     7.586 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.586    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.090    38.989    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.031    39.020    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                 31.433    

Slack (MET) :             31.589ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 1.652ns (20.641%)  route 6.351ns (79.359%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.881     6.531    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y86        LUT4 (Prop_lut4_I3_O)        0.154     6.685 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.461     7.146    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.611    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y87        FDRE (Setup_fdre_C_D)       -0.296    38.735    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                 31.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.399%)  route 0.150ns (44.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.150    -0.309    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X108Y87        LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.264    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.901    -0.839    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.120    -0.464    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.935%)  route 0.135ns (42.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=6, routed)           0.135    -0.320    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.092    -0.488    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.611%)  route 0.174ns (48.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.281    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X112Y91        LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Testing_HDMI_i/HDMI_test_0/inst/CounterY[4]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.120    -0.460    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.326%)  route 0.176ns (48.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.176    -0.279    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X112Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X112Y90        FDRE (Hold_fdre_C_D)         0.121    -0.459    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.854%)  route 0.147ns (44.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.147    -0.308    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y89        LUT6 (Prop_lut6_I5_O)        0.045    -0.263 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X111Y89        FDRE (Hold_fdre_C_D)         0.092    -0.489    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.961%)  route 0.128ns (38.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.304    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.092    -0.488    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.934%)  route 0.152ns (42.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/Q
                         net (fo=10, routed)          0.152    -0.280    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]_0
    SLICE_X112Y93        LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.120    -0.475    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          0.141    -0.295    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y86        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[4]_i_1_n_0
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X111Y86        FDSE (Hold_fdse_C_D)         0.092    -0.492    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=7, routed)           0.168    -0.287    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y92        LUT4 (Prop_lut4_I0_O)        0.042    -0.245 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.107    -0.489    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.631    -0.600    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.330    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X108Y85        LUT6 (Prop_lut6_I1_O)        0.099    -0.231 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.900    -0.840    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.121    -0.479    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.580ns (31.829%)  route 1.242ns (68.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.538     0.964    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.607     3.119    
                         clock uncertainty           -0.063     3.055    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)       -0.058     2.997    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.997    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.580ns (32.738%)  route 1.192ns (67.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.192     0.791    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y88        LUT3 (Prop_lut3_I1_O)        0.124     0.915 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.915    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567     3.078    
                         clock uncertainty           -0.063     3.014    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     3.045    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.608ns (33.784%)  route 1.192ns (66.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.192     0.791    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y88        LUT3 (Prop_lut3_I1_O)        0.152     0.943 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.943    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567     3.078    
                         clock uncertainty           -0.063     3.014    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.075     3.089    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.748ns (42.642%)  route 1.006ns (57.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           1.006     0.571    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X110Y87        LUT3 (Prop_lut3_I2_O)        0.329     0.900 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.900    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.607     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.075     3.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.580ns (35.118%)  route 1.072ns (64.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.072     0.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124     0.795 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.795    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.607     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.031     3.087    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.087    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.746ns (43.983%)  route 0.950ns (56.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.950     0.513    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.327     0.840 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.840    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.607     3.121    
                         clock uncertainty           -0.063     3.057    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.075     3.132    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.132    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  2.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.159    -0.298    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.042    -0.256 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.107    -0.491    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.107    -0.364    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X110Y87        LUT3 (Prop_lut3_I2_O)        0.098    -0.266 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092    -0.506    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.164    -0.293    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.043    -0.232 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.107    -0.492    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.217%)  route 0.208ns (52.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.208    -0.249    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[4]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.045    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.092    -0.467    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT2 (Prop_lut2_I0_O)        0.042    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.107    -0.492    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.750%)  route 0.200ns (52.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.200    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.042    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.107    -0.492    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.327    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.098    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.092    -0.506    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.092    -0.507    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.231ns (59.300%)  route 0.159ns (40.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.159    -0.311    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[2]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.103    -0.208 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.107    -0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 3.104ns (44.859%)  route 3.816ns (55.141%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.987 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.987    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.083ns (44.691%)  route 3.816ns (55.309%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.966 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.966    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 3.009ns (44.091%)  route 3.816ns (55.909%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 2.993ns (43.960%)  route 3.816ns (56.040%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.876 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.876    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 2.990ns (43.935%)  route 3.816ns (56.065%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.873 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.873    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 2.969ns (43.761%)  route 3.816ns (56.239%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.852 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.852    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.895ns (43.141%)  route 3.816ns (56.859%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.879ns (43.005%)  route 3.816ns (56.995%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.762 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.762    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.876ns (42.980%)  route 3.816ns (57.020%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.759 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.759    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_6
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.609     8.440    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y96        FDRE (Setup_fdre_C_D)        0.062     9.034    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 2.855ns (42.800%)  route 3.816ns (57.200%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.738 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.738    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_4
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.609     8.440    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y96        FDRE (Setup_fdre_C_D)        0.062     9.034    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  3.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.471ns (81.914%)  route 0.104ns (18.086%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.020 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.020    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[17]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.484ns (82.314%)  route 0.104ns (17.686%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[19]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.507ns (82.979%)  route 0.104ns (17.021%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[18]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.509ns (83.035%)  route 0.104ns (16.965%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.018 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.018    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[20]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.511ns (83.090%)  route 0.104ns (16.910%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.020 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.020    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[21]
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.251ns (60.076%)  route 0.167ns (39.924%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/Q
                         net (fo=5, routed)           0.167    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[12]
    SLICE_X109Y99        LUT2 (Prop_lut2_I0_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[17]_i_4/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[17]_i_4_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.094 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[15]
    SLICE_X109Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.105    -0.225    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.262%)  route 0.228ns (61.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/Q
                         net (fo=1, routed)           0.228    -0.144    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[9]
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.053    -0.277    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.472ns (79.589%)  route 0.121ns (20.411%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/Q
                         net (fo=4, routed)           0.120    -0.334    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[1]
    SLICE_X109Y96        LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.289    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.174 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.135 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.135    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.096 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.096    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.057 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.056    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.002 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.002    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[18]
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.524ns (83.440%)  route 0.104ns (16.560%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[23]
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.483ns (79.961%)  route 0.121ns (20.039%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/Q
                         net (fo=4, routed)           0.120    -0.334    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[1]
    SLICE_X109Y96        LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.289    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.174 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.135 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.135    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.096 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.096    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.057 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.056    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.009 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.009    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[20]
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y100   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y98    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y97    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y97    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y98    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y98    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y95    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y93    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y93    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       56.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.447ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.439%)  route 2.300ns (76.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.691     0.214    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X100Y89        LUT4 (Prop_lut4_I2_O)        0.124     0.338 f  Testing_HDMI_i/clean_button_1/inst/down_press_i_4/O
                         net (fo=2, routed)           0.949     1.287    Testing_HDMI_i/clean_button_1/inst/down_press_i_4_n_0
    SLICE_X100Y91        LUT5 (Prop_lut5_I3_O)        0.124     1.411 r  Testing_HDMI_i/clean_button_1/inst/down_press_i_1/O
                         net (fo=17, routed)          0.660     2.070    Testing_HDMI_i/clean_button_1/inst/down_press0
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X101Y91        FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 56.447    

Slack (MET) :             56.447ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.439%)  route 2.300ns (76.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.691     0.214    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X100Y89        LUT4 (Prop_lut4_I2_O)        0.124     0.338 f  Testing_HDMI_i/clean_button_1/inst/down_press_i_4/O
                         net (fo=2, routed)           0.949     1.287    Testing_HDMI_i/clean_button_1/inst/down_press_i_4_n_0
    SLICE_X100Y91        LUT5 (Prop_lut5_I3_O)        0.124     1.411 r  Testing_HDMI_i/clean_button_1/inst/down_press_i_1/O
                         net (fo=17, routed)          0.660     2.070    Testing_HDMI_i/clean_button_1/inst/down_press0
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X101Y91        FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 56.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X102Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X102Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y91        FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X102Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X102Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y92        FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X102Y90        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y90        FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X102Y89        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X102Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X102Y89        FDSE (Hold_fdse_C_D)         0.134    -0.491    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X101Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X101Y91        FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y92        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X101Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X101Y92        FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.141    -0.484 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.315    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X101Y89        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.270    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.207 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X101Y89        FDSE (Hold_fdse_C_D)         0.105    -0.520    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y90        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X101Y90        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X101Y90        FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
    SLICE_X99Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X99Y91         FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X99Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X99Y92         FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y91    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y91    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y91    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X99Y91     Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.678ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 1.974ns (21.258%)  route 7.312ns (78.742%))
  Logic Levels:           8  (LUT3=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.150     6.503 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1/O
                         net (fo=1, routed)           0.452     6.955    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.328     7.283 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           1.022     8.305    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     8.429    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X112Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.607    39.119    
                         clock uncertainty           -0.088    39.031    
    SLICE_X112Y85        FDRE (Setup_fdre_C_D)        0.077    39.108    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 30.678    

Slack (MET) :             30.732ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.000ns (21.668%)  route 7.230ns (78.332%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I1_O)        0.124     6.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.802     7.279    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.152     7.431 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.591     8.022    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.352     8.374 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.374    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.607    39.119    
                         clock uncertainty           -0.088    39.031    
    SLICE_X111Y85        FDRE (Setup_fdre_C_D)        0.075    39.106    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 30.732    

Slack (MET) :             30.842ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 1.974ns (21.751%)  route 7.101ns (78.249%))
  Logic Levels:           8  (LUT3=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.150     6.503 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1/O
                         net (fo=1, routed)           0.452     6.955    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.328     7.283 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.812     8.095    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I4_O)        0.124     8.219 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.219    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X111Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.607    39.118    
                         clock uncertainty           -0.088    39.030    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)        0.031    39.061    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.061    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                 30.842    

Slack (MET) :             31.027ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 1.774ns (19.762%)  route 7.203ns (80.238%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.192     6.842    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I5_O)        0.124     6.966 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           1.001     7.967    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X108Y85        LUT5 (Prop_lut5_I3_O)        0.152     8.119 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.119    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.088    39.029    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.118    39.147    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.147    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 31.027    

Slack (MET) :             31.044ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 2.074ns (23.369%)  route 6.801ns (76.631%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.847     6.915    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.039 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.830     7.870    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y89        LUT5 (Prop_lut5_I3_O)        0.152     8.022 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.022    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.088    38.991    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.075    39.066    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.066    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 31.044    

Slack (MET) :             31.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 2.046ns (23.190%)  route 6.777ns (76.810%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.847     6.915    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.039 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.806     7.846    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I4_O)        0.124     7.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.970    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.088    38.991    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.031    39.022    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.022    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 31.052    

Slack (MET) :             31.160ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 1.976ns (22.438%)  route 6.831ns (77.562%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.862     5.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.995     6.818    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X109Y85        LUT5 (Prop_lut5_I2_O)        0.152     6.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.653     7.623    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y85        LUT3 (Prop_lut3_I0_O)        0.326     7.949 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.088    39.029    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.081    39.110    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.110    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 31.160    

Slack (MET) :             31.204ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.746ns (19.928%)  route 7.015ns (80.072%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.192     6.842    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I5_O)        0.124     6.966 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           0.814     7.780    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I2_O)        0.124     7.904 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.904    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.088    39.029    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.079    39.108    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 31.204    

Slack (MET) :             31.435ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 2.046ns (24.243%)  route 6.394ns (75.757%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.695     6.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I5_O)        0.124     6.887 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.575     7.462    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y89        LUT3 (Prop_lut3_I1_O)        0.124     7.586 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.586    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.088    38.991    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.031    39.022    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.022    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                 31.435    

Slack (MET) :             31.591ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 1.652ns (20.641%)  route 6.351ns (79.359%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.881     6.531    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y86        LUT4 (Prop_lut4_I3_O)        0.154     6.685 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.461     7.146    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.611    39.121    
                         clock uncertainty           -0.088    39.033    
    SLICE_X109Y87        FDRE (Setup_fdre_C_D)       -0.296    38.737    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.737    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                 31.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.399%)  route 0.150ns (44.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.150    -0.309    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X108Y87        LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.264    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.901    -0.839    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.120    -0.464    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.935%)  route 0.135ns (42.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=6, routed)           0.135    -0.320    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.092    -0.488    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.611%)  route 0.174ns (48.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.281    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X112Y91        LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Testing_HDMI_i/HDMI_test_0/inst/CounterY[4]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.120    -0.460    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.326%)  route 0.176ns (48.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.176    -0.279    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X112Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X112Y90        FDRE (Hold_fdre_C_D)         0.121    -0.459    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.854%)  route 0.147ns (44.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.147    -0.308    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y89        LUT6 (Prop_lut6_I5_O)        0.045    -0.263 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X111Y89        FDRE (Hold_fdre_C_D)         0.092    -0.489    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.961%)  route 0.128ns (38.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.304    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.092    -0.488    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.934%)  route 0.152ns (42.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/Q
                         net (fo=10, routed)          0.152    -0.280    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]_0
    SLICE_X112Y93        LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.120    -0.475    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          0.141    -0.295    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y86        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[4]_i_1_n_0
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X111Y86        FDSE (Hold_fdse_C_D)         0.092    -0.492    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=7, routed)           0.168    -0.287    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y92        LUT4 (Prop_lut4_I0_O)        0.042    -0.245 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.107    -0.489    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.631    -0.600    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.330    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X108Y85        LUT6 (Prop_lut6_I1_O)        0.099    -0.231 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.900    -0.840    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.121    -0.479    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y90    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y91    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.079    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.650    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.650    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.079    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.650    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.650    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.079    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.650    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.650    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.079    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.650    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.650    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.580ns (31.829%)  route 1.242ns (68.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.538     0.964    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.607     3.119    
                         clock uncertainty           -0.063     3.056    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)       -0.058     2.998    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.580ns (32.738%)  route 1.192ns (67.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.192     0.791    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y88        LUT3 (Prop_lut3_I1_O)        0.124     0.915 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.915    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567     3.078    
                         clock uncertainty           -0.063     3.015    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     3.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.046    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.608ns (33.784%)  route 1.192ns (66.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.192     0.791    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y88        LUT3 (Prop_lut3_I1_O)        0.152     0.943 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.943    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567     3.078    
                         clock uncertainty           -0.063     3.015    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.075     3.090    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.748ns (42.642%)  route 1.006ns (57.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           1.006     0.571    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X110Y87        LUT3 (Prop_lut3_I2_O)        0.329     0.900 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.900    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.607     3.120    
                         clock uncertainty           -0.063     3.057    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.075     3.132    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          3.132    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.580ns (35.118%)  route 1.072ns (64.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.072     0.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124     0.795 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.795    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.607     3.120    
                         clock uncertainty           -0.063     3.057    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.031     3.088    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.088    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.746ns (43.983%)  route 0.950ns (56.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.950     0.513    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.327     0.840 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.840    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.607     3.121    
                         clock uncertainty           -0.063     3.058    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.075     3.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  2.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.159    -0.298    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.042    -0.256 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.107    -0.491    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.107    -0.364    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X110Y87        LUT3 (Prop_lut3_I2_O)        0.098    -0.266 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092    -0.506    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.164    -0.293    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.043    -0.232 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.107    -0.492    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.217%)  route 0.208ns (52.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.208    -0.249    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[4]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.045    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.092    -0.467    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT2 (Prop_lut2_I0_O)        0.042    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.107    -0.492    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.750%)  route 0.200ns (52.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.200    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.042    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.107    -0.492    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.327    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.098    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.092    -0.506    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.092    -0.507    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.231ns (59.300%)  route 0.159ns (40.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.159    -0.311    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[2]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.103    -0.208 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.236    -0.597    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.107    -0.490    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y84    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 3.104ns (44.859%)  route 3.816ns (55.141%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.987 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.987    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.071     8.974    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.036    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.083ns (44.691%)  route 3.816ns (55.309%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.966 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.966    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.071     8.974    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.036    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 3.009ns (44.091%)  route 3.816ns (55.909%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.071     8.974    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.036    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 2.993ns (43.960%)  route 3.816ns (56.040%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.876 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.876    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.071     8.974    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.036    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 2.990ns (43.935%)  route 3.816ns (56.065%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.873 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.873    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.071     8.974    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.036    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 2.969ns (43.761%)  route 3.816ns (56.239%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.852 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.852    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.071     8.974    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.036    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.895ns (43.141%)  route 3.816ns (56.859%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.071     8.974    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.036    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.879ns (43.005%)  route 3.816ns (56.995%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.762 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.762    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.071     8.974    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.036    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.876ns (42.980%)  route 3.816ns (57.020%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.759 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.759    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_6
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.609     8.440    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.071     8.973    
    SLICE_X105Y96        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 2.855ns (42.800%)  route 3.816ns (57.200%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.738 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.738    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_4
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.609     8.440    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.071     8.973    
    SLICE_X105Y96        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  3.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.471ns (81.914%)  route 0.104ns (18.086%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.020 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.020    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[17]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.484ns (82.314%)  route 0.104ns (17.686%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[19]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.507ns (82.979%)  route 0.104ns (17.021%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[18]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.509ns (83.035%)  route 0.104ns (16.965%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.018 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.018    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[20]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.511ns (83.090%)  route 0.104ns (16.910%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.020 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.020    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[21]
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.251ns (60.076%)  route 0.167ns (39.924%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/Q
                         net (fo=5, routed)           0.167    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[12]
    SLICE_X109Y99        LUT2 (Prop_lut2_I0_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[17]_i_4/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[17]_i_4_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.094 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[15]
    SLICE_X109Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.105    -0.225    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.262%)  route 0.228ns (61.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/Q
                         net (fo=1, routed)           0.228    -0.144    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[9]
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/C
                         clock pessimism              0.504    -0.330    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.053    -0.277    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.472ns (79.589%)  route 0.121ns (20.411%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/Q
                         net (fo=4, routed)           0.120    -0.334    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[1]
    SLICE_X109Y96        LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.289    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.174 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.135 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.135    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.096 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.096    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.057 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.056    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.002 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.002    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[18]
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.524ns (83.440%)  route 0.104ns (16.560%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[23]
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.134    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.483ns (79.961%)  route 0.121ns (20.039%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/Q
                         net (fo=4, routed)           0.120    -0.334    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[1]
    SLICE_X109Y96        LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.289    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.174 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.135 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.135    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.096 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.096    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.057 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.056    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.009 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.009    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[20]
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y100   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y98    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y97    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y97    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y98    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y98    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y95    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y93    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y93    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y102   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y96    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y101   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       56.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.339ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.094    58.949    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.520    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.520    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.339    

Slack (MET) :             56.339ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.094    58.949    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.520    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.520    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.339    

Slack (MET) :             56.339ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.094    58.949    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.520    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.520    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.339    

Slack (MET) :             56.339ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.094    58.949    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.520    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.520    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.339    

Slack (MET) :             56.399ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.094    58.949    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.425    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.425    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.399    

Slack (MET) :             56.399ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.094    58.949    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.425    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.425    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.399    

Slack (MET) :             56.399ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.094    58.949    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.425    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.425    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.399    

Slack (MET) :             56.399ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.094    58.949    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.425    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.425    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.399    

Slack (MET) :             56.449ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.439%)  route 2.300ns (76.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.691     0.214    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X100Y89        LUT4 (Prop_lut4_I2_O)        0.124     0.338 f  Testing_HDMI_i/clean_button_1/inst/down_press_i_4/O
                         net (fo=2, routed)           0.949     1.287    Testing_HDMI_i/clean_button_1/inst/down_press_i_4_n_0
    SLICE_X100Y91        LUT5 (Prop_lut5_I3_O)        0.124     1.411 r  Testing_HDMI_i/clean_button_1/inst/down_press_i_1/O
                         net (fo=17, routed)          0.660     2.070    Testing_HDMI_i/clean_button_1/inst/down_press0
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.094    58.949    
    SLICE_X101Y91        FDSE (Setup_fdse_C_S)       -0.429    58.520    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.520    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 56.449    

Slack (MET) :             56.449ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.439%)  route 2.300ns (76.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.691     0.214    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X100Y89        LUT4 (Prop_lut4_I2_O)        0.124     0.338 f  Testing_HDMI_i/clean_button_1/inst/down_press_i_4/O
                         net (fo=2, routed)           0.949     1.287    Testing_HDMI_i/clean_button_1/inst/down_press_i_4_n_0
    SLICE_X100Y91        LUT5 (Prop_lut5_I3_O)        0.124     1.411 r  Testing_HDMI_i/clean_button_1/inst/down_press_i_1/O
                         net (fo=17, routed)          0.660     2.070    Testing_HDMI_i/clean_button_1/inst/down_press0
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.094    58.949    
    SLICE_X101Y91        FDSE (Setup_fdse_C_S)       -0.429    58.520    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.520    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 56.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X102Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X102Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y91        FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X102Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X102Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y92        FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X102Y90        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y90        FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X102Y89        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X102Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X102Y89        FDSE (Hold_fdse_C_D)         0.134    -0.491    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X101Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X101Y91        FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y92        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X101Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X101Y92        FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.141    -0.484 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.315    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X101Y89        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.270    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.207 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X101Y89        FDSE (Hold_fdse_C_D)         0.105    -0.520    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y90        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X101Y90        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X101Y90        FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
    SLICE_X99Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X99Y91         FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X99Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X99Y92         FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X101Y91    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y91    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y91    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X99Y91     Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y89    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X101Y90    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.677ns  (logic 1.102ns (19.412%)  route 4.575ns (80.588%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.708    34.822    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.210    38.549    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.269    38.280    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -34.822    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.645ns  (logic 1.102ns (19.523%)  route 4.543ns (80.477%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.676    34.789    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.210    38.549    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.283    38.266    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                         -34.789    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.656ns  (logic 1.102ns (19.483%)  route 4.554ns (80.517%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.688    34.801    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.210    38.549    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.260    38.289    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                         -34.801    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.809ns  (logic 1.076ns (18.522%)  route 4.733ns (81.478%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.124    34.087 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.867    34.954    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[5]
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)       -0.045    38.506    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]
  -------------------------------------------------------------------
                         required time                         38.506    
                         arrival time                         -34.954    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.520ns  (logic 1.102ns (19.964%)  route 4.418ns (80.036%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.551    34.664    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.283    38.268    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -34.664    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.528ns  (logic 1.102ns (19.935%)  route 4.426ns (80.065%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.560    34.673    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.210    38.549    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.263    38.286    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                         -34.673    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.518ns  (logic 1.102ns (19.973%)  route 4.416ns (80.027%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.549    34.662    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.210    38.553    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.260    38.293    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.293    
                         arrival time                         -34.662    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.496ns  (logic 1.102ns (20.050%)  route 4.394ns (79.950%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.528    34.641    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.764    
                         clock uncertainty           -0.210    38.554    
    SLICE_X111Y89        FDRE (Setup_fdre_C_D)       -0.264    38.290    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                         -34.641    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.441ns  (logic 1.102ns (20.252%)  route 4.339ns (79.748%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.879    33.961    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.150    34.111 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.475    34.586    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)       -0.275    38.276    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                         -34.586    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.620ns  (logic 1.076ns (19.146%)  route 4.544ns (80.854%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.124    34.087 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.677    34.765    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[3]
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)       -0.031    38.520    Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                         -34.765    
  -------------------------------------------------------------------
                         slack                                  3.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.231ns (25.179%)  route 0.686ns (74.821%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.000     0.320    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.100     0.041    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.276ns (26.406%)  route 0.769ns (73.594%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.132     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.059    -0.001    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.231ns (21.265%)  route 0.855ns (78.735%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.169     0.489    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.010    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.276ns (25.549%)  route 0.804ns (74.451%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.167     0.484    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.052    -0.008    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.231ns (20.682%)  route 0.886ns (79.318%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.200     0.520    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.066     0.009    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.231ns (20.599%)  route 0.890ns (79.401%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.204     0.524    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.010    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.231ns (21.663%)  route 0.835ns (78.337%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.149     0.469    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.003    -0.056    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.295%)  route 0.907ns (79.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.221     0.541    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.071     0.014    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.295%)  route 0.907ns (79.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.221     0.541    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.068     0.011    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.276ns (24.383%)  route 0.856ns (75.617%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.218     0.536    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.901    -0.839    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.210    -0.062    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.063     0.001    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.534    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.676ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 1.974ns (21.258%)  route 7.312ns (78.742%))
  Logic Levels:           8  (LUT3=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.150     6.503 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1/O
                         net (fo=1, routed)           0.452     6.955    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.328     7.283 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           1.022     8.305    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     8.429    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X112Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.607    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X112Y85        FDRE (Setup_fdre_C_D)        0.077    39.106    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 30.676    

Slack (MET) :             30.730ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.000ns (21.668%)  route 7.230ns (78.332%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I1_O)        0.124     6.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.802     7.279    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.152     7.431 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.591     8.022    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.352     8.374 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.374    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.607    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X111Y85        FDRE (Setup_fdre_C_D)        0.075    39.104    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.104    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 30.730    

Slack (MET) :             30.840ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 1.974ns (21.751%)  route 7.101ns (78.249%))
  Logic Levels:           8  (LUT3=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.150     6.503 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1/O
                         net (fo=1, routed)           0.452     6.955    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.328     7.283 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.812     8.095    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I4_O)        0.124     8.219 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.219    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X111Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.607    39.118    
                         clock uncertainty           -0.090    39.028    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)        0.031    39.059    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.059    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                 30.840    

Slack (MET) :             31.025ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 1.774ns (19.762%)  route 7.203ns (80.238%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.192     6.842    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I5_O)        0.124     6.966 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           1.001     7.967    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X108Y85        LUT5 (Prop_lut5_I3_O)        0.152     8.119 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.119    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.090    39.027    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.118    39.145    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.145    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 31.025    

Slack (MET) :             31.042ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 2.074ns (23.369%)  route 6.801ns (76.631%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.847     6.915    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.039 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.830     7.870    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y89        LUT5 (Prop_lut5_I3_O)        0.152     8.022 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.022    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.090    38.989    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.075    39.064    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 31.042    

Slack (MET) :             31.050ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 2.046ns (23.190%)  route 6.777ns (76.810%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.847     6.915    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.039 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.806     7.846    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I4_O)        0.124     7.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.970    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.090    38.989    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.031    39.020    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 31.050    

Slack (MET) :             31.158ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 1.976ns (22.438%)  route 6.831ns (77.562%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.862     5.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.995     6.818    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X109Y85        LUT5 (Prop_lut5_I2_O)        0.152     6.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.653     7.623    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y85        LUT3 (Prop_lut3_I0_O)        0.326     7.949 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.090    39.027    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.081    39.108    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 31.158    

Slack (MET) :             31.202ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.746ns (19.928%)  route 7.015ns (80.072%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.192     6.842    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I5_O)        0.124     6.966 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           0.814     7.780    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I2_O)        0.124     7.904 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.904    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.090    39.027    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.079    39.106    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 31.202    

Slack (MET) :             31.433ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 2.046ns (24.243%)  route 6.394ns (75.757%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.695     6.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I5_O)        0.124     6.887 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.575     7.462    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y89        LUT3 (Prop_lut3_I1_O)        0.124     7.586 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.586    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.090    38.989    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.031    39.020    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                 31.433    

Slack (MET) :             31.589ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 1.652ns (20.641%)  route 6.351ns (79.359%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.881     6.531    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y86        LUT4 (Prop_lut4_I3_O)        0.154     6.685 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.461     7.146    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.611    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y87        FDRE (Setup_fdre_C_D)       -0.296    38.735    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                 31.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.399%)  route 0.150ns (44.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.150    -0.309    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X108Y87        LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.264    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.901    -0.839    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.090    -0.494    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.120    -0.374    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.935%)  route 0.135ns (42.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=6, routed)           0.135    -0.320    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.090    -0.490    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.092    -0.398    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.611%)  route 0.174ns (48.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.281    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X112Y91        LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Testing_HDMI_i/HDMI_test_0/inst/CounterY[4]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.090    -0.490    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.120    -0.370    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.326%)  route 0.176ns (48.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.176    -0.279    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X112Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.090    -0.490    
    SLICE_X112Y90        FDRE (Hold_fdre_C_D)         0.121    -0.369    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.854%)  route 0.147ns (44.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.147    -0.308    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y89        LUT6 (Prop_lut6_I5_O)        0.045    -0.263 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.090    -0.491    
    SLICE_X111Y89        FDRE (Hold_fdre_C_D)         0.092    -0.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.961%)  route 0.128ns (38.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.304    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.090    -0.490    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.092    -0.398    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.934%)  route 0.152ns (42.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/Q
                         net (fo=10, routed)          0.152    -0.280    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]_0
    SLICE_X112Y93        LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.090    -0.505    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.120    -0.385    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          0.141    -0.295    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y86        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[4]_i_1_n_0
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.090    -0.494    
    SLICE_X111Y86        FDSE (Hold_fdse_C_D)         0.092    -0.402    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=7, routed)           0.168    -0.287    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y92        LUT4 (Prop_lut4_I0_O)        0.042    -0.245 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.090    -0.506    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.107    -0.399    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.631    -0.600    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.330    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X108Y85        LUT6 (Prop_lut6_I1_O)        0.099    -0.231 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.900    -0.840    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.090    -0.510    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.121    -0.389    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.677ns  (logic 1.102ns (19.412%)  route 4.575ns (80.588%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.708    34.822    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.210    38.549    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.269    38.280    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -34.822    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.645ns  (logic 1.102ns (19.523%)  route 4.543ns (80.477%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.676    34.789    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.210    38.549    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.283    38.266    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                         -34.789    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.656ns  (logic 1.102ns (19.483%)  route 4.554ns (80.517%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.688    34.801    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.210    38.549    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.260    38.289    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                         -34.801    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.809ns  (logic 1.076ns (18.522%)  route 4.733ns (81.478%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.124    34.087 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.867    34.954    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[5]
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)       -0.045    38.506    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]
  -------------------------------------------------------------------
                         required time                         38.506    
                         arrival time                         -34.954    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.520ns  (logic 1.102ns (19.964%)  route 4.418ns (80.036%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.551    34.664    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.283    38.268    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -34.664    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.528ns  (logic 1.102ns (19.935%)  route 4.426ns (80.065%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.560    34.673    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.210    38.549    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.263    38.286    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                         -34.673    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.518ns  (logic 1.102ns (19.973%)  route 4.416ns (80.027%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.549    34.662    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.210    38.553    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.260    38.293    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.293    
                         arrival time                         -34.662    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.496ns  (logic 1.102ns (20.050%)  route 4.394ns (79.950%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.528    34.641    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.764    
                         clock uncertainty           -0.210    38.554    
    SLICE_X111Y89        FDRE (Setup_fdre_C_D)       -0.264    38.290    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                         -34.641    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.441ns  (logic 1.102ns (20.252%)  route 4.339ns (79.748%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.879    33.961    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.150    34.111 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.475    34.586    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)       -0.275    38.276    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.276    
                         arrival time                         -34.586    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.620ns  (logic 1.076ns (19.146%)  route 4.544ns (80.854%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.124    34.087 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.677    34.765    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[3]
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)       -0.031    38.520    Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                         -34.765    
  -------------------------------------------------------------------
                         slack                                  3.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.231ns (25.179%)  route 0.686ns (74.821%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.000     0.320    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.100     0.041    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.276ns (26.406%)  route 0.769ns (73.594%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.132     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.059    -0.001    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.231ns (21.265%)  route 0.855ns (78.735%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.169     0.489    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.010    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.276ns (25.549%)  route 0.804ns (74.451%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.167     0.484    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.052    -0.008    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.231ns (20.682%)  route 0.886ns (79.318%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.200     0.520    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.066     0.009    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.231ns (20.599%)  route 0.890ns (79.401%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.204     0.524    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.010    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.231ns (21.663%)  route 0.835ns (78.337%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.149     0.469    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.003    -0.056    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.295%)  route 0.907ns (79.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.221     0.541    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.071     0.014    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.295%)  route 0.907ns (79.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.221     0.541    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.068     0.011    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.276ns (24.383%)  route 0.856ns (75.617%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.218     0.536    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.901    -0.839    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.210    -0.062    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.063     0.001    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.534    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.718ns (32.810%)  route 1.470ns (67.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.470     1.036    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299     1.335 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.335    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.210     2.550    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.032     2.582    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.745ns (33.831%)  route 1.457ns (66.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDSE (Prop_fdse_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.457     1.020    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X110Y86        LUT2 (Prop_lut2_I1_O)        0.326     1.346 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.346    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.718ns (33.352%)  route 1.435ns (66.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.435     0.999    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.299     1.298 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.298    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.210     2.550    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     2.581    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.580ns (26.909%)  route 1.575ns (73.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.575     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.301    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.210     2.553    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.032     2.585    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.585    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.606ns (27.808%)  route 1.573ns (72.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.573     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.150     1.322 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.322    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.075     2.627    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.627    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.773ns (36.323%)  route 1.355ns (63.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.355     0.976    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.295     1.271 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.031     2.583    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.583    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.670ns (31.097%)  route 1.485ns (68.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.485     1.145    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.152     1.297 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.297    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.210     2.553    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.580ns (27.822%)  route 1.505ns (72.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.505     1.107    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.231 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.210     2.550    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     2.581    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.295%)  route 1.470ns (71.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.470     1.073    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.210     2.553    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.031     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.580ns (28.366%)  route 1.465ns (71.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.465     1.067    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.210     2.553    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.029     2.582    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                  1.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.185ns (23.791%)  route 0.593ns (76.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.593     0.134    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.044     0.178 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.178    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.912%)  route 0.592ns (76.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.592     0.134    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.045     0.179 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.179    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.246ns (32.151%)  route 0.519ns (67.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.519     0.068    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.098     0.166 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092     0.033    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.297%)  route 0.580ns (75.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.580     0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X110Y86        LUT3 (Prop_lut3_I0_O)        0.045     0.166 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.091     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.226ns (28.896%)  route 0.556ns (71.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.556     0.085    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X110Y86        LUT2 (Prop_lut2_I1_O)        0.098     0.183 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.107     0.047    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.661%)  route 0.575ns (73.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.575     0.142    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.187 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.107     0.050    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.230ns (29.238%)  route 0.557ns (70.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.557     0.085    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.102     0.187 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.107     0.047    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.144%)  route 0.584ns (75.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.584     0.128    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.173 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.173    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.091     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.224ns (28.208%)  route 0.570ns (71.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.570     0.099    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.096     0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.226ns (28.690%)  route 0.562ns (71.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.562     0.090    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X110Y87        LUT2 (Prop_lut2_I1_O)        0.098     0.188 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092     0.033    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.718ns (32.810%)  route 1.470ns (67.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.470     1.036    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299     1.335 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.335    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.208     2.552    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.032     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.745ns (33.831%)  route 1.457ns (66.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDSE (Prop_fdse_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.457     1.020    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X110Y86        LUT2 (Prop_lut2_I1_O)        0.326     1.346 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.346    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.718ns (33.352%)  route 1.435ns (66.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.435     0.999    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.299     1.298 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.298    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.208     2.552    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     2.583    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.583    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.580ns (26.909%)  route 1.575ns (73.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.575     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.301    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.208     2.555    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.032     2.587    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.587    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.606ns (27.808%)  route 1.573ns (72.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.573     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.150     1.322 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.322    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.075     2.629    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.629    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.773ns (36.323%)  route 1.355ns (63.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.355     0.976    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.295     1.271 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.031     2.585    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.585    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.670ns (31.097%)  route 1.485ns (68.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.485     1.145    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.152     1.297 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.297    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.208     2.555    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.075     2.630    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.630    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.580ns (27.822%)  route 1.505ns (72.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.505     1.107    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.231 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.208     2.552    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     2.583    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.583    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.295%)  route 1.470ns (71.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.470     1.073    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.208     2.555    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.031     2.586    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.586    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.580ns (28.366%)  route 1.465ns (71.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.465     1.067    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.208     2.555    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.029     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                  1.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.185ns (23.791%)  route 0.593ns (76.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.593     0.134    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.044     0.178 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.178    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.912%)  route 0.592ns (76.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.592     0.134    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.045     0.179 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.179    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.246ns (32.151%)  route 0.519ns (67.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.519     0.068    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.098     0.166 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.297%)  route 0.580ns (75.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.580     0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X110Y86        LUT3 (Prop_lut3_I0_O)        0.045     0.166 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.091     0.029    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.226ns (28.896%)  route 0.556ns (71.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.556     0.085    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X110Y86        LUT2 (Prop_lut2_I1_O)        0.098     0.183 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.107     0.045    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.661%)  route 0.575ns (73.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.575     0.142    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.187 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.230ns (29.238%)  route 0.557ns (70.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.557     0.085    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.102     0.187 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.107     0.045    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.144%)  route 0.584ns (75.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.584     0.128    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.173 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.173    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.091     0.029    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.224ns (28.208%)  route 0.570ns (71.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.570     0.099    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.096     0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.226ns (28.690%)  route 0.562ns (71.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.562     0.090    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X110Y87        LUT2 (Prop_lut2_I1_O)        0.098     0.188 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.580ns (31.829%)  route 1.242ns (68.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.538     0.964    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.607     3.119    
                         clock uncertainty           -0.063     3.055    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)       -0.058     2.997    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.997    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.580ns (32.738%)  route 1.192ns (67.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.192     0.791    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y88        LUT3 (Prop_lut3_I1_O)        0.124     0.915 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.915    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567     3.078    
                         clock uncertainty           -0.063     3.014    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     3.045    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.608ns (33.784%)  route 1.192ns (66.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.192     0.791    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y88        LUT3 (Prop_lut3_I1_O)        0.152     0.943 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.943    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567     3.078    
                         clock uncertainty           -0.063     3.014    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.075     3.089    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.748ns (42.642%)  route 1.006ns (57.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           1.006     0.571    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X110Y87        LUT3 (Prop_lut3_I2_O)        0.329     0.900 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.900    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.607     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.075     3.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.580ns (35.118%)  route 1.072ns (64.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.072     0.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124     0.795 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.795    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.607     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.031     3.087    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.087    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.746ns (43.983%)  route 0.950ns (56.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.950     0.513    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.327     0.840 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.840    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.607     3.121    
                         clock uncertainty           -0.063     3.057    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.075     3.132    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.132    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  2.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.159    -0.298    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.042    -0.256 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.107    -0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.107    -0.364    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X110Y87        LUT3 (Prop_lut3_I2_O)        0.098    -0.266 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092    -0.443    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.164    -0.293    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.092    -0.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.043    -0.232 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.107    -0.429    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.217%)  route 0.208ns (52.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.208    -0.249    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[4]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.045    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.274    -0.559    
                         clock uncertainty            0.063    -0.496    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.092    -0.404    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT2 (Prop_lut2_I0_O)        0.042    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.107    -0.429    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.750%)  route 0.200ns (52.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.200    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.042    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.107    -0.429    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.327    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.098    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.092    -0.443    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.092    -0.444    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.231ns (59.300%)  route 0.159ns (40.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.159    -0.311    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[2]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.103    -0.208 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.107    -0.427    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 2.240ns (46.326%)  route 2.595ns (53.674%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     3.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.219ns (46.092%)  route 2.595ns (53.908%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.881 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     3.881    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.145ns (45.250%)  route 2.595ns (54.750%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.807 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     3.807    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.129ns (45.065%)  route 2.595ns (54.935%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.791 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     3.791    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.126ns (45.030%)  route 2.595ns (54.970%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.704ns (14.662%)  route 4.098ns (85.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           1.505     1.027    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y90        LUT4 (Prop_lut4_I2_O)        0.124     1.151 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.593     3.744    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X108Y94        LUT6 (Prop_lut6_I4_O)        0.124     3.868 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[10]_i_1/O
                         net (fo=1, routed)           0.000     3.868    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[10]_i_1_n_0
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.683     8.514    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/C
                         clock pessimism              0.249     8.763    
                         clock uncertainty           -0.216     8.546    
    SLICE_X108Y94        FDRE (Setup_fdre_C_D)        0.081     8.627    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 2.105ns (44.784%)  route 2.595ns (55.216%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.767 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.767    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.996ns (20.835%)  route 3.784ns (79.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.748    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X106Y91        LUT5 (Prop_lut5_I3_O)        0.152     1.900 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3/O
                         net (fo=12, routed)          1.621     3.521    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I0_O)        0.326     3.847 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[3]_i_1/O
                         net (fo=1, routed)           0.000     3.847    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[3]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.682     8.513    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/C
                         clock pessimism              0.249     8.762    
                         clock uncertainty           -0.216     8.545    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.081     8.626    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]
  -------------------------------------------------------------------
                         required time                          8.626    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 2.031ns (43.901%)  route 2.595ns (56.099%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.693 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.693    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 2.015ns (43.706%)  route 2.595ns (56.294%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.677 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.677    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  4.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.256ns (30.599%)  route 0.581ns (69.401%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.212 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.212    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[0]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.291ns (33.385%)  route 0.581ns (66.615%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.247 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.247    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[1]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.331ns (36.308%)  route 0.581ns (63.692%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[2]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.231ns (24.601%)  route 0.708ns (75.399%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.263     0.270    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X108Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.315 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.216    -0.052    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.069    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.351ns (37.675%)  route 0.581ns (62.325%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.307 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.307    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[3]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.231ns (25.011%)  route 0.693ns (74.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.248     0.254    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]_i_1/O
                         net (fo=1, routed)           0.000     0.299    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]_i_1_n_0
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.216    -0.052    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.092     0.040    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.290ns (30.867%)  route 0.650ns (69.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.042     0.004 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3/O
                         net (fo=12, routed)          0.205     0.208    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I0_O)        0.107     0.315 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1_n_0
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.216    -0.052    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.092     0.040    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.384ns (39.808%)  route 0.581ns (60.192%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[4]
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y92        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.231ns (23.609%)  route 0.747ns (76.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.302     0.309    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.216    -0.052    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.120     0.068    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.397ns (40.608%)  route 0.581ns (59.392%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[6]
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y92        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 3.104ns (44.859%)  route 3.816ns (55.141%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.987 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.987    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.083ns (44.691%)  route 3.816ns (55.309%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.966 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.966    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 3.009ns (44.091%)  route 3.816ns (55.909%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 2.993ns (43.960%)  route 3.816ns (56.040%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.876 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.876    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 2.990ns (43.935%)  route 3.816ns (56.065%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.873 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.873    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 2.969ns (43.761%)  route 3.816ns (56.239%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.852 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.852    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.895ns (43.141%)  route 3.816ns (56.859%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.879ns (43.005%)  route 3.816ns (56.995%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.762 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.762    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.876ns (42.980%)  route 3.816ns (57.020%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.759 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.759    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_6
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.609     8.440    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y96        FDRE (Setup_fdre_C_D)        0.062     9.034    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 2.855ns (42.800%)  route 3.816ns (57.200%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.738 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.738    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_4
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.609     8.440    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y96        FDRE (Setup_fdre_C_D)        0.062     9.034    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  3.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.471ns (81.914%)  route 0.104ns (18.086%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.020 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.020    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[17]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.484ns (82.314%)  route 0.104ns (17.686%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[19]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.507ns (82.979%)  route 0.104ns (17.021%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[18]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.509ns (83.035%)  route 0.104ns (16.965%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.018 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.018    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[20]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.511ns (83.090%)  route 0.104ns (16.910%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.020 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.020    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[21]
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.251ns (60.076%)  route 0.167ns (39.924%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/Q
                         net (fo=5, routed)           0.167    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[12]
    SLICE_X109Y99        LUT2 (Prop_lut2_I0_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[17]_i_4/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[17]_i_4_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.094 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[15]
    SLICE_X109Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.072    -0.258    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.105    -0.153    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.262%)  route 0.228ns (61.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/Q
                         net (fo=1, routed)           0.228    -0.144    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[9]
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.072    -0.258    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.053    -0.205    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.472ns (79.589%)  route 0.121ns (20.411%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/Q
                         net (fo=4, routed)           0.120    -0.334    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[1]
    SLICE_X109Y96        LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.289    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.174 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.135 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.135    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.096 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.096    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.057 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.056    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.002 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.002    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[18]
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.524ns (83.440%)  route 0.104ns (16.560%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[23]
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.483ns (79.961%)  route 0.121ns (20.039%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/Q
                         net (fo=4, routed)           0.120    -0.334    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[1]
    SLICE_X109Y96        LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.289    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.174 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.135 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.135    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.096 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.096    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.057 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.056    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.009 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.009    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[20]
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 2.240ns (46.326%)  route 2.595ns (53.674%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     3.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.219ns (46.092%)  route 2.595ns (53.908%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.881 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     3.881    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.145ns (45.250%)  route 2.595ns (54.750%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.807 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     3.807    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.129ns (45.065%)  route 2.595ns (54.935%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.791 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     3.791    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.126ns (45.030%)  route 2.595ns (54.970%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.704ns (14.662%)  route 4.098ns (85.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           1.505     1.027    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y90        LUT4 (Prop_lut4_I2_O)        0.124     1.151 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.593     3.744    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X108Y94        LUT6 (Prop_lut6_I4_O)        0.124     3.868 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[10]_i_1/O
                         net (fo=1, routed)           0.000     3.868    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[10]_i_1_n_0
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.683     8.514    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/C
                         clock pessimism              0.249     8.763    
                         clock uncertainty           -0.214     8.549    
    SLICE_X108Y94        FDRE (Setup_fdre_C_D)        0.081     8.630    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 2.105ns (44.784%)  route 2.595ns (55.216%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.767 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.767    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.996ns (20.835%)  route 3.784ns (79.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.748    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X106Y91        LUT5 (Prop_lut5_I3_O)        0.152     1.900 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3/O
                         net (fo=12, routed)          1.621     3.521    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I0_O)        0.326     3.847 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[3]_i_1/O
                         net (fo=1, routed)           0.000     3.847    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[3]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.682     8.513    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/C
                         clock pessimism              0.249     8.762    
                         clock uncertainty           -0.214     8.548    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.081     8.629    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 2.031ns (43.901%)  route 2.595ns (56.099%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.693 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.693    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 2.015ns (43.706%)  route 2.595ns (56.294%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.677 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.677    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  4.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.256ns (30.599%)  route 0.581ns (69.401%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.212 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.212    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[0]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.291ns (33.385%)  route 0.581ns (66.615%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.247 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.247    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[1]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.331ns (36.308%)  route 0.581ns (63.692%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[2]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.231ns (24.601%)  route 0.708ns (75.399%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.263     0.270    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X108Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.315 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.214    -0.055    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.066    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.351ns (37.675%)  route 0.581ns (62.325%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.307 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.307    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[3]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.231ns (25.011%)  route 0.693ns (74.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.248     0.254    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]_i_1/O
                         net (fo=1, routed)           0.000     0.299    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]_i_1_n_0
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.214    -0.055    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.092     0.037    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.290ns (30.867%)  route 0.650ns (69.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.042     0.004 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3/O
                         net (fo=12, routed)          0.205     0.208    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I0_O)        0.107     0.315 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1_n_0
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.214    -0.055    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.092     0.037    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.384ns (39.808%)  route 0.581ns (60.192%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[4]
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y92        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.231ns (23.609%)  route 0.747ns (76.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.302     0.309    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.214    -0.055    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.120     0.065    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.397ns (40.608%)  route 0.581ns (59.392%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[6]
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y92        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       56.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.447ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.439%)  route 2.300ns (76.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.691     0.214    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X100Y89        LUT4 (Prop_lut4_I2_O)        0.124     0.338 f  Testing_HDMI_i/clean_button_1/inst/down_press_i_4/O
                         net (fo=2, routed)           0.949     1.287    Testing_HDMI_i/clean_button_1/inst/down_press_i_4_n_0
    SLICE_X100Y91        LUT5 (Prop_lut5_I3_O)        0.124     1.411 r  Testing_HDMI_i/clean_button_1/inst/down_press_i_1/O
                         net (fo=17, routed)          0.660     2.070    Testing_HDMI_i/clean_button_1/inst/down_press0
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X101Y91        FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 56.447    

Slack (MET) :             56.447ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.439%)  route 2.300ns (76.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.691     0.214    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X100Y89        LUT4 (Prop_lut4_I2_O)        0.124     0.338 f  Testing_HDMI_i/clean_button_1/inst/down_press_i_4/O
                         net (fo=2, routed)           0.949     1.287    Testing_HDMI_i/clean_button_1/inst/down_press_i_4_n_0
    SLICE_X100Y91        LUT5 (Prop_lut5_I3_O)        0.124     1.411 r  Testing_HDMI_i/clean_button_1/inst/down_press_i_1/O
                         net (fo=17, routed)          0.660     2.070    Testing_HDMI_i/clean_button_1/inst/down_press0
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X101Y91        FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 56.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X102Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X102Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X102Y91        FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X102Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X102Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X102Y92        FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X102Y89        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X102Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.096    -0.529    
    SLICE_X102Y89        FDSE (Hold_fdse_C_D)         0.134    -0.395    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X102Y90        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X102Y90        FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X101Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X101Y91        FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y92        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X101Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X101Y92        FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.141    -0.484 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.315    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X101Y89        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.270    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.207 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.096    -0.529    
    SLICE_X101Y89        FDSE (Hold_fdse_C_D)         0.105    -0.424    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y90        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X101Y90        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X101Y90        FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
    SLICE_X99Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X99Y91         FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X99Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X99Y92         FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.676ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 1.974ns (21.258%)  route 7.312ns (78.742%))
  Logic Levels:           8  (LUT3=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.150     6.503 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1/O
                         net (fo=1, routed)           0.452     6.955    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.328     7.283 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           1.022     8.305    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     8.429    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X112Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.607    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X112Y85        FDRE (Setup_fdre_C_D)        0.077    39.106    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 30.676    

Slack (MET) :             30.730ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.000ns (21.668%)  route 7.230ns (78.332%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I1_O)        0.124     6.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.802     7.279    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.152     7.431 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           0.591     8.022    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.352     8.374 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.374    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.607    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X111Y85        FDRE (Setup_fdre_C_D)        0.075    39.104    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.104    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 30.730    

Slack (MET) :             30.840ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 1.974ns (21.751%)  route 7.101ns (78.249%))
  Logic Levels:           8  (LUT3=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          1.193     0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.978 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.953     1.931    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X112Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.055 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.958     3.013    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X111Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           1.089     4.251    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.332     4.583 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.794     5.377    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X113Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.501 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.852     6.353    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.150     6.503 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1/O
                         net (fo=1, routed)           0.452     6.955    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_12__1_n_0
    SLICE_X112Y84        LUT6 (Prop_lut6_I1_O)        0.328     7.283 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.812     8.095    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I4_O)        0.124     8.219 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.219    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X111Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.607    39.118    
                         clock uncertainty           -0.090    39.028    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)        0.031    39.059    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.059    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                 30.840    

Slack (MET) :             31.025ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 1.774ns (19.762%)  route 7.203ns (80.238%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.192     6.842    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I5_O)        0.124     6.966 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           1.001     7.967    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X108Y85        LUT5 (Prop_lut5_I3_O)        0.152     8.119 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.119    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.090    39.027    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.118    39.145    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.145    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 31.025    

Slack (MET) :             31.042ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 2.074ns (23.369%)  route 6.801ns (76.631%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.847     6.915    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.039 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.830     7.870    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y89        LUT5 (Prop_lut5_I3_O)        0.152     8.022 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.022    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.090    38.989    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.075    39.064    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 31.042    

Slack (MET) :             31.050ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 2.046ns (23.190%)  route 6.777ns (76.810%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.847     6.915    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.039 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.806     7.846    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_4__1_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I4_O)        0.124     7.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.970    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.090    38.989    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.031    39.020    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                 31.050    

Slack (MET) :             31.158ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 1.976ns (22.438%)  route 6.831ns (77.562%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.862     5.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I0_O)        0.124     5.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           0.995     6.818    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X109Y85        LUT5 (Prop_lut5_I2_O)        0.152     6.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.653     7.623    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X108Y85        LUT3 (Prop_lut3_I0_O)        0.326     7.949 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.949    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.090    39.027    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.081    39.108    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                 31.158    

Slack (MET) :             31.202ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.746ns (19.928%)  route 7.015ns (80.072%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.192     6.842    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I5_O)        0.124     6.966 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0/O
                         net (fo=2, routed)           0.814     7.780    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_3__0_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I2_O)        0.124     7.904 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.904    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.678    38.509    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.117    
                         clock uncertainty           -0.090    39.027    
    SLICE_X108Y85        FDRE (Setup_fdre_C_D)        0.079    39.106    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 31.202    

Slack (MET) :             31.433ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 2.046ns (24.243%)  route 6.394ns (75.757%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/Q
                         net (fo=11, routed)          0.867     0.433    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[6]
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.324     0.757 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.441     1.198    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I4_O)        0.326     1.524 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          0.841     2.365    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I4_O)        0.124     2.489 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2/O
                         net (fo=7, routed)           1.103     3.593    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_2_n_0
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.149     3.742 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0/O
                         net (fo=3, routed)           0.831     4.573    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_14__0_n_0
    SLICE_X107Y89        LUT5 (Prop_lut5_I3_O)        0.332     4.905 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.039     5.944    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.124     6.068 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          0.695     6.763    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X108Y89        LUT6 (Prop_lut6_I5_O)        0.124     6.887 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1/O
                         net (fo=3, routed)           0.575     7.462    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_2__1_n_0
    SLICE_X106Y89        LUT3 (Prop_lut3_I1_O)        0.124     7.586 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.586    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.090    38.989    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.031    39.020    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                 31.433    

Slack (MET) :             31.589ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 1.652ns (20.641%)  route 6.351ns (79.359%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.851     0.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X107Y87        LUT6 (Prop_lut6_I2_O)        0.124     0.635 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.845     1.481    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X107Y87        LUT6 (Prop_lut6_I0_O)        0.124     1.605 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.994     2.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.152     2.751 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           0.834     3.585    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y85        LUT6 (Prop_lut6_I4_O)        0.332     3.917 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.796     4.713    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.124     4.837 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.689     5.526    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X109Y86        LUT3 (Prop_lut3_I2_O)        0.124     5.650 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.881     6.531    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X109Y86        LUT4 (Prop_lut4_I3_O)        0.154     6.685 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.461     7.146    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.611    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y87        FDRE (Setup_fdre_C_D)       -0.296    38.735    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                 31.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.399%)  route 0.150ns (44.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.150    -0.309    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X108Y87        LUT5 (Prop_lut5_I2_O)        0.045    -0.264 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.264    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.901    -0.839    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.090    -0.494    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.120    -0.374    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.935%)  route 0.135ns (42.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]/Q
                         net (fo=6, routed)           0.135    -0.320    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[4]_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.090    -0.490    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.092    -0.398    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.611%)  route 0.174ns (48.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.281    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X112Y91        LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Testing_HDMI_i/HDMI_test_0/inst/CounterY[4]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.090    -0.490    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.120    -0.370    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.326%)  route 0.176ns (48.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.176    -0.279    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]_0
    SLICE_X112Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.090    -0.490    
    SLICE_X112Y90        FDRE (Hold_fdre_C_D)         0.121    -0.369    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.854%)  route 0.147ns (44.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.147    -0.308    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y89        LUT6 (Prop_lut6_I5_O)        0.045    -0.263 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.090    -0.491    
    SLICE_X111Y89        FDRE (Hold_fdre_C_D)         0.092    -0.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.961%)  route 0.128ns (38.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.304    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[2]_0
    SLICE_X111Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.090    -0.490    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.092    -0.398    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.934%)  route 0.152ns (42.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]/Q
                         net (fo=10, routed)          0.152    -0.280    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[6]_0
    SLICE_X112Y93        LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y93        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.090    -0.505    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.120    -0.385    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/Q
                         net (fo=12, routed)          0.141    -0.295    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[3]
    SLICE_X111Y86        LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[4]_i_1_n_0
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.090    -0.494    
    SLICE_X111Y86        FDSE (Hold_fdse_C_D)         0.092    -0.402    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/Q
                         net (fo=7, routed)           0.168    -0.287    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]_0
    SLICE_X111Y92        LUT4 (Prop_lut4_I0_O)        0.042    -0.245 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Testing_HDMI_i/HDMI_test_0/inst/CounterX[3]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.090    -0.506    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.107    -0.399    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.631    -0.600    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.330    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]
    SLICE_X108Y85        LUT6 (Prop_lut6_I1_O)        0.099    -0.231 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.900    -0.840    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.090    -0.510    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.121    -0.389    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.677ns  (logic 1.102ns (19.412%)  route 4.575ns (80.588%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.708    34.822    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.208    38.551    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.269    38.282    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                         -34.822    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.645ns  (logic 1.102ns (19.523%)  route 4.543ns (80.477%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.676    34.789    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.208    38.551    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.283    38.268    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -34.789    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.656ns  (logic 1.102ns (19.483%)  route 4.554ns (80.517%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.688    34.801    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.208    38.551    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.260    38.291    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                         -34.801    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.809ns  (logic 1.076ns (18.522%)  route 4.733ns (81.478%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.124    34.087 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.867    34.954    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[5]
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)       -0.045    38.508    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                         -34.954    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.520ns  (logic 1.102ns (19.964%)  route 4.418ns (80.036%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.551    34.664    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.283    38.270    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                         -34.664    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.528ns  (logic 1.102ns (19.935%)  route 4.426ns (80.065%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.560    34.673    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.208    38.551    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.263    38.288    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                         -34.673    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.518ns  (logic 1.102ns (19.973%)  route 4.416ns (80.027%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.549    34.662    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.208    38.555    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.260    38.295    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                         -34.662    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.496ns  (logic 1.102ns (20.050%)  route 4.394ns (79.950%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.528    34.641    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.764    
                         clock uncertainty           -0.208    38.556    
    SLICE_X111Y89        FDRE (Setup_fdre_C_D)       -0.264    38.292    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.292    
                         arrival time                         -34.641    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.441ns  (logic 1.102ns (20.252%)  route 4.339ns (79.748%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.879    33.961    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.150    34.111 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.475    34.586    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)       -0.275    38.278    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                         -34.586    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.620ns  (logic 1.076ns (19.146%)  route 4.544ns (80.854%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.124    34.087 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.677    34.765    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[3]
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)       -0.031    38.522    Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -34.765    
  -------------------------------------------------------------------
                         slack                                  3.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.231ns (25.179%)  route 0.686ns (74.821%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.000     0.320    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.100     0.039    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.276ns (26.406%)  route 0.769ns (73.594%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.132     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.059    -0.003    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.231ns (21.265%)  route 0.855ns (78.735%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.169     0.489    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.008    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.276ns (25.549%)  route 0.804ns (74.451%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.167     0.484    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.052    -0.010    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.231ns (20.682%)  route 0.886ns (79.318%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.200     0.520    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.066     0.007    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.231ns (20.599%)  route 0.890ns (79.401%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.204     0.524    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.008    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.231ns (21.663%)  route 0.835ns (78.337%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.149     0.469    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.003    -0.058    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.295%)  route 0.907ns (79.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.221     0.541    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.071     0.012    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.295%)  route 0.907ns (79.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.221     0.541    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.068     0.009    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.276ns (24.383%)  route 0.856ns (75.617%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.218     0.536    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.901    -0.839    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.208    -0.064    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.063    -0.001    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.536    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.677ns  (logic 1.102ns (19.412%)  route 4.575ns (80.588%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.708    34.822    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.208    38.551    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.269    38.282    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                         -34.822    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.645ns  (logic 1.102ns (19.523%)  route 4.543ns (80.477%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.676    34.789    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.208    38.551    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.283    38.268    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -34.789    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.656ns  (logic 1.102ns (19.483%)  route 4.554ns (80.517%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.688    34.801    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.208    38.551    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.260    38.291    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                         -34.801    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.809ns  (logic 1.076ns (18.522%)  route 4.733ns (81.478%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.124    34.087 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.867    34.954    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[5]
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)       -0.045    38.508    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                         -34.954    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.520ns  (logic 1.102ns (19.964%)  route 4.418ns (80.036%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.551    34.664    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X109Y89        FDRE (Setup_fdre_C_D)       -0.283    38.270    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                         -34.664    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.528ns  (logic 1.102ns (19.935%)  route 4.426ns (80.065%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.560    34.673    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.759    
                         clock uncertainty           -0.208    38.551    
    SLICE_X107Y87        FDRE (Setup_fdre_C_D)       -0.263    38.288    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                         -34.673    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.518ns  (logic 1.102ns (19.973%)  route 4.416ns (80.027%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.549    34.662    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.208    38.555    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.260    38.295    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                         -34.662    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.496ns  (logic 1.102ns (20.050%)  route 4.394ns (79.950%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.150    34.113 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.528    34.641    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.764    
                         clock uncertainty           -0.208    38.556    
    SLICE_X111Y89        FDRE (Setup_fdre_C_D)       -0.264    38.292    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.292    
                         arrival time                         -34.641    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.441ns  (logic 1.102ns (20.252%)  route 4.339ns (79.748%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.879    33.961    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.150    34.111 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.475    34.586    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)       -0.275    38.278    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                         -34.586    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.620ns  (logic 1.076ns (19.146%)  route 4.544ns (80.854%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 29.145 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.861    29.145    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456    29.601 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564_reg[0]/Q
                         net (fo=29, routed)          1.209    30.810    Testing_HDMI_i/Gamelogic2_0/inst/tmp_9_reg_564
    SLICE_X107Y92        LUT6 (Prop_lut6_I3_O)        0.124    30.934 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=9, routed)           0.848    31.782    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X106Y92        LUT6 (Prop_lut6_I2_O)        0.124    31.906 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.425    32.331    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I3_O)        0.124    32.455 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=2, routed)           0.503    32.958    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I2_O)        0.124    33.082 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.881    33.963    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT5 (Prop_lut5_I1_O)        0.124    34.087 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.677    34.765    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[3]
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X112Y86        FDRE (Setup_fdre_C_D)       -0.031    38.522    Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -34.765    
  -------------------------------------------------------------------
                         slack                                  3.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.231ns (25.179%)  route 0.686ns (74.821%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.000     0.320    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.100     0.039    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.276ns (26.406%)  route 0.769ns (73.594%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.132     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.059    -0.003    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.231ns (21.265%)  route 0.855ns (78.735%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.169     0.489    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.008    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.276ns (25.549%)  route 0.804ns (74.451%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.167     0.484    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.052    -0.010    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.231ns (20.682%)  route 0.886ns (79.318%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.200     0.520    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.066     0.007    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.231ns (20.599%)  route 0.890ns (79.401%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.204     0.524    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.070     0.008    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.231ns (21.663%)  route 0.835ns (78.337%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.149     0.469    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.003    -0.058    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.295%)  route 0.907ns (79.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.221     0.541    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[7]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.071     0.012    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.295%)  route 0.907ns (79.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.634    -0.597    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg[0]/Q
                         net (fo=29, routed)          0.376    -0.081    Testing_HDMI_i/Gamelogic2_0/inst/game_over_load_reg_553_reg_n_0_[0]
    SLICE_X110Y91        LUT6 (Prop_lut6_I5_O)        0.045    -0.036 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=4, routed)           0.311     0.275    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.221     0.541    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.068     0.009    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.276ns (24.383%)  route 0.856ns (75.617%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]/Q
                         net (fo=33, routed)          0.251    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X107Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[2]_INST_0/O
                         net (fo=9, routed)           0.167     0.008    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[2]
    SLICE_X108Y90        LUT6 (Prop_lut6_I4_O)        0.045     0.053 f  Testing_HDMI_i/Gamelogic2_0/inst/right_wins_INST_0/O
                         net (fo=2, routed)           0.219     0.272    Testing_HDMI_i/Interface2_0/inst/right_wins
    SLICE_X109Y90        LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.218     0.536    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.901    -0.839    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.208    -0.064    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.063    -0.001    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.536    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.718ns (32.810%)  route 1.470ns (67.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.470     1.036    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299     1.335 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.335    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.210     2.550    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.032     2.582    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.745ns (33.831%)  route 1.457ns (66.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDSE (Prop_fdse_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.457     1.020    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X110Y86        LUT2 (Prop_lut2_I1_O)        0.326     1.346 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.346    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.718ns (33.352%)  route 1.435ns (66.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.435     0.999    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.299     1.298 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.298    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.210     2.550    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     2.581    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.580ns (26.909%)  route 1.575ns (73.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.575     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.301    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.210     2.553    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.032     2.585    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.585    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.606ns (27.808%)  route 1.573ns (72.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.573     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.150     1.322 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.322    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.075     2.627    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.627    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.773ns (36.323%)  route 1.355ns (63.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.355     0.976    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.295     1.271 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.210     2.552    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.031     2.583    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.583    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.670ns (31.097%)  route 1.485ns (68.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.485     1.145    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.152     1.297 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.297    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.210     2.553    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.580ns (27.822%)  route 1.505ns (72.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.505     1.107    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.231 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.210     2.550    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     2.581    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.295%)  route 1.470ns (71.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.470     1.073    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.210     2.553    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.031     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.580ns (28.366%)  route 1.465ns (71.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.465     1.067    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.210     2.553    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.029     2.582    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.582    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                  1.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.185ns (23.791%)  route 0.593ns (76.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.593     0.134    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.044     0.178 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.178    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.912%)  route 0.592ns (76.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.592     0.134    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.045     0.179 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.179    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.246ns (32.151%)  route 0.519ns (67.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.519     0.068    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.098     0.166 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092     0.033    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.297%)  route 0.580ns (75.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.580     0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X110Y86        LUT3 (Prop_lut3_I0_O)        0.045     0.166 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.091     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.226ns (28.896%)  route 0.556ns (71.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.556     0.085    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X110Y86        LUT2 (Prop_lut2_I1_O)        0.098     0.183 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.107     0.047    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.661%)  route 0.575ns (73.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.575     0.142    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.187 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.107     0.050    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.230ns (29.238%)  route 0.557ns (70.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.557     0.085    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.102     0.187 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.107     0.047    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.144%)  route 0.584ns (75.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.584     0.128    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.173 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.173    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.091     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.224ns (28.208%)  route 0.570ns (71.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.570     0.099    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.096     0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.226ns (28.690%)  route 0.562ns (71.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.562     0.090    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X110Y87        LUT2 (Prop_lut2_I1_O)        0.098     0.188 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092     0.033    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.580ns (30.166%)  route 1.343ns (69.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.639     1.064    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.631     3.142    
                         clock uncertainty           -0.063     3.078    
    SLICE_X110Y84        FDRE (Setup_fdre_C_R)       -0.429     2.649    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.580ns (31.829%)  route 1.242ns (68.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.858    -0.858    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.302    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X110Y84        LUT4 (Prop_lut4_I0_O)        0.124     0.426 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.538     0.964    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.607     3.119    
                         clock uncertainty           -0.063     3.055    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)       -0.058     2.997    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.997    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.580ns (32.738%)  route 1.192ns (67.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.192     0.791    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y88        LUT3 (Prop_lut3_I1_O)        0.124     0.915 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.915    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567     3.078    
                         clock uncertainty           -0.063     3.014    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     3.045    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.608ns (33.784%)  route 1.192ns (66.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.192     0.791    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y88        LUT3 (Prop_lut3_I1_O)        0.152     0.943 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.943    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567     3.078    
                         clock uncertainty           -0.063     3.014    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.075     3.089    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.748ns (42.642%)  route 1.006ns (57.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           1.006     0.571    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X110Y87        LUT3 (Prop_lut3_I2_O)        0.329     0.900 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.900    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.607     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.075     3.131    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.580ns (35.118%)  route 1.072ns (64.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.072     0.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y87        LUT3 (Prop_lut3_I1_O)        0.124     0.795 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.795    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.607     3.120    
                         clock uncertainty           -0.063     3.056    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.031     3.087    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.087    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.746ns (43.983%)  route 0.950ns (56.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.950     0.513    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.327     0.840 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.840    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.607     3.121    
                         clock uncertainty           -0.063     3.057    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.075     3.132    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.132    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  2.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.159    -0.298    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[9]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.042    -0.256 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.107    -0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.107    -0.364    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X110Y87        LUT3 (Prop_lut3_I2_O)        0.098    -0.266 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092    -0.443    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.164    -0.293    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[3]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.045    -0.248 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.092    -0.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT4 (Prop_lut4_I1_O)        0.043    -0.232 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.107    -0.429    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.217%)  route 0.208ns (52.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.208    -0.249    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[4]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.045    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.274    -0.559    
                         clock uncertainty            0.063    -0.496    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.092    -0.404    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT2 (Prop_lut2_I0_O)        0.042    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.107    -0.429    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.750%)  route 0.200ns (52.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.200    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.042    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.107    -0.429    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.327    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.098    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.092    -0.443    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.184    -0.275    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X110Y84        LUT3 (Prop_lut3_I0_O)        0.045    -0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.902    -0.838    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y84        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.092    -0.444    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.231ns (59.300%)  route 0.159ns (40.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.159    -0.311    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[2]
    SLICE_X110Y88        LUT3 (Prop_lut3_I2_O)        0.103    -0.208 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.107    -0.427    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.718ns (32.810%)  route 1.470ns (67.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.470     1.036    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X109Y88        LUT2 (Prop_lut2_I1_O)        0.299     1.335 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.335    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.208     2.552    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.032     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.745ns (33.831%)  route 1.457ns (66.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDSE (Prop_fdse_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.457     1.020    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X110Y86        LUT2 (Prop_lut2_I1_O)        0.326     1.346 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.346    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.718ns (33.352%)  route 1.435ns (66.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.435     0.999    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.299     1.298 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.298    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.208     2.552    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     2.583    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.583    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.580ns (26.909%)  route 1.575ns (73.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.575     1.177    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.301 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.301    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.208     2.555    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.032     2.587    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          2.587    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.606ns (27.808%)  route 1.573ns (72.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.573     1.172    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.150     1.322 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.322    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.075     2.629    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.629    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.773ns (36.323%)  route 1.355ns (63.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 2.513 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478    -0.379 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.355     0.976    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.295     1.271 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.682     2.513    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.249     2.762    
                         clock uncertainty           -0.208     2.554    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)        0.031     2.585    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.585    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.670ns (31.097%)  route 1.485ns (68.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.485     1.145    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.152     1.297 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.297    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.208     2.555    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.075     2.630    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.630    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.580ns (27.822%)  route 1.505ns (72.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.505     1.107    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.231 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.231    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.208     2.552    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)        0.031     2.583    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.583    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.295%)  route 1.470ns (71.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.470     1.073    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_7
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.208     2.555    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.031     2.586    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.586    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.580ns (28.366%)  route 1.465ns (71.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.514 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.465     1.067    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.124     1.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.683     2.514    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.763    
                         clock uncertainty           -0.208     2.555    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)        0.029     2.584    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                  1.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.185ns (23.791%)  route 0.593ns (76.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X110Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.593     0.134    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.044     0.178 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.178    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.912%)  route 0.592ns (76.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.592     0.134    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.045     0.179 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.179    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.246ns (32.151%)  route 0.519ns (67.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.519     0.068    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.098     0.166 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.297%)  route 0.580ns (75.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y85        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.580     0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X110Y86        LUT3 (Prop_lut3_I0_O)        0.045     0.166 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.166    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.091     0.029    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.226ns (28.896%)  route 0.556ns (71.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X111Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.556     0.085    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X110Y86        LUT2 (Prop_lut2_I1_O)        0.098     0.183 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.107     0.045    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.661%)  route 0.575ns (73.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X112Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.575     0.142    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X110Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.187 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.107     0.048    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.230ns (29.238%)  route 0.557ns (70.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.557     0.085    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.102     0.187 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.187    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.107     0.045    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.144%)  route 0.584ns (75.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.584     0.128    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.173 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.173    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.091     0.029    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.224ns (28.208%)  route 0.570ns (71.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.570     0.099    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_9
    SLICE_X110Y87        LUT3 (Prop_lut3_I0_O)        0.096     0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.107     0.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.226ns (28.690%)  route 0.562ns (71.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.562     0.090    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_5
    SLICE_X110Y87        LUT2 (Prop_lut2_I1_O)        0.098     0.188 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.092     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 3.104ns (44.859%)  route 3.816ns (55.141%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.987 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.987    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 3.083ns (44.691%)  route 3.816ns (55.309%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.966 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.966    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 3.009ns (44.091%)  route 3.816ns (55.909%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.892 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.892    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 2.993ns (43.960%)  route 3.816ns (56.040%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.653    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.876 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.876    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 2.990ns (43.935%)  route 3.816ns (56.065%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.873 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.873    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 2.969ns (43.761%)  route 3.816ns (56.239%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.852 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.852    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.895ns (43.141%)  route 3.816ns (56.859%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.778 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.778    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.879ns (43.005%)  route 3.816ns (56.995%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.539    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.762 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.762    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.604     9.045    
                         clock uncertainty           -0.072     8.973    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     9.035    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 2.876ns (42.980%)  route 3.816ns (57.020%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.759 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.759    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_6
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.609     8.440    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y96        FDRE (Setup_fdre_C_D)        0.062     9.034    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[21]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 2.855ns (42.800%)  route 3.816ns (57.200%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.784    -0.932    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/Q
                         net (fo=3, routed)           1.184     0.770    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[4]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     0.894 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35/O
                         net (fo=1, routed)           0.000     0.894    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[37]_i_35_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.292 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.292    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_21_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.406 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.406    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_12_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.520 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.634 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2/CO[3]
                         net (fo=41, routed)          1.740     3.374    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[37]_i_2_n_0
    SLICE_X105Y90        LUT6 (Prop_lut6_I5_O)        0.124     3.498 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     4.389    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.969 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.425    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.738 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.738    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_4
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.609     8.440    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y96        FDRE (Setup_fdre_C_D)        0.062     9.034    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  3.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.471ns (81.914%)  route 0.104ns (18.086%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.020 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.020    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[17]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[17]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.484ns (82.314%)  route 0.104ns (17.686%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.007    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[19]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[19]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.507ns (82.979%)  route 0.104ns (17.021%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.016 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.016    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[18]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[18]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.509ns (83.035%)  route 0.104ns (16.965%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.018 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.018    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[20]
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.511ns (83.090%)  route 0.104ns (16.910%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.020 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.020    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[21]
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.251ns (60.076%)  route 0.167ns (39.924%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[12]/Q
                         net (fo=5, routed)           0.167    -0.204    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[12]
    SLICE_X109Y99        LUT2 (Prop_lut2_I0_O)        0.045    -0.159 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[17]_i_4/O
                         net (fo=1, routed)           0.000    -0.159    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[17]_i_4_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.094 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[15]
    SLICE_X109Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.072    -0.258    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.105    -0.153    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[15]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.262%)  route 0.228ns (61.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.719    -0.512    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[9]/Q
                         net (fo=1, routed)           0.228    -0.144    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[9]
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X108Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]/C
                         clock pessimism              0.504    -0.330    
                         clock uncertainty            0.072    -0.258    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.053    -0.205    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[10]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.472ns (79.589%)  route 0.121ns (20.411%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/Q
                         net (fo=4, routed)           0.120    -0.334    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[1]
    SLICE_X109Y96        LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.289    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.174 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.135 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.135    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.096 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.096    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.057 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.056    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.002 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.002    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[18]
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[18]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.524ns (83.440%)  route 0.104ns (16.560%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[6]/Q
                         net (fo=2, routed)           0.103    -0.351    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[31]_0[6]
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.045    -0.306 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0[8]_i_2_n_0
    SLICE_X108Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.154 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[8]_i_1_n_0
    SLICE_X108Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.114 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[12]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.074 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.073    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[16]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[20]_i_1_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.033 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/grp_fu_478_p0[23]
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.134    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[23]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.483ns (79.961%)  route 0.121ns (20.039%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X111Y95        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[1]/Q
                         net (fo=4, routed)           0.120    -0.334    Testing_HDMI_i/Gamelogic2_0/inst/RandSeed[1]
    SLICE_X109Y96        LUT2 (Prop_lut2_I0_O)        0.045    -0.289 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.289    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568[5]_i_3_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.174 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.174    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[5]_i_1_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.135 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.135    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[9]_i_1_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.096 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.096    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[13]_i_1_n_0
    SLICE_X109Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.057 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.056    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[17]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.009 r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.009    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_fu_467_p2[20]
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/tmp_i_i_reg_568_reg[20]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 2.240ns (46.326%)  route 2.595ns (53.674%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     3.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.219ns (46.092%)  route 2.595ns (53.908%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.881 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     3.881    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.145ns (45.250%)  route 2.595ns (54.750%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.807 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     3.807    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.129ns (45.065%)  route 2.595ns (54.935%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.791 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     3.791    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.126ns (45.030%)  route 2.595ns (54.970%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.704ns (14.662%)  route 4.098ns (85.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           1.505     1.027    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y90        LUT4 (Prop_lut4_I2_O)        0.124     1.151 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.593     3.744    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X108Y94        LUT6 (Prop_lut6_I4_O)        0.124     3.868 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[10]_i_1/O
                         net (fo=1, routed)           0.000     3.868    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[10]_i_1_n_0
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.683     8.514    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/C
                         clock pessimism              0.249     8.763    
                         clock uncertainty           -0.216     8.546    
    SLICE_X108Y94        FDRE (Setup_fdre_C_D)        0.081     8.627    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 2.105ns (44.784%)  route 2.595ns (55.216%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.767 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.767    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.996ns (20.835%)  route 3.784ns (79.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.748    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X106Y91        LUT5 (Prop_lut5_I3_O)        0.152     1.900 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3/O
                         net (fo=12, routed)          1.621     3.521    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I0_O)        0.326     3.847 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[3]_i_1/O
                         net (fo=1, routed)           0.000     3.847    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[3]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.682     8.513    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/C
                         clock pessimism              0.249     8.762    
                         clock uncertainty           -0.216     8.545    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.081     8.626    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]
  -------------------------------------------------------------------
                         required time                          8.626    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 2.031ns (43.901%)  route 2.595ns (56.099%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.693 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.693    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 2.015ns (43.706%)  route 2.595ns (56.294%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.677 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.677    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.216     8.473    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.535    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  4.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.256ns (30.599%)  route 0.581ns (69.401%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.212 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.212    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[0]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.291ns (33.385%)  route 0.581ns (66.615%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.247 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.247    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[1]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.331ns (36.308%)  route 0.581ns (63.692%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[2]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.231ns (24.601%)  route 0.708ns (75.399%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.263     0.270    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X108Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.315 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.216    -0.052    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.069    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.351ns (37.675%)  route 0.581ns (62.325%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.307 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.307    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[3]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.231ns (25.011%)  route 0.693ns (74.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.248     0.254    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]_i_1/O
                         net (fo=1, routed)           0.000     0.299    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]_i_1_n_0
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.216    -0.052    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.092     0.040    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.290ns (30.867%)  route 0.650ns (69.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.042     0.004 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3/O
                         net (fo=12, routed)          0.205     0.208    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I0_O)        0.107     0.315 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1_n_0
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.216    -0.052    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.092     0.040    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.384ns (39.808%)  route 0.581ns (60.192%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[4]
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y92        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.231ns (23.609%)  route 0.747ns (76.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.302     0.309    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.216    -0.052    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.120     0.068    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.397ns (40.608%)  route 0.581ns (59.392%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[6]
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.216    -0.078    
    SLICE_X104Y92        FDRE (Hold_fdre_C_D)         0.134     0.056    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 2.240ns (46.326%)  route 2.595ns (53.674%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     3.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_6
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[29]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.219ns (46.092%)  route 2.595ns (53.908%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.881 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     3.881    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_4
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.145ns (45.250%)  route 2.595ns (54.750%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.807 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     3.807    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_5
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[30]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 2.129ns (45.065%)  route 2.595ns (54.935%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.568 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.568    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.791 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     3.791    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[31]_i_3_n_7
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y98        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[28]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.126ns (45.030%)  route 2.595ns (54.970%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_6
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[25]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.704ns (14.662%)  route 4.098ns (85.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           1.505     1.027    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y90        LUT4 (Prop_lut4_I2_O)        0.124     1.151 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_540[0]_i_1/O
                         net (fo=14, routed)          2.593     3.744    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X108Y94        LUT6 (Prop_lut6_I4_O)        0.124     3.868 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[10]_i_1/O
                         net (fo=1, routed)           0.000     3.868    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[10]_i_1_n_0
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.683     8.514    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]/C
                         clock pessimism              0.249     8.763    
                         clock uncertainty           -0.214     8.549    
    SLICE_X108Y94        FDRE (Setup_fdre_C_D)        0.081     8.630    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[10]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 2.105ns (44.784%)  route 2.595ns (55.216%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.767 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.767    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_4
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.996ns (20.835%)  route 3.784ns (79.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           2.164     1.748    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X106Y91        LUT5 (Prop_lut5_I3_O)        0.152     1.900 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3/O
                         net (fo=12, routed)          1.621     3.521    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I0_O)        0.326     3.847 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[3]_i_1/O
                         net (fo=1, routed)           0.000     3.847    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[3]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.682     8.513    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]/C
                         clock pessimism              0.249     8.762    
                         clock uncertainty           -0.214     8.548    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)        0.081     8.629    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[3]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 2.031ns (43.901%)  route 2.595ns (56.099%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.693 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.693    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_5
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[26]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 2.015ns (43.706%)  route 2.595ns (56.294%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X100Y90        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=5, routed)           1.704     1.289    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X105Y90        LUT6 (Prop_lut6_I2_O)        0.124     1.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2/O
                         net (fo=1, routed)           0.891     2.304    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172[3]_i_2_n_0
    SLICE_X105Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.884 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.884    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[3]_i_1_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.998 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.998    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[7]_i_1_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.112 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.112    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[11]_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.226 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.226    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[15]_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[19]_i_1_n_0
    SLICE_X105Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.454 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.454    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[23]_i_1_n_0
    SLICE_X105Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.677 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.677    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[27]_i_1_n_7
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         1.610     8.441    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X105Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]/C
                         clock pessimism              0.249     8.690    
                         clock uncertainty           -0.214     8.476    
    SLICE_X105Y97        FDRE (Setup_fdre_C_D)        0.062     8.538    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_172_reg[24]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  4.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.256ns (30.599%)  route 0.581ns (69.401%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.212 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.212    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[0]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.291ns (33.385%)  route 0.581ns (66.615%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.247 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.247    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[1]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.331ns (36.308%)  route 0.581ns (63.692%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[2]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.231ns (24.601%)  route 0.708ns (75.399%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.263     0.270    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X108Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.315 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.214    -0.055    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     0.066    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.351ns (37.675%)  route 0.581ns (62.325%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.307 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.307    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[3]
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.231ns (25.011%)  route 0.693ns (74.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.248     0.254    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]_i_1/O
                         net (fo=1, routed)           0.000     0.299    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[8]_i_1_n_0
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.214    -0.055    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.092     0.037    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.290ns (30.867%)  route 0.650ns (69.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.042     0.004 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3/O
                         net (fo=12, routed)          0.205     0.208    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_3_n_0
    SLICE_X106Y91        LUT6 (Prop_lut6_I0_O)        0.107     0.315 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[2]_i_1_n_0
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.214    -0.055    
    SLICE_X106Y91        FDRE (Hold_fdre_C_D)         0.092     0.037    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.384ns (39.808%)  route 0.581ns (60.192%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.340 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.340    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[4]
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y92        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.231ns (23.609%)  route 0.747ns (76.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=5, routed)           0.445    -0.038    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X106Y91        LUT5 (Prop_lut5_I2_O)        0.045     0.007 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5/O
                         net (fo=12, routed)          0.302     0.309    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[11]_i_5_n_0
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.904    -0.836    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.214    -0.055    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.120     0.065    Testing_HDMI_i/Gamelogic2_0/inst/to_add_8_reg_558_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.397ns (40.608%)  route 0.581ns (59.392%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y90        FDRE                                         r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Testing_HDMI_i/clean_button_1/inst/down_press_reg/Q
                         net (fo=5, routed)           0.581     0.097    Testing_HDMI_i/Gamelogic2_0/inst/btn1
    SLICE_X104Y91        LUT5 (Prop_lut5_I1_O)        0.045     0.142 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2/O
                         net (fo=1, routed)           0.000     0.142    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546[3]_i_2_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.287 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.287    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[3]_i_1_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_260_p3[6]
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=422, routed)         0.878    -0.862    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y92        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.214    -0.081    
    SLICE_X104Y92        FDRE (Hold_fdre_C_D)         0.134     0.053    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_546_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       56.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.337ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.617%)  route 2.409ns (77.383%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.456    -0.476 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.691     0.215    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X98Y92         LUT4 (Prop_lut4_I2_O)        0.124     0.339 f  Testing_HDMI_i/clean_button_3/inst/down_press_i_3/O
                         net (fo=2, routed)           0.815     1.154    Testing_HDMI_i/clean_button_3/inst/down_press_i_3_n_0
    SLICE_X98Y90         LUT5 (Prop_lut5_I2_O)        0.124     1.278 r  Testing_HDMI_i/clean_button_3/inst/down_press_i_1/O
                         net (fo=17, routed)          0.903     2.180    Testing_HDMI_i/clean_button_3/inst/down_press0
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X99Y91         FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[9]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 56.337    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.396ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.766ns (25.891%)  route 2.193ns (74.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 58.439 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.784    -0.932    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.518    -0.414 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.676     0.262    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X103Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.386 f  Testing_HDMI_i/clean_button_2/inst/down_press_i_2/O
                         net (fo=2, routed)           0.642     1.028    Testing_HDMI_i/clean_button_2/inst/down_press_i_2_n_0
    SLICE_X103Y90        LUT5 (Prop_lut5_I1_O)        0.124     1.152 r  Testing_HDMI_i/clean_button_2/inst/down_press_i_1/O
                         net (fo=17, routed)          0.874     2.026    Testing_HDMI_i/clean_button_2/inst/down_press0
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.608    58.439    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.604    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X102Y92        FDSE (Setup_fdse_C_S)       -0.524    58.422    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.422    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 56.396    

Slack (MET) :             56.447ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.439%)  route 2.300ns (76.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.691     0.214    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X100Y89        LUT4 (Prop_lut4_I2_O)        0.124     0.338 f  Testing_HDMI_i/clean_button_1/inst/down_press_i_4/O
                         net (fo=2, routed)           0.949     1.287    Testing_HDMI_i/clean_button_1/inst/down_press_i_4_n_0
    SLICE_X100Y91        LUT5 (Prop_lut5_I3_O)        0.124     1.411 r  Testing_HDMI_i/clean_button_1/inst/down_press_i_1/O
                         net (fo=17, routed)          0.660     2.070    Testing_HDMI_i/clean_button_1/inst/down_press0
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X101Y91        FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 56.447    

Slack (MET) :             56.447ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.439%)  route 2.300ns (76.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 58.438 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.783    -0.933    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.456    -0.477 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.691     0.214    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X100Y89        LUT4 (Prop_lut4_I2_O)        0.124     0.338 f  Testing_HDMI_i/clean_button_1/inst/down_press_i_4/O
                         net (fo=2, routed)           0.949     1.287    Testing_HDMI_i/clean_button_1/inst/down_press_i_4_n_0
    SLICE_X100Y91        LUT5 (Prop_lut5_I3_O)        0.124     1.411 r  Testing_HDMI_i/clean_button_1/inst/down_press_i_1/O
                         net (fo=17, routed)          0.660     2.070    Testing_HDMI_i/clean_button_1/inst/down_press0
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          1.607    58.438    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.605    59.043    
                         clock uncertainty           -0.096    58.946    
    SLICE_X101Y91        FDSE (Setup_fdse_C_S)       -0.429    58.517    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                         58.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 56.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X102Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X102Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X102Y91        FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X102Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X102Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X102Y92        FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDSE (Prop_fdse_C_Q)         0.164    -0.461 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.313    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X102Y89        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X102Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.204 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y89        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.096    -0.529    
    SLICE_X102Y89        FDSE (Hold_fdse_C_D)         0.134    -0.395    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X102Y90        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X102Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X102Y90        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X102Y90        FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X101Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y91        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X101Y91        FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y92        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X101Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X101Y92        FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.606    -0.625    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDSE (Prop_fdse_C_Q)         0.141    -0.484 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.315    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X101Y89        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.270    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.207 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.876    -0.864    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y89        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.096    -0.529    
    SLICE_X101Y89        FDSE (Hold_fdse_C_D)         0.105    -0.424    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y90        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X101Y90        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X101Y90        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X101Y90        FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
    SLICE_X99Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_3/inst/press_reset[8]_i_2_n_0
    SLICE_X99Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y91         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X99Y91         FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
    SLICE_X99Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_3/inst/press_reset[12]_i_2_n_0
    SLICE_X99Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=51, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X99Y92         FDSE                                         r  Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X99Y92         FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    





