Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 14 16:12:48 2019
| Host         : smestaens14i.sme.utc running 64-bit Debian GNU/Linux 9.9 (stretch)
| Command      : report_timing_summary -max_paths 10 -file feu_timing_summary_routed.rpt -pb feu_timing_summary_routed.pb -rpx feu_timing_summary_routed.rpx -warn_on_violation
| Design       : feu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.350        0.000                      0                   29        0.319        0.000                      0                   29        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
virtclk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.350        0.000                      0                   29        0.319        0.000                      0                   29        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 c_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 2.257ns (39.934%)  route 3.395ns (60.066%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  c_reg[22]/Q
                         net (fo=5, routed)           1.169     6.776    c_reg[22]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.900 r  clk_out_i_13/O
                         net (fo=1, routed)           0.279     7.179    clk_out_i_13_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.303 r  clk_out_i_8/O
                         net (fo=1, routed)           0.611     7.914    clk_out_i_8_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.038 f  clk_out_i_3/O
                         net (fo=28, routed)          1.336     9.374    clk_out_i_3_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  c[0]_i_3/O
                         net (fo=1, routed)           0.000     9.498    c[0]_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.899 r  c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    c_reg[0]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.469    c_reg[20]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.803 r  c_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.803    c_reg[24]_i_1_n_6
    SLICE_X3Y17          FDCE                                         r  c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  c_reg[25]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    c_reg[25]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 c_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 2.236ns (39.710%)  route 3.395ns (60.290%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  c_reg[22]/Q
                         net (fo=5, routed)           1.169     6.776    c_reg[22]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.900 r  clk_out_i_13/O
                         net (fo=1, routed)           0.279     7.179    clk_out_i_13_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.303 r  clk_out_i_8/O
                         net (fo=1, routed)           0.611     7.914    clk_out_i_8_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.038 f  clk_out_i_3/O
                         net (fo=28, routed)          1.336     9.374    clk_out_i_3_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  c[0]_i_3/O
                         net (fo=1, routed)           0.000     9.498    c[0]_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.899 r  c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    c_reg[0]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.469    c_reg[20]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.782 r  c_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.782    c_reg[24]_i_1_n_4
    SLICE_X3Y17          FDCE                                         r  c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  c_reg[27]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    c_reg[27]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 c_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 2.162ns (38.907%)  route 3.395ns (61.093%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  c_reg[22]/Q
                         net (fo=5, routed)           1.169     6.776    c_reg[22]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.900 r  clk_out_i_13/O
                         net (fo=1, routed)           0.279     7.179    clk_out_i_13_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.303 r  clk_out_i_8/O
                         net (fo=1, routed)           0.611     7.914    clk_out_i_8_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.038 f  clk_out_i_3/O
                         net (fo=28, routed)          1.336     9.374    clk_out_i_3_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  c[0]_i_3/O
                         net (fo=1, routed)           0.000     9.498    c[0]_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.899 r  c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    c_reg[0]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.469    c_reg[20]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.708 r  c_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.708    c_reg[24]_i_1_n_5
    SLICE_X3Y17          FDCE                                         r  c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  c_reg[26]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    c_reg[26]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 c_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 2.146ns (38.731%)  route 3.395ns (61.269%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  c_reg[22]/Q
                         net (fo=5, routed)           1.169     6.776    c_reg[22]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.900 r  clk_out_i_13/O
                         net (fo=1, routed)           0.279     7.179    clk_out_i_13_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.303 r  clk_out_i_8/O
                         net (fo=1, routed)           0.611     7.914    clk_out_i_8_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.038 f  clk_out_i_3/O
                         net (fo=28, routed)          1.336     9.374    clk_out_i_3_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  c[0]_i_3/O
                         net (fo=1, routed)           0.000     9.498    c[0]_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.899 r  c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    c_reg[0]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.469 r  c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.469    c_reg[20]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.692 r  c_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.692    c_reg[24]_i_1_n_7
    SLICE_X3Y17          FDCE                                         r  c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  c_reg[24]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    c_reg[24]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 c_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 2.143ns (38.698%)  route 3.395ns (61.302%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  c_reg[22]/Q
                         net (fo=5, routed)           1.169     6.776    c_reg[22]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.900 r  clk_out_i_13/O
                         net (fo=1, routed)           0.279     7.179    clk_out_i_13_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.303 r  clk_out_i_8/O
                         net (fo=1, routed)           0.611     7.914    clk_out_i_8_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.038 f  clk_out_i_3/O
                         net (fo=28, routed)          1.336     9.374    clk_out_i_3_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  c[0]_i_3/O
                         net (fo=1, routed)           0.000     9.498    c[0]_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.899 r  c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    c_reg[0]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.689 r  c_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.689    c_reg[20]_i_1_n_6
    SLICE_X3Y16          FDCE                                         r  c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[21]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.178    c_reg[21]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 c_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 2.122ns (38.464%)  route 3.395ns (61.536%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  c_reg[22]/Q
                         net (fo=5, routed)           1.169     6.776    c_reg[22]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.900 r  clk_out_i_13/O
                         net (fo=1, routed)           0.279     7.179    clk_out_i_13_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.303 r  clk_out_i_8/O
                         net (fo=1, routed)           0.611     7.914    clk_out_i_8_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.038 f  clk_out_i_3/O
                         net (fo=28, routed)          1.336     9.374    clk_out_i_3_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  c[0]_i_3/O
                         net (fo=1, routed)           0.000     9.498    c[0]_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.899 r  c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    c_reg[0]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.668 r  c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.668    c_reg[20]_i_1_n_4
    SLICE_X3Y16          FDCE                                         r  c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[23]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.178    c_reg[23]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 c_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 2.029ns (37.409%)  route 3.395ns (62.591%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  c_reg[22]/Q
                         net (fo=5, routed)           1.169     6.776    c_reg[22]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.900 r  clk_out_i_13/O
                         net (fo=1, routed)           0.279     7.179    clk_out_i_13_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.303 r  clk_out_i_8/O
                         net (fo=1, routed)           0.611     7.914    clk_out_i_8_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.038 f  clk_out_i_3/O
                         net (fo=28, routed)          1.336     9.374    clk_out_i_3_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  c[0]_i_3/O
                         net (fo=1, routed)           0.000     9.498    c[0]_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.899 r  c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    c_reg[0]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.575 r  c_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.575    c_reg[16]_i_1_n_6
    SLICE_X3Y15          FDCE                                         r  c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513    14.854    CLK_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  c_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    c_reg[17]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 c_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 2.048ns (37.628%)  route 3.395ns (62.372%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  c_reg[22]/Q
                         net (fo=5, routed)           1.169     6.776    c_reg[22]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.900 r  clk_out_i_13/O
                         net (fo=1, routed)           0.279     7.179    clk_out_i_13_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.303 r  clk_out_i_8/O
                         net (fo=1, routed)           0.611     7.914    clk_out_i_8_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.038 f  clk_out_i_3/O
                         net (fo=28, routed)          1.336     9.374    clk_out_i_3_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  c[0]_i_3/O
                         net (fo=1, routed)           0.000     9.498    c[0]_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.899 r  c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    c_reg[0]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.594 r  c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.594    c_reg[20]_i_1_n_5
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.178    c_reg[22]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 c_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 2.032ns (37.444%)  route 3.395ns (62.556%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  c_reg[22]/Q
                         net (fo=5, routed)           1.169     6.776    c_reg[22]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.900 r  clk_out_i_13/O
                         net (fo=1, routed)           0.279     7.179    clk_out_i_13_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.303 r  clk_out_i_8/O
                         net (fo=1, routed)           0.611     7.914    clk_out_i_8_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.038 f  clk_out_i_3/O
                         net (fo=28, routed)          1.336     9.374    clk_out_i_3_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  c[0]_i_3/O
                         net (fo=1, routed)           0.000     9.498    c[0]_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.899 r  c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    c_reg[0]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.355 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.355    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.578 r  c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.578    c_reg[20]_i_1_n_7
    SLICE_X3Y16          FDCE                                         r  c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[20]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.178    c_reg[20]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 c_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.008ns (37.166%)  route 3.395ns (62.834%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  c_reg[22]/Q
                         net (fo=5, routed)           1.169     6.776    c_reg[22]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     6.900 r  clk_out_i_13/O
                         net (fo=1, routed)           0.279     7.179    clk_out_i_13_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     7.303 r  clk_out_i_8/O
                         net (fo=1, routed)           0.611     7.914    clk_out_i_8_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     8.038 f  clk_out_i_3/O
                         net (fo=28, routed)          1.336     9.374    clk_out_i_3_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124     9.498 r  c[0]_i_3/O
                         net (fo=1, routed)           0.000     9.498    c[0]_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.899 r  c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.899    c_reg[0]_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.013    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.241    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.554 r  c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.554    c_reg[16]_i_1_n_4
    SLICE_X3Y15          FDCE                                         r  c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513    14.854    CLK_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  c_reg[19]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    c_reg[19]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 c_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  c_reg[24]/Q
                         net (fo=4, routed)           0.168     1.781    c_reg[24]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.045     1.826 r  c[24]_i_5/O
                         net (fo=1, routed)           0.000     1.826    c[24]_i_5_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  c_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    c_reg[24]_i_1_n_7
    SLICE_X3Y17          FDCE                                         r  c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     1.985    CLK_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  c_reg[24]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    c_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 c_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c_reg[11]/Q
                         net (fo=4, routed)           0.181     1.796    c_reg[11]
    SLICE_X3Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  c[8]_i_2/O
                         net (fo=1, routed)           0.000     1.841    c[8]_i_2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    c_reg[8]_i_1_n_4
    SLICE_X3Y13          FDCE                                         r  c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  c_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c_reg[15]/Q
                         net (fo=4, routed)           0.181     1.796    c_reg[15]
    SLICE_X3Y14          LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  c[12]_i_2/O
                         net (fo=1, routed)           0.000     1.841    c[12]_i_2_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    c_reg[12]_i_1_n_4
    SLICE_X3Y14          FDCE                                         r  c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  c_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    c_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 c_reg[3]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[3]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  c_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  c_reg[3]__0/Q
                         net (fo=3, routed)           0.181     1.798    c_reg[3]
    SLICE_X3Y11          LUT4 (Prop_lut4_I0_O)        0.045     1.843 r  c[0]_i_3/O
                         net (fo=1, routed)           0.000     1.843    c[0]_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  c_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    c_reg[0]_i_1_n_4
    SLICE_X3Y11          FDCE                                         r  c_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  c_reg[3]__0/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    c_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c_reg[19]/Q
                         net (fo=4, routed)           0.181     1.796    c_reg[19]
    SLICE_X3Y15          LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  c[16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    c[16]_i_2_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    c_reg[16]_i_1_n_4
    SLICE_X3Y15          FDCE                                         r  c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.987    CLK_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  c_reg[19]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    c_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 c_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  c_reg[23]/Q
                         net (fo=4, routed)           0.181     1.795    c_reg[23]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.840 r  c[20]_i_2/O
                         net (fo=1, routed)           0.000     1.840    c[20]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.903 r  c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    c_reg[20]_i_1_n_4
    SLICE_X3Y16          FDCE                                         r  c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[23]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    c_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.256ns (58.824%)  route 0.179ns (41.176%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.593     1.476    CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  c_reg[0]/Q
                         net (fo=5, routed)           0.179     1.796    c_reg[0]
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  c[0]_i_6/O
                         net (fo=1, routed)           0.000     1.841    c[0]_i_6_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  c_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    c_reg[0]_i_1_n_7
    SLICE_X3Y11          FDCE                                         r  c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     1.991    CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  c_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 c_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  c_reg[20]/Q
                         net (fo=4, routed)           0.180     1.795    c_reg[20]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.840 r  c[20]_i_5/O
                         net (fo=1, routed)           0.000     1.840    c[20]_i_5_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.910 r  c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    c_reg[20]_i_1_n_7
    SLICE_X3Y16          FDCE                                         r  c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[20]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    c_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 c_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c_reg[8]/Q
                         net (fo=4, routed)           0.180     1.796    c_reg[8]
    SLICE_X3Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  c[8]_i_5/O
                         net (fo=1, routed)           0.000     1.841    c[8]_i_5_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    c_reg[8]_i_1_n_7
    SLICE_X3Y13          FDCE                                         r  c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  c_reg[8]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    c_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 c_reg[4]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[4]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  c_reg[4]__0/Q
                         net (fo=4, routed)           0.180     1.797    c_reg[4]
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.842 r  c[4]__0_i_5/O
                         net (fo=1, routed)           0.000     1.842    c[4]__0_i_5_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  c_reg[4]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    c_reg[4]__0_i_1_n_7
    SLICE_X3Y12          FDCE                                         r  c_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     1.989    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[4]__0/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    c_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    c_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    c_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    c_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    c_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    c_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    c_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    c_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    c_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    c_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    c_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    c_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    c_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    c_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    c_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    c_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    c_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[22]/C



