$date
	Tue Feb  3 06:01:53 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbmux_multi $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 2 & sel [1:0] $end
$var integer 32 ' i [31:0] $end
$var integer 32 ( j [31:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 2 ) sel [1:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#10
b1 '
#20
b10 '
1%
#30
b11 '
1$
0%
#40
b100 '
1%
#50
b101 '
1#
0$
0%
#60
b110 '
1%
#70
b111 '
1$
0%
#80
b1000 '
1%
#90
1!
b1001 '
1"
0#
0$
0%
#100
b1010 '
1%
#110
b1011 '
1$
0%
#120
b1100 '
1%
#130
b1101 '
1#
0$
0%
#140
b1110 '
1%
#150
b1111 '
1$
0%
#160
b1 &
b1 )
b1 (
b0 '
1%
#170
0!
b1 '
0"
0#
0$
0%
#180
b10 '
1%
#190
b11 '
1$
0%
#200
b100 '
1%
#210
1!
b101 '
1#
0$
0%
#220
b110 '
1%
#230
b111 '
1$
0%
#240
b1000 '
1%
#250
0!
b1001 '
1"
0#
0$
0%
#260
b1010 '
1%
#270
b1011 '
1$
0%
#280
b1100 '
1%
#290
1!
b1101 '
1#
0$
0%
#300
b1110 '
1%
#310
b1111 '
1$
0%
#320
b10 &
b10 )
b10 (
b0 '
1%
#330
0!
b1 '
0"
0#
0$
0%
#340
b10 '
1%
#350
1!
b11 '
1$
0%
#360
b100 '
1%
#370
0!
b101 '
1#
0$
0%
#380
b110 '
1%
#390
1!
b111 '
1$
0%
#400
b1000 '
1%
#410
0!
b1001 '
1"
0#
0$
0%
#420
b1010 '
1%
#430
1!
b1011 '
1$
0%
#440
b1100 '
1%
#450
0!
b1101 '
1#
0$
0%
#460
b1110 '
1%
#470
1!
b1111 '
1$
0%
#480
b11 &
b11 )
b11 (
b0 '
1%
#490
0!
b1 '
0"
0#
0$
0%
#500
1!
b10 '
1%
#510
0!
b11 '
1$
0%
#520
1!
b100 '
1%
#530
0!
b101 '
1#
0$
0%
#540
1!
b110 '
1%
#550
0!
b111 '
1$
0%
#560
1!
b1000 '
1%
#570
0!
b1001 '
1"
0#
0$
0%
#580
1!
b1010 '
1%
#590
0!
b1011 '
1$
0%
#600
1!
b1100 '
1%
#610
0!
b1101 '
1#
0$
0%
#620
1!
b1110 '
1%
#630
0!
b1111 '
1$
0%
#640
1!
b100 (
b10000 '
1%
