
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002971                       # Number of seconds simulated
sim_ticks                                  2970675929                       # Number of ticks simulated
final_tick                                 2970675929                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82476                       # Simulator instruction rate (inst/s)
host_op_rate                                   127814                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43925210                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671472                       # Number of bytes of host memory used
host_seconds                                    67.63                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2196544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2248000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          17321310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         739408826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             756730136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     17321310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17321310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10168730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10168730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10168730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         17321310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        739408826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            766898866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000451080988                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63060                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                428                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35125                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2247680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2248000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2970583216                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35125                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.119539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.710921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.672662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29560     93.78%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1703      5.40%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           79      0.25%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      0.15%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      0.08%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      0.06%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.04%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.03%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31521                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1246.964286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    354.549910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4447.803732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           25     89.29%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.14%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               28    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2196224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 17321310.445774983615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 739301106.041311264038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9651675.472272627056                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25433996                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1872510400                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12912737709                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31634.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54558.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27357495.15                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1239444396                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1897944396                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175600000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35291.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54041.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       756.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    756.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3679                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     356                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      83450.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113247540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60162135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125813940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2187180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         97727760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            307664910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2210400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       251611680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4542240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        414938040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1380105825                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            464.576365                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2290208500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       977241                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1726607156                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     11827736                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     638100565                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    551823231                       # Time in different power states
system.mem_ctrls_1.actEnergy                111898080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59460060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               124942860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         97727760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            304594320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3164160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       251350620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         6130560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        415102740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1374522540                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            462.696899                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2294332081                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3477528                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1727293827                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     15955334                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     631310029                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    551299211                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530908                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530908                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2720                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527921                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1413                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527921                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508369                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19552                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1781                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      818325                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13366                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439147                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            82                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17603                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4453788                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              40580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5659118                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530908                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509782                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4364427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5534                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           290                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17562                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1069                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4408239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.995182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.110909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2862815     64.94%     64.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   157241      3.57%     68.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   117789      2.67%     71.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   116869      2.65%     73.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   117974      2.68%     76.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   116496      2.64%     79.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   117627      2.67%     81.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   119748      2.72%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   681680     15.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4408239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.119204                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.270630                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   489493                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2814552                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    112963                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                988464                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2767                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8771971                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2767                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   584383                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1409564                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2451                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    990872                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1418202                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8760940                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 83760                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1223012                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    339                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19414                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16313716                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20164428                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13395619                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11275                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   136245                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3063490                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534792                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16077                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               975                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              130                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8740752                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8995912                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               618                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           96731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       140407                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4408239                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.040704                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.498404                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1151357     26.12%     26.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              360297      8.17%     34.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              905528     20.54%     54.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1268666     28.78%     83.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              642231     14.57%     98.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               46414      1.05%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               22631      0.51%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7139      0.16%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3976      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4408239                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3415      8.29%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.03%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.02%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  37267     90.46%     98.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   447      1.09%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.02%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               32      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2184      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8156080     90.66%     90.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     90.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1149      0.01%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 134      0.00%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  370      0.00%     90.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  776      0.01%     90.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     90.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  920      0.01%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 591      0.01%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                185      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               818254      9.10%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13448      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1366      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            425      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8995912                       # Type of FU issued
system.cpu.iq.rate                           2.019834                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       41197                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004580                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22432083                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8827993                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8693480                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9795                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9608                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4417                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9030020                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4905                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2272                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14520                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6322                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        288981                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2767                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   53692                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4863                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8740831                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               107                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534792                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16077                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    598                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4025                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            703                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2760                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3463                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8990201                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                818303                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5711                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       831667                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518651                       # Number of branches executed
system.cpu.iew.exec_stores                      13364                       # Number of stores executed
system.cpu.iew.exec_rate                     2.018552                       # Inst execution rate
system.cpu.iew.wb_sent                        8699257                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8697897                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7933620                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14528542                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.952921                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.546071                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           96807                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2737                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4393659                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.967403                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.319647                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2874108     65.41%     65.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       486082     11.06%     76.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7384      0.17%     76.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8089      0.18%     76.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3431      0.08%     76.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2674      0.06%     76.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1106      0.03%     76.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1028      0.02%     77.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009757     22.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4393659                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009757                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12124808                       # The number of ROB reads
system.cpu.rob.rob_writes                    17496554                       # The number of ROB writes
system.cpu.timesIdled                             497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.798470                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.798470                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.252395                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.252395                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13866349                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8164007                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6963                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3627                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101498                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068703                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1873796                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           840.205474                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532234                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            494851                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.075544                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   840.205474                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.820513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.820513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          865                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          662                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.844727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1567755                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1567755                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28072                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9311                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        37383                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37383                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37383                       # number of overall hits
system.cpu.dcache.overall_hits::total           37383                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       498625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        498625                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          444                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       499069                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         499069                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       499069                       # number of overall misses
system.cpu.dcache.overall_misses::total        499069                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12090145385                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12090145385                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37482065                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37482065                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  12127627450                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12127627450                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12127627450                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12127627450                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536452                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536452                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536452                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536452                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.946702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.946702                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045515                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.930314                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.930314                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.930314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.930314                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24246.969937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24246.969937                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84419.065315                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84419.065315                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24300.502436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24300.502436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24300.502436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24300.502436                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3925111                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            473228                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.294334                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          568                       # number of writebacks
system.cpu.dcache.writebacks::total               568                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4212                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4218                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       494413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       494413                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          438                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       494851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       494851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       494851                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       494851                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11146891327                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11146891327                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36580948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36580948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11183472275                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11183472275                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11183472275                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11183472275                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.938705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.938705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.922452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.922452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.922452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.922452                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22545.708400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22545.708400                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83518.146119                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83518.146119                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22599.676014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22599.676014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22599.676014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22599.676014                       # average overall mshr miss latency
system.cpu.dcache.replacements                 329407                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           687.411817                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17269                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               817                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.137087                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   687.411817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.671301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.671301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          729                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          672                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.711914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35941                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35941                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16452                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16452                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16452                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16452                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16452                       # number of overall hits
system.cpu.icache.overall_hits::total           16452                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1110                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1110                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1110                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1110                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1110                       # number of overall misses
system.cpu.icache.overall_misses::total          1110                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     90061007                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90061007                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     90061007                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90061007                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     90061007                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90061007                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17562                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17562                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063205                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063205                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063205                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81136.042342                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81136.042342                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81136.042342                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81136.042342                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81136.042342                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81136.042342                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           88                       # number of writebacks
system.cpu.icache.writebacks::total                88                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          293                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          293                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          293                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          293                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          293                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          293                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          817                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          817                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          817                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71096863                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71096863                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71096863                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71096863                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71096863                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71096863                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046521                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046521                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046521                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046521                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87021.864137                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87021.864137                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87021.864137                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87021.864137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87021.864137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87021.864137                       # average overall mshr miss latency
system.cpu.icache.replacements                     88                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26571.241090                       # Cycle average of tags in use
system.l2.tags.total_refs                      989735                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35151                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.156667                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.019010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       233.909212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26337.312868                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.803751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.810890                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32608                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7953031                       # Number of tag accesses
system.l2.tags.data_accesses                  7953031                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          568                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              568                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           87                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               87                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        460512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            460512                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               460530                       # number of demand (read+write) hits
system.l2.demand_hits::total                   460543                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data              460530                       # number of overall hits
system.l2.overall_hits::total                  460543                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 420                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              804                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33901                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34321                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35125                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               804                       # number of overall misses
system.l2.overall_misses::.cpu.data             34321                       # number of overall misses
system.l2.overall_misses::total                 35125                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     35431040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35431040                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69271952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69271952                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3704756119                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3704756119                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     69271952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3740187159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3809459111                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69271952                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3740187159                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3809459111                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           87                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           87                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       494413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        494413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           494851                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               495668                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          494851                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              495668                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.958904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.958904                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984088                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068568                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069356                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070864                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069356                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070864                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84359.619048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84359.619048                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86159.144279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86159.144279                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109281.617622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109281.617622                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86159.144279                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108976.637015                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108454.351915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86159.144279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108976.637015                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108454.351915                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            420                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33901                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35125                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35125                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     29828240                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29828240                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58546592                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58546592                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3252516779                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3252516779                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     58546592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3282345019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3340891611                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58546592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3282345019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3340891611                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.958904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.958904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068568                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070864                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070864                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71019.619048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71019.619048                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72819.144279                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72819.144279                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95941.617622                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95941.617622                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72819.144279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95636.637015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95114.351915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72819.144279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95636.637015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95114.351915                       # average overall mshr miss latency
system.l2.replacements                           2383                       # number of replacements
system.membus.snoop_filter.tot_requests         36809                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1212                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34705                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2278208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2278208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2278208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35125                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35125    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35125                       # Request fanout histogram
system.membus.reqLayer2.occupancy            25810899                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          131324109                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       989742                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       494074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            698                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2970675929                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            495230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           88                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          495329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             438                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       494413                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1483688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1485410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31706816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31764736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2383                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           498051                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001416                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037597                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 497346     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    705      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             498051                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          661033018                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1634817                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         990196851                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            33.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
