// Seed: 1247717564
module module_0;
  supply0 id_1 = -1, id_2;
  logic   id_3;
  ;
  always if (1 | 1) id_3[-1] <= id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd54,
    parameter id_6 = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout supply0 id_2;
  inout logic [7:0] id_1;
  wire _id_5;
  logic _id_6;
  logic [id_5 : id_5] id_7 = id_2;
  assign id_2 = id_1[id_6] / -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
