// Seed: 3055852188
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    output wand  id_2,
    output tri   id_3
    , id_8,
    output uwire id_4,
    input  uwire id_5,
    input  uwire id_6
);
  id_9(
      id_0, id_6 && 1 || id_8, 1
  );
  wand id_10 = 1, id_11;
  wire id_12;
  supply1 id_13 = 1;
  wire id_14 = id_14;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output wire id_6,
    output wire id_7,
    input wor id_8,
    input supply1 id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply1 id_14
);
  assign id_7 = 1;
  or (id_7, id_0, id_2, id_14, id_13, id_12, id_5, id_9, id_3, id_1, id_10, id_8, id_11);
  module_0(
      id_8, id_6, id_4, id_4, id_4, id_2, id_0
  );
endmodule
