{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 03:06:41 2022 " "Info: Processing started: Sat Mar 05 03:06:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp2 -c exp2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp2 -c exp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file exp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp2 " "Info: Found entity 1: exp2" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp2 " "Info: Elaborating entity \"exp2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exp2.v(5) " "Warning (10270): Verilog HDL Case Statement warning at exp2.v(5): incomplete case statement has no default case item" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y exp2.v(4) " "Warning (10240): Verilog HDL Always Construct warning at exp2.v(4): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] exp2.v(4) " "Info (10041): Inferred latch for \"y\[0\]\" at exp2.v(4)" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] exp2.v(4) " "Info (10041): Inferred latch for \"y\[1\]\" at exp2.v(4)" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "y\[0\]\$latch " "Warning: Latch y\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA w\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal w\[0\]" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "y\[1\]\$latch " "Warning: Latch y\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA w\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal w\[0\]" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Info: Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Info: Implemented 5 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 03:06:42 2022 " "Info: Processing ended: Sat Mar 05 03:06:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 03:06:43 2022 " "Info: Processing started: Sat Mar 05 03:06:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp2 -c exp2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off exp2 -c exp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "exp2 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design exp2" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 6 " "Warning: No exact pin location assignment(s) for 6 pins of 6 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[0\] " "Info: Pin y\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { y[0] } } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[1\] " "Info: Pin y\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { y[1] } } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\] " "Info: Pin w\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { w[0] } } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\] " "Info: Pin w\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { w[1] } } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[3\] " "Info: Pin w\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { w[3] } } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[2\] " "Info: Pin w\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { w[2] } } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux2~14  " "Info: Automatically promoted node Mux2~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~14 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 4 2 0 " "Info: Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 4 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[0\] 0 " "Info: Pin \"y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[1\] 0 " "Info: Pin \"y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 03:06:47 2022 " "Info: Processing ended: Sat Mar 05 03:06:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 03:06:49 2022 " "Info: Processing started: Sat Mar 05 03:06:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp2 -c exp2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off exp2 -c exp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 03:06:51 2022 " "Info: Processing ended: Sat Mar 05 03:06:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 03:06:53 2022 " "Info: Processing started: Sat Mar 05 03:06:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp2 -c exp2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp2 -c exp2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "y\[0\]\$latch " "Warning: Node \"y\[0\]\$latch\" is a latch" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "y\[1\]\$latch " "Warning: Node \"y\[1\]\$latch\" is a latch" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[2\] " "Info: Assuming node \"w\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[0\] " "Info: Assuming node \"w\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[1\] " "Info: Assuming node \"w\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[3\] " "Info: Assuming node \"w\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux2~14 " "Info: Detected gated clock \"Mux2~14\" as buffer" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "y\[0\]\$latch w\[3\] w\[2\] 3.196 ns register " "Info: tsu for register \"y\[0\]\$latch\" (data pin = \"w\[3\]\", clock pin = \"w\[2\]\") is 3.196 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.627 ns + Longest pin register " "Info: + Longest pin to register delay is 6.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns w\[3\] 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'w\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[3] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.976 ns) + CELL(0.228 ns) 6.031 ns Mux0~32 2 COMB LCCOMB_X18_Y25_N0 1 " "Info: 2: + IC(4.976 ns) + CELL(0.228 ns) = 6.031 ns; Loc. = LCCOMB_X18_Y25_N0; Fanout = 1; COMB Node = 'Mux0~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { w[3] Mux0~32 } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.346 ns) 6.627 ns y\[0\]\$latch 3 REG LCCOMB_X18_Y25_N20 1 " "Info: 3: + IC(0.250 ns) + CELL(0.346 ns) = 6.627 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { Mux0~32 y[0]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.401 ns ( 21.14 % ) " "Info: Total cell delay = 1.401 ns ( 21.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.226 ns ( 78.86 % ) " "Info: Total interconnect delay = 5.226 ns ( 78.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.627 ns" { w[3] Mux0~32 y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.627 ns" { w[3] {} w[3]~combout {} Mux0~32 {} y[0]$latch {} } { 0.000ns 0.000ns 4.976ns 0.250ns } { 0.000ns 0.827ns 0.228ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.483 ns + " "Info: + Micro setup delay of destination is 0.483 ns" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w\[2\] destination 3.914 ns - Shortest register " "Info: - Shortest clock path from clock \"w\[2\]\" to destination register is 3.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns w\[2\] 1 CLK PIN_A13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'w\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.053 ns) 1.712 ns Mux2~14 2 COMB LCCOMB_X18_Y25_N2 1 " "Info: 2: + IC(0.840 ns) + CELL(0.053 ns) = 1.712 ns; Loc. = LCCOMB_X18_Y25_N2; Fanout = 1; COMB Node = 'Mux2~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { w[2] Mux2~14 } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.000 ns) 2.812 ns Mux2~14clkctrl 3 COMB CLKCTRL_G15 2 " "Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 2.812 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'Mux2~14clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux2~14 Mux2~14clkctrl } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.225 ns) 3.914 ns y\[0\]\$latch 4 REG LCCOMB_X18_Y25_N20 1 " "Info: 4: + IC(0.877 ns) + CELL(0.225 ns) = 3.914 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.097 ns ( 28.03 % ) " "Info: Total cell delay = 1.097 ns ( 28.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.817 ns ( 71.97 % ) " "Info: Total interconnect delay = 2.817 ns ( 71.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.914 ns" { w[2] Mux2~14 Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.914 ns" { w[2] {} w[2]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 0.840ns 1.100ns 0.877ns } { 0.000ns 0.819ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.627 ns" { w[3] Mux0~32 y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.627 ns" { w[3] {} w[3]~combout {} Mux0~32 {} y[0]$latch {} } { 0.000ns 0.000ns 4.976ns 0.250ns } { 0.000ns 0.827ns 0.228ns 0.346ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.914 ns" { w[2] Mux2~14 Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.914 ns" { w[2] {} w[2]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 0.840ns 1.100ns 0.877ns } { 0.000ns 0.819ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "w\[3\] y\[0\] y\[0\]\$latch 9.358 ns register " "Info: tco from clock \"w\[3\]\" to destination pin \"y\[0\]\" through register \"y\[0\]\$latch\" is 9.358 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w\[3\] source 5.090 ns + Longest register " "Info: + Longest clock path from clock \"w\[3\]\" to source register is 5.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns w\[3\] 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'w\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[3] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.346 ns) 2.888 ns Mux2~14 2 COMB LCCOMB_X18_Y25_N2 1 " "Info: 2: + IC(1.715 ns) + CELL(0.346 ns) = 2.888 ns; Loc. = LCCOMB_X18_Y25_N2; Fanout = 1; COMB Node = 'Mux2~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { w[3] Mux2~14 } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.000 ns) 3.988 ns Mux2~14clkctrl 3 COMB CLKCTRL_G15 2 " "Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 3.988 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'Mux2~14clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux2~14 Mux2~14clkctrl } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.225 ns) 5.090 ns y\[0\]\$latch 4 REG LCCOMB_X18_Y25_N20 1 " "Info: 4: + IC(0.877 ns) + CELL(0.225 ns) = 5.090 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 27.47 % ) " "Info: Total cell delay = 1.398 ns ( 27.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.692 ns ( 72.53 % ) " "Info: Total interconnect delay = 3.692 ns ( 72.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { w[3] Mux2~14 Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { w[3] {} w[3]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 1.715ns 1.100ns 0.877ns } { 0.000ns 0.827ns 0.346ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.268 ns + Longest register pin " "Info: + Longest register to pin delay is 4.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[0\]\$latch 1 REG LCCOMB_X18_Y25_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.270 ns) + CELL(1.998 ns) 4.268 ns y\[0\] 2 PIN PIN_AA13 0 " "Info: 2: + IC(2.270 ns) + CELL(1.998 ns) = 4.268 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'y\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { y[0]$latch y[0] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 46.81 % ) " "Info: Total cell delay = 1.998 ns ( 46.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.270 ns ( 53.19 % ) " "Info: Total interconnect delay = 2.270 ns ( 53.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { y[0]$latch y[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { y[0]$latch {} y[0] {} } { 0.000ns 2.270ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { w[3] Mux2~14 Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { w[3] {} w[3]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 1.715ns 1.100ns 0.877ns } { 0.000ns 0.827ns 0.346ns 0.000ns 0.225ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { y[0]$latch y[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { y[0]$latch {} y[0] {} } { 0.000ns 2.270ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "y\[0\]\$latch w\[0\] w\[3\] -0.692 ns register " "Info: th for register \"y\[0\]\$latch\" (data pin = \"w\[0\]\", clock pin = \"w\[3\]\") is -0.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w\[3\] destination 5.090 ns + Longest register " "Info: + Longest clock path from clock \"w\[3\]\" to destination register is 5.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns w\[3\] 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'w\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[3] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.346 ns) 2.888 ns Mux2~14 2 COMB LCCOMB_X18_Y25_N2 1 " "Info: 2: + IC(1.715 ns) + CELL(0.346 ns) = 2.888 ns; Loc. = LCCOMB_X18_Y25_N2; Fanout = 1; COMB Node = 'Mux2~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { w[3] Mux2~14 } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.000 ns) 3.988 ns Mux2~14clkctrl 3 COMB CLKCTRL_G15 2 " "Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 3.988 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'Mux2~14clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux2~14 Mux2~14clkctrl } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.225 ns) 5.090 ns y\[0\]\$latch 4 REG LCCOMB_X18_Y25_N20 1 " "Info: 4: + IC(0.877 ns) + CELL(0.225 ns) = 5.090 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 27.47 % ) " "Info: Total cell delay = 1.398 ns ( 27.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.692 ns ( 72.53 % ) " "Info: Total interconnect delay = 3.692 ns ( 72.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { w[3] Mux2~14 Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { w[3] {} w[3]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 1.715ns 1.100ns 0.877ns } { 0.000ns 0.827ns 0.346ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.782 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns w\[0\] 1 CLK PIN_H11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 3; CLK Node = 'w\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[0] } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.013 ns) + CELL(0.366 ns) 5.186 ns Mux0~32 2 COMB LCCOMB_X18_Y25_N0 1 " "Info: 2: + IC(4.013 ns) + CELL(0.366 ns) = 5.186 ns; Loc. = LCCOMB_X18_Y25_N0; Fanout = 1; COMB Node = 'Mux0~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { w[0] Mux0~32 } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.346 ns) 5.782 ns y\[0\]\$latch 3 REG LCCOMB_X18_Y25_N20 1 " "Info: 3: + IC(0.250 ns) + CELL(0.346 ns) = 5.782 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y\[0\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { Mux0~32 y[0]$latch } "NODE_NAME" } } { "exp2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 1/exp2/exp2.v" 4 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.519 ns ( 26.27 % ) " "Info: Total cell delay = 1.519 ns ( 26.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.263 ns ( 73.73 % ) " "Info: Total interconnect delay = 4.263 ns ( 73.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.782 ns" { w[0] Mux0~32 y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.782 ns" { w[0] {} w[0]~combout {} Mux0~32 {} y[0]$latch {} } { 0.000ns 0.000ns 4.013ns 0.250ns } { 0.000ns 0.807ns 0.366ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { w[3] Mux2~14 Mux2~14clkctrl y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.090 ns" { w[3] {} w[3]~combout {} Mux2~14 {} Mux2~14clkctrl {} y[0]$latch {} } { 0.000ns 0.000ns 1.715ns 1.100ns 0.877ns } { 0.000ns 0.827ns 0.346ns 0.000ns 0.225ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.782 ns" { w[0] Mux0~32 y[0]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.782 ns" { w[0] {} w[0]~combout {} Mux0~32 {} y[0]$latch {} } { 0.000ns 0.000ns 4.013ns 0.250ns } { 0.000ns 0.807ns 0.366ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 03:06:53 2022 " "Info: Processing ended: Sat Mar 05 03:06:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Info: Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
