$date
	Sat Apr 24 23:04:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mod10 $end
$var wire 1 ! zero $end
$var wire 1 " tc $end
$var wire 4 # ones [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % clrn $end
$var reg 4 & data [3:0] $end
$var reg 1 ' en $end
$var reg 1 ( loadn $end
$var integer 32 ) ticks [31:0] $end
$scope module countdown $end
$var wire 1 $ clk $end
$var wire 1 % clrn $end
$var wire 4 * data [3:0] $end
$var wire 1 ' en $end
$var wire 1 ( loadn $end
$var reg 4 + ones [3:0] $end
$var reg 1 " tc $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b1001 *
b0 )
x(
1'
b1001 &
0%
0$
bx #
0"
0!
$end
#5000
1!
b1001 #
b1001 +
b1 )
1$
0(
#10000
b10 )
0$
1(
#15000
0!
b1000 #
b1000 +
b11 )
1$
#20000
b100 )
0$
#25000
b111 #
b111 +
b101 )
1$
#30000
b110 )
0$
#35000
b110 #
b110 +
b111 )
1$
#40000
b1000 )
0$
#45000
b101 #
b101 +
b1001 )
1$
#50000
b1010 )
0$
1%
#55000
1!
1"
b0 #
b0 +
b1011 )
1$
#60000
b1100 )
0$
0'
#65000
b1101 )
1$
#70000
b1110 )
0$
#75000
b1111 )
1$
