<stg><name>matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_71_1</name>


<trans_list>

<trans id="671" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_04"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:1 %zext_ln71_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %zext_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:2 %p_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read62_cast

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:3 %p_read_11 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read61_cast

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:4 %p_read_12 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read60_cast

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:5 %p_read_13 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read59_cast

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:6 %p_read_14 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read58_cast

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:7 %p_read_15 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read57_cast

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:8 %p_read_16 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read56_cast

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:9 %p_read_17 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read55_cast

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:10 %p_read_18 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read54_cast

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:11 %p_read_19 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read53_cast

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:12 %p_read_20 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read52_cast

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:13 %p_read_21 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read51_cast

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:14 %p_read_22 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read50_cast

]]></Node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:15 %p_read_23 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read49_cast

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:16 %p_read_24 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read48_cast

]]></Node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:17 %p_read_25 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read47_cast

]]></Node>
<StgValue><ssdm name="p_read_25"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:18 %p_read_26 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read46_cast

]]></Node>
<StgValue><ssdm name="p_read_26"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:19 %p_read_27 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read45_cast

]]></Node>
<StgValue><ssdm name="p_read_27"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:20 %p_read_28 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read44_cast

]]></Node>
<StgValue><ssdm name="p_read_28"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:21 %p_read_29 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read43_cast

]]></Node>
<StgValue><ssdm name="p_read_29"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:22 %p_read_30 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read42_cast

]]></Node>
<StgValue><ssdm name="p_read_30"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:23 %p_read_31 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read41_cast

]]></Node>
<StgValue><ssdm name="p_read_31"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:24 %p_read_32 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read40_cast

]]></Node>
<StgValue><ssdm name="p_read_32"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:25 %p_read_33 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read39_cast

]]></Node>
<StgValue><ssdm name="p_read_33"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:26 %p_read_34 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read38_cast

]]></Node>
<StgValue><ssdm name="p_read_34"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:27 %p_read_35 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read37_cast

]]></Node>
<StgValue><ssdm name="p_read_35"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:28 %p_read_36 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read36_cast

]]></Node>
<StgValue><ssdm name="p_read_36"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:29 %p_read_37 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read35_cast

]]></Node>
<StgValue><ssdm name="p_read_37"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:30 %p_read_38 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read34_cast

]]></Node>
<StgValue><ssdm name="p_read_38"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:31 %p_read_39 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read33_cast

]]></Node>
<StgValue><ssdm name="p_read_39"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:32 %p_read_40 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read32_cast

]]></Node>
<StgValue><ssdm name="p_read_40"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:33 %p_read_41 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read31_cast

]]></Node>
<StgValue><ssdm name="p_read_41"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:34 %p_read_42 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read30_cast

]]></Node>
<StgValue><ssdm name="p_read_42"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:35 %p_read_43 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read29_cast

]]></Node>
<StgValue><ssdm name="p_read_43"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:36 %p_read_44 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read28_cast

]]></Node>
<StgValue><ssdm name="p_read_44"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:37 %p_read_45 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read27_cast

]]></Node>
<StgValue><ssdm name="p_read_45"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:38 %p_read_46 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read26_cast

]]></Node>
<StgValue><ssdm name="p_read_46"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:39 %p_read_47 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read25_cast

]]></Node>
<StgValue><ssdm name="p_read_47"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:40 %p_read_48 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read24_cast

]]></Node>
<StgValue><ssdm name="p_read_48"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:41 %p_read_49 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read23_cast

]]></Node>
<StgValue><ssdm name="p_read_49"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:42 %p_read_50 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read22_cast

]]></Node>
<StgValue><ssdm name="p_read_50"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:43 %p_read_51 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read21_cast

]]></Node>
<StgValue><ssdm name="p_read_51"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:44 %p_read_52 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read20_cast

]]></Node>
<StgValue><ssdm name="p_read_52"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:45 %p_read_53 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read19_cast

]]></Node>
<StgValue><ssdm name="p_read_53"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:46 %p_read_54 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read18_cast

]]></Node>
<StgValue><ssdm name="p_read_54"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:47 %p_read_55 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read17_cast

]]></Node>
<StgValue><ssdm name="p_read_55"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:48 %p_read_56 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read16_cast

]]></Node>
<StgValue><ssdm name="p_read_56"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:49 %p_read_57 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read15_cast

]]></Node>
<StgValue><ssdm name="p_read_57"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:50 %p_read_58 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read14_cast

]]></Node>
<StgValue><ssdm name="p_read_58"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:51 %p_read_59 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read13_cast

]]></Node>
<StgValue><ssdm name="p_read_59"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:52 %p_read_60 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read12_cast

]]></Node>
<StgValue><ssdm name="p_read_60"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:53 %p_read_61 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read11_cast

]]></Node>
<StgValue><ssdm name="p_read_61"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:54 %p_read_62 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read10_cast

]]></Node>
<StgValue><ssdm name="p_read_62"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:55 %p_read_63 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read9_cast

]]></Node>
<StgValue><ssdm name="p_read_63"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:56 %p_read_64 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read8_cast

]]></Node>
<StgValue><ssdm name="p_read_64"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:57 %p_read_65 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read7_cast

]]></Node>
<StgValue><ssdm name="p_read_65"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:58 %p_read_66 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read6_cast

]]></Node>
<StgValue><ssdm name="p_read_66"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:59 %p_read_67 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read5_cast

]]></Node>
<StgValue><ssdm name="p_read_67"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:60 %p_read_68 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read4_cast

]]></Node>
<StgValue><ssdm name="p_read_68"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:61 %p_read_69 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read3_cast

]]></Node>
<StgValue><ssdm name="p_read_69"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:62 %p_read_70 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read2_cast

]]></Node>
<StgValue><ssdm name="p_read_70"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:63 %p_read_71 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read1_cast

]]></Node>
<StgValue><ssdm name="p_read_71"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:64 %p_read_72 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_read_cast

]]></Node>
<StgValue><ssdm name="p_read_72"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:65 %zext_ln71_cast = zext i22 %zext_ln71_read

]]></Node>
<StgValue><ssdm name="zext_ln71_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:66 %p_read62_cast_cast = zext i22 %p_read

]]></Node>
<StgValue><ssdm name="p_read62_cast_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:67 %p_read61_cast_cast = zext i22 %p_read_11

]]></Node>
<StgValue><ssdm name="p_read61_cast_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:68 %p_read60_cast_cast = zext i22 %p_read_12

]]></Node>
<StgValue><ssdm name="p_read60_cast_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:69 %p_read59_cast_cast = zext i22 %p_read_13

]]></Node>
<StgValue><ssdm name="p_read59_cast_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:70 %p_read58_cast_cast = zext i22 %p_read_14

]]></Node>
<StgValue><ssdm name="p_read58_cast_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:71 %p_read57_cast_cast = zext i22 %p_read_15

]]></Node>
<StgValue><ssdm name="p_read57_cast_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:72 %p_read56_cast_cast = zext i22 %p_read_16

]]></Node>
<StgValue><ssdm name="p_read56_cast_cast"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:73 %p_read55_cast_cast = zext i22 %p_read_17

]]></Node>
<StgValue><ssdm name="p_read55_cast_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:74 %p_read54_cast_cast = zext i22 %p_read_18

]]></Node>
<StgValue><ssdm name="p_read54_cast_cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:75 %p_read53_cast_cast = zext i22 %p_read_19

]]></Node>
<StgValue><ssdm name="p_read53_cast_cast"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:76 %p_read52_cast_cast = zext i22 %p_read_20

]]></Node>
<StgValue><ssdm name="p_read52_cast_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:77 %p_read51_cast_cast = zext i22 %p_read_21

]]></Node>
<StgValue><ssdm name="p_read51_cast_cast"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:78 %p_read50_cast_cast = zext i22 %p_read_22

]]></Node>
<StgValue><ssdm name="p_read50_cast_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:79 %p_read49_cast_cast = zext i22 %p_read_23

]]></Node>
<StgValue><ssdm name="p_read49_cast_cast"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:80 %p_read48_cast_cast = zext i22 %p_read_24

]]></Node>
<StgValue><ssdm name="p_read48_cast_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:81 %p_read47_cast_cast = zext i22 %p_read_25

]]></Node>
<StgValue><ssdm name="p_read47_cast_cast"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:82 %p_read46_cast_cast = zext i22 %p_read_26

]]></Node>
<StgValue><ssdm name="p_read46_cast_cast"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:83 %p_read45_cast_cast = zext i22 %p_read_27

]]></Node>
<StgValue><ssdm name="p_read45_cast_cast"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:84 %p_read44_cast_cast = zext i22 %p_read_28

]]></Node>
<StgValue><ssdm name="p_read44_cast_cast"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:85 %p_read43_cast_cast = zext i22 %p_read_29

]]></Node>
<StgValue><ssdm name="p_read43_cast_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:86 %p_read42_cast_cast = zext i22 %p_read_30

]]></Node>
<StgValue><ssdm name="p_read42_cast_cast"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:87 %p_read41_cast_cast = zext i22 %p_read_31

]]></Node>
<StgValue><ssdm name="p_read41_cast_cast"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:88 %p_read40_cast_cast = zext i22 %p_read_32

]]></Node>
<StgValue><ssdm name="p_read40_cast_cast"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:89 %p_read39_cast_cast = zext i22 %p_read_33

]]></Node>
<StgValue><ssdm name="p_read39_cast_cast"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:90 %p_read38_cast_cast = zext i22 %p_read_34

]]></Node>
<StgValue><ssdm name="p_read38_cast_cast"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:91 %p_read37_cast_cast = zext i22 %p_read_35

]]></Node>
<StgValue><ssdm name="p_read37_cast_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:92 %p_read36_cast_cast = zext i22 %p_read_36

]]></Node>
<StgValue><ssdm name="p_read36_cast_cast"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:93 %p_read35_cast_cast = zext i22 %p_read_37

]]></Node>
<StgValue><ssdm name="p_read35_cast_cast"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:94 %p_read34_cast_cast = zext i22 %p_read_38

]]></Node>
<StgValue><ssdm name="p_read34_cast_cast"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:95 %p_read33_cast_cast = zext i22 %p_read_39

]]></Node>
<StgValue><ssdm name="p_read33_cast_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:96 %p_read32_cast_cast = zext i22 %p_read_40

]]></Node>
<StgValue><ssdm name="p_read32_cast_cast"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:97 %p_read31_cast_cast = zext i22 %p_read_41

]]></Node>
<StgValue><ssdm name="p_read31_cast_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:98 %p_read30_cast_cast = zext i22 %p_read_42

]]></Node>
<StgValue><ssdm name="p_read30_cast_cast"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:99 %p_read29_cast_cast = zext i22 %p_read_43

]]></Node>
<StgValue><ssdm name="p_read29_cast_cast"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:100 %p_read28_cast_cast = zext i22 %p_read_44

]]></Node>
<StgValue><ssdm name="p_read28_cast_cast"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:101 %p_read27_cast_cast = zext i22 %p_read_45

]]></Node>
<StgValue><ssdm name="p_read27_cast_cast"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:102 %p_read26_cast_cast = zext i22 %p_read_46

]]></Node>
<StgValue><ssdm name="p_read26_cast_cast"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:103 %p_read25_cast_cast = zext i22 %p_read_47

]]></Node>
<StgValue><ssdm name="p_read25_cast_cast"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:104 %p_read24_cast_cast = zext i22 %p_read_48

]]></Node>
<StgValue><ssdm name="p_read24_cast_cast"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:105 %p_read23_cast_cast = zext i22 %p_read_49

]]></Node>
<StgValue><ssdm name="p_read23_cast_cast"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:106 %p_read22_cast_cast = zext i22 %p_read_50

]]></Node>
<StgValue><ssdm name="p_read22_cast_cast"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:107 %p_read21_cast_cast = zext i22 %p_read_51

]]></Node>
<StgValue><ssdm name="p_read21_cast_cast"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:108 %p_read20_cast_cast = zext i22 %p_read_52

]]></Node>
<StgValue><ssdm name="p_read20_cast_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:109 %p_read19_cast_cast = zext i22 %p_read_53

]]></Node>
<StgValue><ssdm name="p_read19_cast_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:110 %p_read18_cast_cast = zext i22 %p_read_54

]]></Node>
<StgValue><ssdm name="p_read18_cast_cast"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:111 %p_read17_cast_cast = zext i22 %p_read_55

]]></Node>
<StgValue><ssdm name="p_read17_cast_cast"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:112 %p_read16_cast_cast = zext i22 %p_read_56

]]></Node>
<StgValue><ssdm name="p_read16_cast_cast"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:113 %p_read15_cast_cast = zext i22 %p_read_57

]]></Node>
<StgValue><ssdm name="p_read15_cast_cast"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:114 %p_read14_cast_cast = zext i22 %p_read_58

]]></Node>
<StgValue><ssdm name="p_read14_cast_cast"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:115 %p_read13_cast_cast = zext i22 %p_read_59

]]></Node>
<StgValue><ssdm name="p_read13_cast_cast"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:116 %p_read12_cast_cast = zext i22 %p_read_60

]]></Node>
<StgValue><ssdm name="p_read12_cast_cast"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:117 %p_read11_cast_cast = zext i22 %p_read_61

]]></Node>
<StgValue><ssdm name="p_read11_cast_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:118 %p_read10_cast_cast = zext i22 %p_read_62

]]></Node>
<StgValue><ssdm name="p_read10_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:119 %p_read9_cast_cast = zext i22 %p_read_63

]]></Node>
<StgValue><ssdm name="p_read9_cast_cast"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:120 %p_read8_cast_cast = zext i22 %p_read_64

]]></Node>
<StgValue><ssdm name="p_read8_cast_cast"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:121 %p_read7_cast_cast = zext i22 %p_read_65

]]></Node>
<StgValue><ssdm name="p_read7_cast_cast"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:122 %p_read6_cast_cast = zext i22 %p_read_66

]]></Node>
<StgValue><ssdm name="p_read6_cast_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:123 %p_read5_cast_cast = zext i22 %p_read_67

]]></Node>
<StgValue><ssdm name="p_read5_cast_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:124 %p_read4_cast_cast = zext i22 %p_read_68

]]></Node>
<StgValue><ssdm name="p_read4_cast_cast"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:125 %p_read3_cast_cast = zext i22 %p_read_69

]]></Node>
<StgValue><ssdm name="p_read3_cast_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:126 %p_read2_cast_cast = zext i22 %p_read_70

]]></Node>
<StgValue><ssdm name="p_read2_cast_cast"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:127 %p_read1_cast_cast = zext i22 %p_read_71

]]></Node>
<StgValue><ssdm name="p_read1_cast_cast"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="47" op_0_bw="22">
<![CDATA[
newFuncRoot:128 %p_read_cast_cast = zext i22 %p_read_72

]]></Node>
<StgValue><ssdm name="p_read_cast_cast"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:129 %store_ln71 = store i4 0, i4 %i_04

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:130 %br_ln0 = br void %VITIS_LOOP_72_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2:0 %i = load i4 %i_04

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_72_2:1 %icmp_ln71 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_72_2:2 %i_11 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_72_2:3 %br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.VITIS_LOOP_72_2.240, void %for.end21.exitStub

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:0 %zext_ln71_1 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:4 %A_0_addr = getelementptr i25 %A_0, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:5 %A_0_load = load i3 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:519 %store_ln71 = store i4 %i_11, i4 %i_04

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0">
<![CDATA[
for.end21.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:1 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:2 %speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln71"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:3 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:5 %A_0_load = load i3 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="47" op_0_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:6 %sext_ln74 = sext i25 %A_0_load

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:7 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:8 %mul_ln79 = mul i47 %sext_ln74, i47 %p_read_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:9 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:10 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:11 %temp = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:12 %rend280 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend280"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:13 %agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_0_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:14 %store_ln81 = store i25 %temp, i3 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:15 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:16 %mul_ln79_8 = mul i47 %sext_ln74, i47 %p_read1_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_8"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:17 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_8, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:18 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_8, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:19 %temp_8 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_8, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:20 %rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend274"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:21 %agg_result_1_addr = getelementptr i25 %agg_result_1, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_1_addr"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:22 %store_ln81 = store i25 %temp_8, i3 %agg_result_1_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:23 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:24 %mul_ln79_9 = mul i47 %sext_ln74, i47 %p_read2_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_9"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:25 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_9, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:26 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_9, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:27 %temp_9 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_9, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:28 %rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend268"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:29 %agg_result_2_addr = getelementptr i25 %agg_result_2, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_2_addr"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:30 %store_ln81 = store i25 %temp_9, i3 %agg_result_2_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:31 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:32 %mul_ln79_10 = mul i47 %sext_ln74, i47 %p_read3_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_10"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:33 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_10, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:34 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_10, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:35 %temp_10 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_10, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:36 %rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend262"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:37 %agg_result_3_addr = getelementptr i25 %agg_result_3, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_3_addr"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:38 %store_ln81 = store i25 %temp_10, i3 %agg_result_3_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:39 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:40 %mul_ln79_11 = mul i47 %sext_ln74, i47 %p_read4_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_11"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:41 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_11, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:42 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_11, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:43 %temp_11 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_11, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:44 %rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend256"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:45 %agg_result_4_addr = getelementptr i25 %agg_result_4, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_4_addr"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:46 %store_ln81 = store i25 %temp_11, i3 %agg_result_4_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:47 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:48 %mul_ln79_12 = mul i47 %sext_ln74, i47 %p_read5_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_12"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:49 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_12, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:50 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_12, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:51 %temp_12 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_12, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:52 %rend250 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend250"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:53 %agg_result_5_addr = getelementptr i25 %agg_result_5, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_5_addr"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:54 %store_ln81 = store i25 %temp_12, i3 %agg_result_5_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:55 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:56 %mul_ln79_13 = mul i47 %sext_ln74, i47 %p_read6_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_13"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:57 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_13, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:58 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_13, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:59 %temp_13 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_13, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:60 %rend244 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend244"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:61 %agg_result_6_addr = getelementptr i25 %agg_result_6, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_6_addr"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:62 %store_ln81 = store i25 %temp_13, i3 %agg_result_6_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:63 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:64 %mul_ln79_14 = mul i47 %sext_ln74, i47 %p_read7_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_14"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:65 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_14, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:66 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_14, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:67 %temp_14 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_14, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:68 %rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend238"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:69 %agg_result_7_addr = getelementptr i25 %agg_result_7, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_7_addr"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:70 %store_ln81 = store i25 %temp_14, i3 %agg_result_7_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:71 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:72 %mul_ln79_15 = mul i47 %sext_ln74, i47 %p_read8_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_15"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:73 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_15, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:74 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_15, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:75 %temp_15 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_15, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:76 %rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend232"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:77 %agg_result_8_addr = getelementptr i25 %agg_result_8, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_8_addr"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:78 %store_ln81 = store i25 %temp_15, i3 %agg_result_8_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:79 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:80 %mul_ln79_16 = mul i47 %sext_ln74, i47 %p_read9_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_16"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:81 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_16, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:82 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_16, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:83 %temp_16 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_16, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_16"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:84 %rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend226"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:85 %agg_result_9_addr = getelementptr i25 %agg_result_9, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_9_addr"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:86 %store_ln81 = store i25 %temp_16, i3 %agg_result_9_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:87 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:88 %mul_ln79_17 = mul i47 %sext_ln74, i47 %p_read10_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_17"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:89 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_17, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:90 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_17, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:91 %temp_17 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_17, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_17"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:92 %rend220 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend220"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:93 %agg_result_10_addr = getelementptr i25 %agg_result_10, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_10_addr"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:94 %store_ln81 = store i25 %temp_17, i3 %agg_result_10_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:95 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:96 %mul_ln79_18 = mul i47 %sext_ln74, i47 %p_read11_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_18"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:97 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_18, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:98 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_18, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:99 %temp_18 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_18, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_18"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:100 %rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend214"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:101 %agg_result_11_addr = getelementptr i25 %agg_result_11, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_11_addr"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:102 %store_ln81 = store i25 %temp_18, i3 %agg_result_11_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:103 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:104 %mul_ln79_19 = mul i47 %sext_ln74, i47 %p_read12_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_19"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:105 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_19, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:106 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_19, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:107 %temp_19 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_19, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_19"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:108 %rend208 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend208"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:109 %agg_result_12_addr = getelementptr i25 %agg_result_12, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_12_addr"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:110 %store_ln81 = store i25 %temp_19, i3 %agg_result_12_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:111 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:112 %mul_ln79_20 = mul i47 %sext_ln74, i47 %p_read13_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_20"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:113 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_20, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:114 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_20, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:115 %temp_20 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_20, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_20"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:116 %rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend202"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:117 %agg_result_13_addr = getelementptr i25 %agg_result_13, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_13_addr"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:118 %store_ln81 = store i25 %temp_20, i3 %agg_result_13_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:119 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:120 %mul_ln79_21 = mul i47 %sext_ln74, i47 %p_read14_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_21"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:121 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_21, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:122 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_21, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:123 %temp_21 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_21, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_21"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:124 %rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend196"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:125 %agg_result_14_addr = getelementptr i25 %agg_result_14, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_14_addr"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:126 %store_ln81 = store i25 %temp_21, i3 %agg_result_14_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:127 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:128 %mul_ln79_22 = mul i47 %sext_ln74, i47 %p_read15_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_22"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:129 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_22, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:130 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_22, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:131 %temp_22 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_22, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_22"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:132 %rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend190"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:133 %agg_result_15_addr = getelementptr i25 %agg_result_15, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_15_addr"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:134 %store_ln81 = store i25 %temp_22, i3 %agg_result_15_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:135 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:136 %mul_ln79_23 = mul i47 %sext_ln74, i47 %p_read16_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_23"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:137 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_23, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:138 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_23, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:139 %temp_23 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_23, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_23"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:140 %rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend184"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:141 %agg_result_16_addr = getelementptr i25 %agg_result_16, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_16_addr"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:142 %store_ln81 = store i25 %temp_23, i3 %agg_result_16_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:143 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:144 %mul_ln79_24 = mul i47 %sext_ln74, i47 %p_read17_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_24"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:145 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_24, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:146 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_24, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:147 %temp_24 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_24, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_24"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:148 %rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend178"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:149 %agg_result_17_addr = getelementptr i25 %agg_result_17, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_17_addr"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:150 %store_ln81 = store i25 %temp_24, i3 %agg_result_17_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:151 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:152 %mul_ln79_25 = mul i47 %sext_ln74, i47 %p_read18_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_25"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:153 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_25, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:154 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_25, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:155 %temp_25 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_25, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_25"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:156 %rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend172"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:157 %agg_result_18_addr = getelementptr i25 %agg_result_18, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_18_addr"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:158 %store_ln81 = store i25 %temp_25, i3 %agg_result_18_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:159 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:160 %mul_ln79_26 = mul i47 %sext_ln74, i47 %p_read19_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_26"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:161 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_26, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:162 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_26, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:163 %temp_26 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_26, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_26"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:164 %rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend166"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:165 %agg_result_19_addr = getelementptr i25 %agg_result_19, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_19_addr"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:166 %store_ln81 = store i25 %temp_26, i3 %agg_result_19_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:167 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:168 %mul_ln79_27 = mul i47 %sext_ln74, i47 %p_read20_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_27"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:169 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_27, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:170 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_27, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:171 %temp_27 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_27, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_27"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:172 %rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend160"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:173 %agg_result_20_addr = getelementptr i25 %agg_result_20, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_20_addr"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:174 %store_ln81 = store i25 %temp_27, i3 %agg_result_20_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:175 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:176 %mul_ln79_28 = mul i47 %sext_ln74, i47 %p_read21_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_28"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:177 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_28, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:178 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_28, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:179 %temp_28 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_28, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_28"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:180 %rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend154"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:181 %agg_result_21_addr = getelementptr i25 %agg_result_21, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_21_addr"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:182 %store_ln81 = store i25 %temp_28, i3 %agg_result_21_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:183 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:184 %mul_ln79_29 = mul i47 %sext_ln74, i47 %p_read22_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_29"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:185 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_29, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:186 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_29, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:187 %temp_29 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_29, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_29"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:188 %rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend148"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:189 %agg_result_22_addr = getelementptr i25 %agg_result_22, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_22_addr"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:190 %store_ln81 = store i25 %temp_29, i3 %agg_result_22_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:191 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:192 %mul_ln79_30 = mul i47 %sext_ln74, i47 %p_read23_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_30"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:193 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_30, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:194 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_30, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:195 %temp_30 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_30, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_30"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:196 %rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend142"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:197 %agg_result_23_addr = getelementptr i25 %agg_result_23, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_23_addr"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:198 %store_ln81 = store i25 %temp_30, i3 %agg_result_23_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:199 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:200 %mul_ln79_31 = mul i47 %sext_ln74, i47 %p_read24_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_31"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:201 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_31, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:202 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_31, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:203 %temp_31 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_31, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_31"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:204 %rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend136"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:205 %agg_result_24_addr = getelementptr i25 %agg_result_24, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_24_addr"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:206 %store_ln81 = store i25 %temp_31, i3 %agg_result_24_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:207 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:208 %mul_ln79_32 = mul i47 %sext_ln74, i47 %p_read25_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_32"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:209 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_32, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:210 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_32, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:211 %temp_32 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_32, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_32"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:212 %rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend130"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:213 %agg_result_25_addr = getelementptr i25 %agg_result_25, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_25_addr"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:214 %store_ln81 = store i25 %temp_32, i3 %agg_result_25_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:215 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:216 %mul_ln79_33 = mul i47 %sext_ln74, i47 %p_read26_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_33"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:217 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_33, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:218 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_33, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:219 %temp_33 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_33, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_33"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:220 %rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend124"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:221 %agg_result_26_addr = getelementptr i25 %agg_result_26, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_26_addr"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:222 %store_ln81 = store i25 %temp_33, i3 %agg_result_26_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:223 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:224 %mul_ln79_34 = mul i47 %sext_ln74, i47 %p_read27_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_34"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:225 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_34, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:226 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_34, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:227 %temp_34 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_34, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_34"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:228 %rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend118"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:229 %agg_result_27_addr = getelementptr i25 %agg_result_27, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_27_addr"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:230 %store_ln81 = store i25 %temp_34, i3 %agg_result_27_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:231 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:232 %mul_ln79_35 = mul i47 %sext_ln74, i47 %p_read28_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_35"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:233 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_35, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:234 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_35, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:235 %temp_35 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_35, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_35"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:236 %rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend112"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:237 %agg_result_28_addr = getelementptr i25 %agg_result_28, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_28_addr"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:238 %store_ln81 = store i25 %temp_35, i3 %agg_result_28_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:239 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:240 %mul_ln79_36 = mul i47 %sext_ln74, i47 %p_read29_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_36"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:241 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_36, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:242 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_36, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:243 %temp_36 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_36, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_36"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:244 %rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend106"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:245 %agg_result_29_addr = getelementptr i25 %agg_result_29, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_29_addr"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:246 %store_ln81 = store i25 %temp_36, i3 %agg_result_29_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:247 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:248 %mul_ln79_37 = mul i47 %sext_ln74, i47 %p_read30_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_37"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:249 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_37, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:250 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_37, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:251 %temp_37 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_37, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_37"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:252 %rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend100"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:253 %agg_result_30_addr = getelementptr i25 %agg_result_30, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_30_addr"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:254 %store_ln81 = store i25 %temp_37, i3 %agg_result_30_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:255 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:256 %mul_ln79_38 = mul i47 %sext_ln74, i47 %p_read31_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_38"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:257 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_38, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:258 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_38, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:259 %temp_38 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_38, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_38"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:260 %rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend94"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:261 %agg_result_31_addr = getelementptr i25 %agg_result_31, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_31_addr"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:262 %store_ln81 = store i25 %temp_38, i3 %agg_result_31_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:263 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:264 %mul_ln79_39 = mul i47 %sext_ln74, i47 %p_read32_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_39"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:265 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_39, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:266 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_39, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:267 %temp_39 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_39, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_39"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:268 %rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend88"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:269 %agg_result_32_addr = getelementptr i25 %agg_result_32, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_32_addr"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:270 %store_ln81 = store i25 %temp_39, i3 %agg_result_32_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:271 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:272 %mul_ln79_40 = mul i47 %sext_ln74, i47 %p_read33_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_40"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:273 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_40, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:274 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_40, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:275 %temp_40 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_40, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_40"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:276 %rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend82"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:277 %agg_result_33_addr = getelementptr i25 %agg_result_33, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_33_addr"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:278 %store_ln81 = store i25 %temp_40, i3 %agg_result_33_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:279 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:280 %mul_ln79_41 = mul i47 %sext_ln74, i47 %p_read34_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_41"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:281 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_41, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:282 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_41, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:283 %temp_41 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_41, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_41"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:284 %rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend76"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:285 %agg_result_34_addr = getelementptr i25 %agg_result_34, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_34_addr"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:286 %store_ln81 = store i25 %temp_41, i3 %agg_result_34_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:287 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:288 %mul_ln79_42 = mul i47 %sext_ln74, i47 %p_read35_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_42"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:289 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_42, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:290 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_42, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:291 %temp_42 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_42, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_42"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:292 %rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend70"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:293 %agg_result_35_addr = getelementptr i25 %agg_result_35, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_35_addr"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:294 %store_ln81 = store i25 %temp_42, i3 %agg_result_35_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:295 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:296 %mul_ln79_43 = mul i47 %sext_ln74, i47 %p_read36_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_43"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:297 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_43, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:298 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_43, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:299 %temp_43 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_43, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_43"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:300 %rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend64"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:301 %agg_result_36_addr = getelementptr i25 %agg_result_36, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_36_addr"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:302 %store_ln81 = store i25 %temp_43, i3 %agg_result_36_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:303 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:304 %mul_ln79_44 = mul i47 %sext_ln74, i47 %p_read37_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_44"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:305 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_44, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:306 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_44, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:307 %temp_44 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_44, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_44"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:308 %rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend58"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:309 %agg_result_37_addr = getelementptr i25 %agg_result_37, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_37_addr"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:310 %store_ln81 = store i25 %temp_44, i3 %agg_result_37_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:311 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:312 %mul_ln79_45 = mul i47 %sext_ln74, i47 %p_read38_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_45"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:313 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_45, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:314 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_45, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:315 %temp_45 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_45, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_45"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:316 %rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend52"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:317 %agg_result_38_addr = getelementptr i25 %agg_result_38, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_38_addr"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:318 %store_ln81 = store i25 %temp_45, i3 %agg_result_38_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:319 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:320 %mul_ln79_46 = mul i47 %sext_ln74, i47 %p_read39_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_46"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:321 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_46, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:322 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_46, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:323 %temp_46 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_46, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_46"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:324 %rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:325 %agg_result_39_addr = getelementptr i25 %agg_result_39, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_39_addr"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:326 %store_ln81 = store i25 %temp_46, i3 %agg_result_39_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:327 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:328 %mul_ln79_47 = mul i47 %sext_ln74, i47 %p_read40_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_47"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:329 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_47, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:330 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_47, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:331 %temp_47 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_47, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_47"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:332 %rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend40"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:333 %agg_result_40_addr = getelementptr i25 %agg_result_40, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_40_addr"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:334 %store_ln81 = store i25 %temp_47, i3 %agg_result_40_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:335 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:336 %mul_ln79_48 = mul i47 %sext_ln74, i47 %p_read41_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_48"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:337 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_48, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:338 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_48, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:339 %temp_48 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_48, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_48"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:340 %rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend34"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:341 %agg_result_41_addr = getelementptr i25 %agg_result_41, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_41_addr"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:342 %store_ln81 = store i25 %temp_48, i3 %agg_result_41_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:343 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:344 %mul_ln79_49 = mul i47 %sext_ln74, i47 %p_read42_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_49"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:345 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_49, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:346 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_49, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:347 %temp_49 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_49, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_49"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:348 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:349 %agg_result_42_addr = getelementptr i25 %agg_result_42, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_42_addr"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:350 %store_ln81 = store i25 %temp_49, i3 %agg_result_42_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:351 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:352 %mul_ln79_50 = mul i47 %sext_ln74, i47 %p_read43_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_50"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:353 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_50, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:354 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_50, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:355 %temp_50 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_50, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_50"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:356 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:357 %agg_result_43_addr = getelementptr i25 %agg_result_43, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_43_addr"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:358 %store_ln81 = store i25 %temp_50, i3 %agg_result_43_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:359 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:360 %mul_ln79_51 = mul i47 %sext_ln74, i47 %p_read44_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_51"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:361 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_51, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:362 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_51, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:363 %temp_51 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_51, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_51"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:364 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:365 %agg_result_44_addr = getelementptr i25 %agg_result_44, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_44_addr"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:366 %store_ln81 = store i25 %temp_51, i3 %agg_result_44_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:367 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:368 %mul_ln79_52 = mul i47 %sext_ln74, i47 %p_read45_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_52"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:369 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_52, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:370 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_52, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:371 %temp_52 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_52, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_52"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:372 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:373 %agg_result_45_addr = getelementptr i25 %agg_result_45, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_45_addr"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:374 %store_ln81 = store i25 %temp_52, i3 %agg_result_45_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:375 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:376 %mul_ln79_53 = mul i47 %sext_ln74, i47 %p_read46_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_53"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:377 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_53, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:378 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_53, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:379 %temp_53 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_53, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_53"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:380 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:381 %agg_result_46_addr = getelementptr i25 %agg_result_46, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_46_addr"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:382 %store_ln81 = store i25 %temp_53, i3 %agg_result_46_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:383 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:384 %mul_ln79_54 = mul i47 %sext_ln74, i47 %p_read47_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_54"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:385 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_54, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:386 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_54, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:387 %temp_54 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_54, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_54"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:388 %rend382 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend382"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:389 %agg_result_47_addr = getelementptr i25 %agg_result_47, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_47_addr"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:390 %store_ln81 = store i25 %temp_54, i3 %agg_result_47_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:391 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:392 %mul_ln79_55 = mul i47 %sext_ln74, i47 %p_read48_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_55"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:393 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_55, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:394 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_55, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:395 %temp_55 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_55, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_55"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:396 %rend376 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend376"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:397 %agg_result_48_addr = getelementptr i25 %agg_result_48, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_48_addr"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:398 %store_ln81 = store i25 %temp_55, i3 %agg_result_48_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:399 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:400 %mul_ln79_56 = mul i47 %sext_ln74, i47 %p_read49_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_56"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:401 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_56, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:402 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_56, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:403 %temp_56 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_56, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_56"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:404 %rend370 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend370"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:405 %agg_result_49_addr = getelementptr i25 %agg_result_49, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_49_addr"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:406 %store_ln81 = store i25 %temp_56, i3 %agg_result_49_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:407 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:408 %mul_ln79_57 = mul i47 %sext_ln74, i47 %p_read50_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_57"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:409 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_57, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:410 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_57, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:411 %temp_57 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_57, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_57"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:412 %rend364 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend364"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:413 %agg_result_50_addr = getelementptr i25 %agg_result_50, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_50_addr"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:414 %store_ln81 = store i25 %temp_57, i3 %agg_result_50_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:415 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:416 %mul_ln79_58 = mul i47 %sext_ln74, i47 %p_read51_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_58"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:417 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_58, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:418 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_58, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:419 %temp_58 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_58, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_58"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:420 %rend358 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend358"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:421 %agg_result_51_addr = getelementptr i25 %agg_result_51, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_51_addr"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:422 %store_ln81 = store i25 %temp_58, i3 %agg_result_51_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:423 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:424 %mul_ln79_59 = mul i47 %sext_ln74, i47 %p_read52_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_59"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:425 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_59, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:426 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_59, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:427 %temp_59 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_59, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_59"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:428 %rend352 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend352"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:429 %agg_result_52_addr = getelementptr i25 %agg_result_52, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_52_addr"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:430 %store_ln81 = store i25 %temp_59, i3 %agg_result_52_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:431 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:432 %mul_ln79_60 = mul i47 %sext_ln74, i47 %p_read53_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_60"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:433 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_60, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:434 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_60, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:435 %temp_60 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_60, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_60"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:436 %rend346 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend346"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:437 %agg_result_53_addr = getelementptr i25 %agg_result_53, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_53_addr"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:438 %store_ln81 = store i25 %temp_60, i3 %agg_result_53_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:439 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:440 %mul_ln79_61 = mul i47 %sext_ln74, i47 %p_read54_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_61"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:441 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_61, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:442 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_61, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:443 %temp_61 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_61, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_61"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:444 %rend340 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend340"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:445 %agg_result_54_addr = getelementptr i25 %agg_result_54, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_54_addr"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:446 %store_ln81 = store i25 %temp_61, i3 %agg_result_54_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:447 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:448 %mul_ln79_62 = mul i47 %sext_ln74, i47 %p_read55_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_62"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:449 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_62, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:450 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_62, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:451 %temp_62 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_62, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_62"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:452 %rend334 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend334"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:453 %agg_result_55_addr = getelementptr i25 %agg_result_55, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_55_addr"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:454 %store_ln81 = store i25 %temp_62, i3 %agg_result_55_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:455 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:456 %mul_ln79_63 = mul i47 %sext_ln74, i47 %p_read56_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_63"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:457 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_63, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:458 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_63, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:459 %temp_63 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_63, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_63"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:460 %rend328 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend328"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:461 %agg_result_56_addr = getelementptr i25 %agg_result_56, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_56_addr"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:462 %store_ln81 = store i25 %temp_63, i3 %agg_result_56_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:463 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:464 %mul_ln79_64 = mul i47 %sext_ln74, i47 %p_read57_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_64"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:465 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_64, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:466 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_64, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:467 %temp_64 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_64, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_64"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:468 %rend322 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend322"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:469 %agg_result_57_addr = getelementptr i25 %agg_result_57, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_57_addr"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:470 %store_ln81 = store i25 %temp_64, i3 %agg_result_57_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:471 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:472 %mul_ln79_65 = mul i47 %sext_ln74, i47 %p_read58_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_65"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:473 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_65, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:474 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_65, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:475 %temp_65 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_65, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_65"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:476 %rend316 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend316"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:477 %agg_result_58_addr = getelementptr i25 %agg_result_58, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_58_addr"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:478 %store_ln81 = store i25 %temp_65, i3 %agg_result_58_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:479 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:480 %mul_ln79_66 = mul i47 %sext_ln74, i47 %p_read59_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_66"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:481 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_66, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:482 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_66, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:483 %temp_66 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_66, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_66"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:484 %rend310 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend310"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:485 %agg_result_59_addr = getelementptr i25 %agg_result_59, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_59_addr"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:486 %store_ln81 = store i25 %temp_66, i3 %agg_result_59_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:487 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:488 %mul_ln79_67 = mul i47 %sext_ln74, i47 %p_read60_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_67"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:489 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_67, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:490 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_67, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:491 %temp_67 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_67, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_67"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:492 %rend304 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend304"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:493 %agg_result_60_addr = getelementptr i25 %agg_result_60, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_60_addr"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:494 %store_ln81 = store i25 %temp_67, i3 %agg_result_60_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:495 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:496 %mul_ln79_68 = mul i47 %sext_ln74, i47 %p_read61_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_68"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:497 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_68, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:498 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_68, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:499 %temp_68 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_68, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_68"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:500 %rend298 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend298"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:501 %agg_result_61_addr = getelementptr i25 %agg_result_61, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_61_addr"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:502 %store_ln81 = store i25 %temp_68, i3 %agg_result_61_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:503 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:504 %mul_ln79_69 = mul i47 %sext_ln74, i47 %p_read62_cast_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_69"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:505 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_69, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:506 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_69, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:507 %temp_69 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_69, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_69"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:508 %rend292 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend292"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:509 %agg_result_62_addr = getelementptr i25 %agg_result_62, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_62_addr"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:510 %store_ln81 = store i25 %temp_69, i3 %agg_result_62_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:511 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:512 %mul_ln79_70 = mul i47 %sext_ln74, i47 %zext_ln71_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_70"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:513 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_70, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:514 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79_70, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="25" op_0_bw="25" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:515 %temp_70 = partselect i25 @_ssdm_op_PartSelect.i25.i47.i32.i32, i47 %mul_ln79_70, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_70"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:516 %rend286 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend286"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:517 %agg_result_63_addr = getelementptr i25 %agg_result_63, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="agg_result_63_addr"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:518 %store_ln81 = store i25 %temp_70, i3 %agg_result_63_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.240:520 %br_ln71 = br void %VITIS_LOOP_72_2

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
