Dispatch_ID,Kernel_Name,GPU_ID,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,wave_size,obj,SQ_THREAD_CYCLES_VALU,SQ_IFETCH,SQ_LDS_BANK_CONFLICT,SQ_LDS_ADDR_CONFLICT,SQ_LDS_UNALIGNED_STALL,SQ_WAVES_EQ_64,SQ_WAVES_LT_64,SQ_WAVES_LT_48,TCP_TCC_WRITE_REQ_sum,TCP_TCC_ATOMIC_WITH_RET_REQ_sum,TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum,TCP_TCC_NC_READ_REQ_sum,TA_FLAT_WAVEFRONTS_sum,TA_FLAT_READ_WAVEFRONTS_sum,SPI_RA_BAR_CU_FULL_CSN,SPI_RA_TGLIM_CU_FULL_CSN,TCC_EA_RDREQ_DRAM_sum,TCC_TAG_STALL_sum,TCC_NORMAL_WRITEBACK_sum,TCC_ALL_TC_OP_WB_WRITEBACK_sum,wave_size_1,obj_1,TCC_HIT[0],TCC_MISS[0],TCC_READ[0],TCC_REQ[0],TCC_HIT[1],TCC_MISS[1],TCC_READ[1],TCC_REQ[1],TCC_HIT[2],TCC_MISS[2],TCC_READ[2],TCC_REQ[2],TCC_HIT[3],TCC_MISS[3],TCC_READ[3],TCC_REQ[3],TCC_HIT[4],TCC_MISS[4],TCC_READ[4],TCC_REQ[4],TCC_HIT[5],TCC_MISS[5],TCC_READ[5],TCC_REQ[5],TCC_HIT[6],TCC_MISS[6],TCC_READ[6],TCC_REQ[6],TCC_HIT[7],TCC_MISS[7],TCC_READ[7],TCC_REQ[7],TCC_HIT[8],TCC_MISS[8],TCC_READ[8],TCC_REQ[8],TCC_HIT[9],TCC_MISS[9],TCC_READ[9],TCC_REQ[9],TCC_HIT[10],TCC_MISS[10],TCC_READ[10],TCC_REQ[10],TCC_HIT[11],TCC_MISS[11],TCC_READ[11],TCC_REQ[11],TCC_HIT[12],TCC_MISS[12],TCC_READ[12],TCC_REQ[12],TCC_HIT[13],TCC_MISS[13],TCC_READ[13],TCC_REQ[13],TCC_HIT[14],TCC_MISS[14],TCC_READ[14],TCC_REQ[14],TCC_HIT[15],TCC_MISS[15],TCC_READ[15],TCC_REQ[15],TCC_HIT[16],TCC_MISS[16],TCC_READ[16],TCC_REQ[16],TCC_HIT[17],TCC_MISS[17],TCC_READ[17],TCC_REQ[17],TCC_HIT[18],TCC_MISS[18],TCC_READ[18],TCC_REQ[18],TCC_HIT[19],TCC_MISS[19],TCC_READ[19],TCC_REQ[19],TCC_HIT[20],TCC_MISS[20],TCC_READ[20],TCC_REQ[20],TCC_HIT[21],TCC_MISS[21],TCC_READ[21],TCC_REQ[21],TCC_HIT[22],TCC_MISS[22],TCC_READ[22],TCC_REQ[22],TCC_HIT[23],TCC_MISS[23],TCC_READ[23],TCC_REQ[23],TCC_HIT[24],TCC_MISS[24],TCC_READ[24],TCC_REQ[24],TCC_HIT[25],TCC_MISS[25],TCC_READ[25],TCC_REQ[25],TCC_HIT[26],TCC_MISS[26],TCC_READ[26],TCC_REQ[26],TCC_HIT[27],TCC_MISS[27],TCC_READ[27],TCC_REQ[27],TCC_HIT[28],TCC_MISS[28],TCC_READ[28],TCC_REQ[28],TCC_HIT[29],TCC_MISS[29],TCC_READ[29],TCC_REQ[29],TCC_HIT[30],TCC_MISS[30],TCC_READ[30],TCC_REQ[30],TCC_HIT[31],TCC_MISS[31],TCC_READ[31],TCC_REQ[31],wave_size_2,obj_2,SQC_DCACHE_REQ_READ_1,SQC_DCACHE_REQ_READ_2,SQC_DCACHE_REQ_READ_4,wave_size_3,obj_3,SQ_INSTS_VALU_MUL_F32,SQ_INSTS_VALU_FMA_F32,SQ_INSTS_VALU_TRANS_F32,SQ_INSTS_VALU_ADD_F64,SQ_INSTS_VALU_MUL_F64,SQ_INSTS_VALU_FMA_F64,SQ_INSTS_VALU_TRANS_F64,SQ_INSTS_VALU_INT32,TCP_VOLATILE_sum,TCP_TOTAL_ACCESSES_sum,TCP_TOTAL_READ_sum,TCP_TOTAL_WRITE_sum,TA_BUFFER_ATOMIC_WAVEFRONTS_sum,TA_BUFFER_TOTAL_CYCLES_sum,TD_ATOMIC_WAVEFRONT_sum,TD_STORE_WAVEFRONT_sum,SPI_RA_REQ_NO_ALLOC,SPI_RA_REQ_NO_ALLOC_CSN,CPC_CPC_STAT_STALL,CPC_UTCL1_STALL_ON_TRANSLATION,CPF_CPF_STAT_IDLE,CPF_CPF_TCIU_IDLE,TCC_REQ_sum,TCC_STREAMING_REQ_sum,TCC_HIT_sum,TCC_MISS_sum,wave_size_4,obj_4,SQ_ACTIVE_INST_SCA,SQ_ACTIVE_INST_EXP_GDS,SQ_ACTIVE_INST_MISC,SQ_ACTIVE_INST_FLAT,SQ_INST_CYCLES_VMEM_WR,SQ_INST_CYCLES_VMEM_RD,SQ_INST_CYCLES_SMEM,SQ_INST_CYCLES_SALU,TCP_TCP_LATENCY_sum,TCP_TCC_READ_REQ_LATENCY_sum,TCP_TCC_WRITE_REQ_LATENCY_sum,TCP_TCC_READ_REQ_sum,TA_ADDR_STALLED_BY_TD_CYCLES_sum,TA_DATA_STALLED_BY_TC_CYCLES_sum,SPI_RA_SGPR_SIMD_FULL_CSN,SPI_RA_LDS_CU_FULL_CSN,CPC_ME1_DC0_SPI_BUSY,TCC_EA_WRREQ_STALL_sum,TCC_EA_RDREQ_sum,TCC_EA_RDREQ_32B_sum,TCC_EA_RD_UNCACHED_32B_sum,wave_size_5,obj_5,SQ_WAVE_CYCLES,SQ_WAIT_ANY,SQ_WAIT_INST_ANY,SQ_ACTIVE_INST_ANY,SQ_BUSY_CU_CYCLES,SQ_ACTIVE_INST_VMEM,SQ_ACTIVE_INST_LDS,SQ_ACTIVE_INST_VALU,TCP_UTCL1_TRANSLATION_MISS_sum,TCP_UTCL1_TRANSLATION_HIT_sum,TCP_UTCL1_PERMISSION_MISS_sum,TCP_UTCL1_REQUEST_sum,TA_ADDR_STALLED_BY_TC_CYCLES_sum,TA_TOTAL_WAVEFRONTS_sum,SPI_RA_WAVE_SIMD_FULL_CSN,SPI_RA_VGPR_SIMD_FULL_CSN,CPC_CPC_UTCL2IU_STALL,CPC_ME1_BUSY_FOR_PACKET_DECODE,TCC_EA_WRREQ_sum,TCC_EA_WRREQ_64B_sum,TCC_EA_WR_UNCACHED_32B_sum,TCC_EA_WRREQ_DRAM_sum,wave_size_6,obj_6,SQ_INSTS_VALU_INT64,SQ_INSTS_SMEM,SQ_INSTS_FLAT,SQ_INSTS_LDS,SQ_INSTS_GDS,SQ_INSTS_EXP_GDS,SQ_INSTS_BRANCH,SQ_INSTS_SENDMSG,TCP_TOTAL_ATOMIC_WITH_RET_sum,TCP_TOTAL_ATOMIC_WITHOUT_RET_sum,TCP_TOTAL_WRITEBACK_INVALIDATES_sum,TCP_TOTAL_CACHE_ACCESSES_sum,TA_BUFFER_COALESCED_READ_CYCLES_sum,TA_BUFFER_COALESCED_WRITE_CYCLES_sum,TD_COALESCABLE_WAVEFRONT_sum,SPI_RA_RES_STALL_CSN,SPI_RA_TMP_STALL_CSN,CPC_CPC_UTCL2IU_BUSY,CPC_CPC_UTCL2IU_IDLE,CPF_CMP_UTCL1_STALL_ON_TRANSLATION,TCC_READ_sum,TCC_WRITE_sum,TCC_ATOMIC_sum,TCC_WRITEBACK_sum,wave_size_7,obj_7,TCC_EA_WRREQ_DRAM_CREDIT_STALL[0],TCC_EA_WRREQ_GMI_CREDIT_STALL[0],TCC_EA_WRREQ_IO_CREDIT_STALL[0],TCC_EA_WRREQ_LEVEL[0],TCC_EA_WRREQ_DRAM_CREDIT_STALL[1],TCC_EA_WRREQ_GMI_CREDIT_STALL[1],TCC_EA_WRREQ_IO_CREDIT_STALL[1],TCC_EA_WRREQ_LEVEL[1],TCC_EA_WRREQ_DRAM_CREDIT_STALL[2],TCC_EA_WRREQ_GMI_CREDIT_STALL[2],TCC_EA_WRREQ_IO_CREDIT_STALL[2],TCC_EA_WRREQ_LEVEL[2],TCC_EA_WRREQ_DRAM_CREDIT_STALL[3],TCC_EA_WRREQ_GMI_CREDIT_STALL[3],TCC_EA_WRREQ_IO_CREDIT_STALL[3],TCC_EA_WRREQ_LEVEL[3],TCC_EA_WRREQ_DRAM_CREDIT_STALL[4],TCC_EA_WRREQ_GMI_CREDIT_STALL[4],TCC_EA_WRREQ_IO_CREDIT_STALL[4],TCC_EA_WRREQ_LEVEL[4],TCC_EA_WRREQ_DRAM_CREDIT_STALL[5],TCC_EA_WRREQ_GMI_CREDIT_STALL[5],TCC_EA_WRREQ_IO_CREDIT_STALL[5],TCC_EA_WRREQ_LEVEL[5],TCC_EA_WRREQ_DRAM_CREDIT_STALL[6],TCC_EA_WRREQ_GMI_CREDIT_STALL[6],TCC_EA_WRREQ_IO_CREDIT_STALL[6],TCC_EA_WRREQ_LEVEL[6],TCC_EA_WRREQ_DRAM_CREDIT_STALL[7],TCC_EA_WRREQ_GMI_CREDIT_STALL[7],TCC_EA_WRREQ_IO_CREDIT_STALL[7],TCC_EA_WRREQ_LEVEL[7],TCC_EA_WRREQ_DRAM_CREDIT_STALL[8],TCC_EA_WRREQ_GMI_CREDIT_STALL[8],TCC_EA_WRREQ_IO_CREDIT_STALL[8],TCC_EA_WRREQ_LEVEL[8],TCC_EA_WRREQ_DRAM_CREDIT_STALL[9],TCC_EA_WRREQ_GMI_CREDIT_STALL[9],TCC_EA_WRREQ_IO_CREDIT_STALL[9],TCC_EA_WRREQ_LEVEL[9],TCC_EA_WRREQ_DRAM_CREDIT_STALL[10],TCC_EA_WRREQ_GMI_CREDIT_STALL[10],TCC_EA_WRREQ_IO_CREDIT_STALL[10],TCC_EA_WRREQ_LEVEL[10],TCC_EA_WRREQ_DRAM_CREDIT_STALL[11],TCC_EA_WRREQ_GMI_CREDIT_STALL[11],TCC_EA_WRREQ_IO_CREDIT_STALL[11],TCC_EA_WRREQ_LEVEL[11],TCC_EA_WRREQ_DRAM_CREDIT_STALL[12],TCC_EA_WRREQ_GMI_CREDIT_STALL[12],TCC_EA_WRREQ_IO_CREDIT_STALL[12],TCC_EA_WRREQ_LEVEL[12],TCC_EA_WRREQ_DRAM_CREDIT_STALL[13],TCC_EA_WRREQ_GMI_CREDIT_STALL[13],TCC_EA_WRREQ_IO_CREDIT_STALL[13],TCC_EA_WRREQ_LEVEL[13],TCC_EA_WRREQ_DRAM_CREDIT_STALL[14],TCC_EA_WRREQ_GMI_CREDIT_STALL[14],TCC_EA_WRREQ_IO_CREDIT_STALL[14],TCC_EA_WRREQ_LEVEL[14],TCC_EA_WRREQ_DRAM_CREDIT_STALL[15],TCC_EA_WRREQ_GMI_CREDIT_STALL[15],TCC_EA_WRREQ_IO_CREDIT_STALL[15],TCC_EA_WRREQ_LEVEL[15],TCC_EA_WRREQ_DRAM_CREDIT_STALL[16],TCC_EA_WRREQ_GMI_CREDIT_STALL[16],TCC_EA_WRREQ_IO_CREDIT_STALL[16],TCC_EA_WRREQ_LEVEL[16],TCC_EA_WRREQ_DRAM_CREDIT_STALL[17],TCC_EA_WRREQ_GMI_CREDIT_STALL[17],TCC_EA_WRREQ_IO_CREDIT_STALL[17],TCC_EA_WRREQ_LEVEL[17],TCC_EA_WRREQ_DRAM_CREDIT_STALL[18],TCC_EA_WRREQ_GMI_CREDIT_STALL[18],TCC_EA_WRREQ_IO_CREDIT_STALL[18],TCC_EA_WRREQ_LEVEL[18],TCC_EA_WRREQ_DRAM_CREDIT_STALL[19],TCC_EA_WRREQ_GMI_CREDIT_STALL[19],TCC_EA_WRREQ_IO_CREDIT_STALL[19],TCC_EA_WRREQ_LEVEL[19],TCC_EA_WRREQ_DRAM_CREDIT_STALL[20],TCC_EA_WRREQ_GMI_CREDIT_STALL[20],TCC_EA_WRREQ_IO_CREDIT_STALL[20],TCC_EA_WRREQ_LEVEL[20],TCC_EA_WRREQ_DRAM_CREDIT_STALL[21],TCC_EA_WRREQ_GMI_CREDIT_STALL[21],TCC_EA_WRREQ_IO_CREDIT_STALL[21],TCC_EA_WRREQ_LEVEL[21],TCC_EA_WRREQ_DRAM_CREDIT_STALL[22],TCC_EA_WRREQ_GMI_CREDIT_STALL[22],TCC_EA_WRREQ_IO_CREDIT_STALL[22],TCC_EA_WRREQ_LEVEL[22],TCC_EA_WRREQ_DRAM_CREDIT_STALL[23],TCC_EA_WRREQ_GMI_CREDIT_STALL[23],TCC_EA_WRREQ_IO_CREDIT_STALL[23],TCC_EA_WRREQ_LEVEL[23],TCC_EA_WRREQ_DRAM_CREDIT_STALL[24],TCC_EA_WRREQ_GMI_CREDIT_STALL[24],TCC_EA_WRREQ_IO_CREDIT_STALL[24],TCC_EA_WRREQ_LEVEL[24],TCC_EA_WRREQ_DRAM_CREDIT_STALL[25],TCC_EA_WRREQ_GMI_CREDIT_STALL[25],TCC_EA_WRREQ_IO_CREDIT_STALL[25],TCC_EA_WRREQ_LEVEL[25],TCC_EA_WRREQ_DRAM_CREDIT_STALL[26],TCC_EA_WRREQ_GMI_CREDIT_STALL[26],TCC_EA_WRREQ_IO_CREDIT_STALL[26],TCC_EA_WRREQ_LEVEL[26],TCC_EA_WRREQ_DRAM_CREDIT_STALL[27],TCC_EA_WRREQ_GMI_CREDIT_STALL[27],TCC_EA_WRREQ_IO_CREDIT_STALL[27],TCC_EA_WRREQ_LEVEL[27],TCC_EA_WRREQ_DRAM_CREDIT_STALL[28],TCC_EA_WRREQ_GMI_CREDIT_STALL[28],TCC_EA_WRREQ_IO_CREDIT_STALL[28],TCC_EA_WRREQ_LEVEL[28],TCC_EA_WRREQ_DRAM_CREDIT_STALL[29],TCC_EA_WRREQ_GMI_CREDIT_STALL[29],TCC_EA_WRREQ_IO_CREDIT_STALL[29],TCC_EA_WRREQ_LEVEL[29],TCC_EA_WRREQ_DRAM_CREDIT_STALL[30],TCC_EA_WRREQ_GMI_CREDIT_STALL[30],TCC_EA_WRREQ_IO_CREDIT_STALL[30],TCC_EA_WRREQ_LEVEL[30],TCC_EA_WRREQ_DRAM_CREDIT_STALL[31],TCC_EA_WRREQ_GMI_CREDIT_STALL[31],TCC_EA_WRREQ_IO_CREDIT_STALL[31],TCC_EA_WRREQ_LEVEL[31],wave_size_8,obj_8,SQ_INSTS_SMEM_NORM,SQ_INSTS_MFMA,SQ_INSTS_VALU_MFMA_I8,SQ_INSTS_VALU_MFMA_F16,SQ_INSTS_VALU_MFMA_BF16,SQ_INSTS_VALU_MFMA_F32,SQ_INSTS_VALU_MFMA_F64,SQ_VALU_MFMA_BUSY_CYCLES,TCP_TCC_UC_ATOMIC_REQ_sum,TCP_TCC_CC_READ_REQ_sum,TCP_TCC_CC_WRITE_REQ_sum,TCP_TCC_CC_ATOMIC_REQ_sum,SPI_VWC_CSC_WR,SPI_RA_BULKY_CU_FULL_CSN,TCC_EA_RDREQ_LEVEL_sum,TCC_EA_WRREQ_LEVEL_sum,TCC_EA_ATOMIC_LEVEL_sum,wave_size_9,obj_9,TCC_EA_RDREQ[0],TCC_EA_RDREQ_32B[0],TCC_EA_RDREQ_DRAM_CREDIT_STALL[0],TCC_EA_RDREQ_GMI_CREDIT_STALL[0],TCC_EA_RDREQ[1],TCC_EA_RDREQ_32B[1],TCC_EA_RDREQ_DRAM_CREDIT_STALL[1],TCC_EA_RDREQ_GMI_CREDIT_STALL[1],TCC_EA_RDREQ[2],TCC_EA_RDREQ_32B[2],TCC_EA_RDREQ_DRAM_CREDIT_STALL[2],TCC_EA_RDREQ_GMI_CREDIT_STALL[2],TCC_EA_RDREQ[3],TCC_EA_RDREQ_32B[3],TCC_EA_RDREQ_DRAM_CREDIT_STALL[3],TCC_EA_RDREQ_GMI_CREDIT_STALL[3],TCC_EA_RDREQ[4],TCC_EA_RDREQ_32B[4],TCC_EA_RDREQ_DRAM_CREDIT_STALL[4],TCC_EA_RDREQ_GMI_CREDIT_STALL[4],TCC_EA_RDREQ[5],TCC_EA_RDREQ_32B[5],TCC_EA_RDREQ_DRAM_CREDIT_STALL[5],TCC_EA_RDREQ_GMI_CREDIT_STALL[5],TCC_EA_RDREQ[6],TCC_EA_RDREQ_32B[6],TCC_EA_RDREQ_DRAM_CREDIT_STALL[6],TCC_EA_RDREQ_GMI_CREDIT_STALL[6],TCC_EA_RDREQ[7],TCC_EA_RDREQ_32B[7],TCC_EA_RDREQ_DRAM_CREDIT_STALL[7],TCC_EA_RDREQ_GMI_CREDIT_STALL[7],TCC_EA_RDREQ[8],TCC_EA_RDREQ_32B[8],TCC_EA_RDREQ_DRAM_CREDIT_STALL[8],TCC_EA_RDREQ_GMI_CREDIT_STALL[8],TCC_EA_RDREQ[9],TCC_EA_RDREQ_32B[9],TCC_EA_RDREQ_DRAM_CREDIT_STALL[9],TCC_EA_RDREQ_GMI_CREDIT_STALL[9],TCC_EA_RDREQ[10],TCC_EA_RDREQ_32B[10],TCC_EA_RDREQ_DRAM_CREDIT_STALL[10],TCC_EA_RDREQ_GMI_CREDIT_STALL[10],TCC_EA_RDREQ[11],TCC_EA_RDREQ_32B[11],TCC_EA_RDREQ_DRAM_CREDIT_STALL[11],TCC_EA_RDREQ_GMI_CREDIT_STALL[11],TCC_EA_RDREQ[12],TCC_EA_RDREQ_32B[12],TCC_EA_RDREQ_DRAM_CREDIT_STALL[12],TCC_EA_RDREQ_GMI_CREDIT_STALL[12],TCC_EA_RDREQ[13],TCC_EA_RDREQ_32B[13],TCC_EA_RDREQ_DRAM_CREDIT_STALL[13],TCC_EA_RDREQ_GMI_CREDIT_STALL[13],TCC_EA_RDREQ[14],TCC_EA_RDREQ_32B[14],TCC_EA_RDREQ_DRAM_CREDIT_STALL[14],TCC_EA_RDREQ_GMI_CREDIT_STALL[14],TCC_EA_RDREQ[15],TCC_EA_RDREQ_32B[15],TCC_EA_RDREQ_DRAM_CREDIT_STALL[15],TCC_EA_RDREQ_GMI_CREDIT_STALL[15],TCC_EA_RDREQ[16],TCC_EA_RDREQ_32B[16],TCC_EA_RDREQ_DRAM_CREDIT_STALL[16],TCC_EA_RDREQ_GMI_CREDIT_STALL[16],TCC_EA_RDREQ[17],TCC_EA_RDREQ_32B[17],TCC_EA_RDREQ_DRAM_CREDIT_STALL[17],TCC_EA_RDREQ_GMI_CREDIT_STALL[17],TCC_EA_RDREQ[18],TCC_EA_RDREQ_32B[18],TCC_EA_RDREQ_DRAM_CREDIT_STALL[18],TCC_EA_RDREQ_GMI_CREDIT_STALL[18],TCC_EA_RDREQ[19],TCC_EA_RDREQ_32B[19],TCC_EA_RDREQ_DRAM_CREDIT_STALL[19],TCC_EA_RDREQ_GMI_CREDIT_STALL[19],TCC_EA_RDREQ[20],TCC_EA_RDREQ_32B[20],TCC_EA_RDREQ_DRAM_CREDIT_STALL[20],TCC_EA_RDREQ_GMI_CREDIT_STALL[20],TCC_EA_RDREQ[21],TCC_EA_RDREQ_32B[21],TCC_EA_RDREQ_DRAM_CREDIT_STALL[21],TCC_EA_RDREQ_GMI_CREDIT_STALL[21],TCC_EA_RDREQ[22],TCC_EA_RDREQ_32B[22],TCC_EA_RDREQ_DRAM_CREDIT_STALL[22],TCC_EA_RDREQ_GMI_CREDIT_STALL[22],TCC_EA_RDREQ[23],TCC_EA_RDREQ_32B[23],TCC_EA_RDREQ_DRAM_CREDIT_STALL[23],TCC_EA_RDREQ_GMI_CREDIT_STALL[23],TCC_EA_RDREQ[24],TCC_EA_RDREQ_32B[24],TCC_EA_RDREQ_DRAM_CREDIT_STALL[24],TCC_EA_RDREQ_GMI_CREDIT_STALL[24],TCC_EA_RDREQ[25],TCC_EA_RDREQ_32B[25],TCC_EA_RDREQ_DRAM_CREDIT_STALL[25],TCC_EA_RDREQ_GMI_CREDIT_STALL[25],TCC_EA_RDREQ[26],TCC_EA_RDREQ_32B[26],TCC_EA_RDREQ_DRAM_CREDIT_STALL[26],TCC_EA_RDREQ_GMI_CREDIT_STALL[26],TCC_EA_RDREQ[27],TCC_EA_RDREQ_32B[27],TCC_EA_RDREQ_DRAM_CREDIT_STALL[27],TCC_EA_RDREQ_GMI_CREDIT_STALL[27],TCC_EA_RDREQ[28],TCC_EA_RDREQ_32B[28],TCC_EA_RDREQ_DRAM_CREDIT_STALL[28],TCC_EA_RDREQ_GMI_CREDIT_STALL[28],TCC_EA_RDREQ[29],TCC_EA_RDREQ_32B[29],TCC_EA_RDREQ_DRAM_CREDIT_STALL[29],TCC_EA_RDREQ_GMI_CREDIT_STALL[29],TCC_EA_RDREQ[30],TCC_EA_RDREQ_32B[30],TCC_EA_RDREQ_DRAM_CREDIT_STALL[30],TCC_EA_RDREQ_GMI_CREDIT_STALL[30],TCC_EA_RDREQ[31],TCC_EA_RDREQ_32B[31],TCC_EA_RDREQ_DRAM_CREDIT_STALL[31],TCC_EA_RDREQ_GMI_CREDIT_STALL[31],wave_size_10,obj_10,SQ_CYCLES,SQ_BUSY_CYCLES,SQ_WAVES,SQ_INSTS_VALU_CVT,SQ_INSTS_VMEM_WR,SQ_INSTS_VMEM_RD,SQ_INSTS_VMEM,SQ_INSTS_SALU,GRBM_COUNT,GRBM_GUI_ACTIVE,TCP_GATE_EN1_sum,TCP_GATE_EN2_sum,TCP_TD_TCP_STALL_CYCLES_sum,TCP_TCR_TCP_STALL_CYCLES_sum,TA_TA_BUSY_sum,TA_BUFFER_WAVEFRONTS_sum,TD_TD_BUSY_sum,TD_TC_STALL_sum,SPI_CSN_WINDOW_VALID,SPI_CSN_BUSY,CPC_CPC_STAT_BUSY,CPC_CPC_STAT_IDLE,CPF_CPF_STAT_BUSY,CPF_CPF_STAT_STALL,TCC_CYCLE_sum,TCC_BUSY_sum,TCC_PROBE_sum,TCC_PROBE_ALL_sum,wave_size_11,obj_11,SQ_INSTS_FLAT_LDS_ONLY,SQ_INSTS_VALU_MFMA_MOPS_I8,SQ_INSTS_VALU_MFMA_MOPS_F16,SQ_INSTS_VALU_MFMA_MOPS_BF16,SQ_INSTS_VALU_MFMA_MOPS_F32,SQ_INSTS_VALU_MFMA_MOPS_F64,SQC_TC_INST_REQ,SQC_TC_DATA_READ_REQ,TCP_TCC_RW_READ_REQ_sum,TCP_TCC_RW_WRITE_REQ_sum,TCP_TCC_RW_ATOMIC_REQ_sum,TCP_PENDING_STALL_CYCLES_sum,wave_size_12,obj_12,SQC_ICACHE_MISSES_DUPLICATE,SQC_DCACHE_INPUT_VALID_READYB,SQC_DCACHE_ATOMIC,SQC_DCACHE_REQ_READ_8,SQC_DCACHE_REQ,SQC_DCACHE_HITS,SQC_DCACHE_MISSES,SQC_DCACHE_MISSES_DUPLICATE,wave_size_13,obj_13,SQ_WAVES_LT_32,SQ_WAVES_LT_16,SQ_ITEMS,SQ_LDS_MEM_VIOLATIONS,SQ_LDS_ATOMIC_RETURN,SQ_LDS_IDX_ACTIVE,SQ_WAVES_RESTORED,SQ_WAVES_SAVED,TCP_TCC_NC_WRITE_REQ_sum,TCP_TCC_NC_ATOMIC_REQ_sum,TCP_TCC_UC_READ_REQ_sum,TCP_TCC_UC_WRITE_REQ_sum,TA_FLAT_WRITE_WAVEFRONTS_sum,TA_FLAT_ATOMIC_WAVEFRONTS_sum,SPI_RA_WVLIM_STALL_CSN,SPI_SWC_CSC_WR,TCC_NORMAL_EVICT_sum,TCC_ALL_TC_OP_INV_EVICT_sum,TCC_TOO_MANY_EA_WRREQS_STALL_sum,TCC_EA_ATOMIC_sum,wave_size_14,obj_14,TCC_RW_REQ[0],TCC_TOO_MANY_EA_WRREQS_STALL[0],TCC_WRITE[0],TCC_RW_REQ[1],TCC_TOO_MANY_EA_WRREQS_STALL[1],TCC_WRITE[1],TCC_RW_REQ[2],TCC_TOO_MANY_EA_WRREQS_STALL[2],TCC_WRITE[2],TCC_RW_REQ[3],TCC_TOO_MANY_EA_WRREQS_STALL[3],TCC_WRITE[3],TCC_RW_REQ[4],TCC_TOO_MANY_EA_WRREQS_STALL[4],TCC_WRITE[4],TCC_RW_REQ[5],TCC_TOO_MANY_EA_WRREQS_STALL[5],TCC_WRITE[5],TCC_RW_REQ[6],TCC_TOO_MANY_EA_WRREQS_STALL[6],TCC_WRITE[6],TCC_RW_REQ[7],TCC_TOO_MANY_EA_WRREQS_STALL[7],TCC_WRITE[7],TCC_RW_REQ[8],TCC_TOO_MANY_EA_WRREQS_STALL[8],TCC_WRITE[8],TCC_RW_REQ[9],TCC_TOO_MANY_EA_WRREQS_STALL[9],TCC_WRITE[9],TCC_RW_REQ[10],TCC_TOO_MANY_EA_WRREQS_STALL[10],TCC_WRITE[10],TCC_RW_REQ[11],TCC_TOO_MANY_EA_WRREQS_STALL[11],TCC_WRITE[11],TCC_RW_REQ[12],TCC_TOO_MANY_EA_WRREQS_STALL[12],TCC_WRITE[12],TCC_RW_REQ[13],TCC_TOO_MANY_EA_WRREQS_STALL[13],TCC_WRITE[13],TCC_RW_REQ[14],TCC_TOO_MANY_EA_WRREQS_STALL[14],TCC_WRITE[14],TCC_RW_REQ[15],TCC_TOO_MANY_EA_WRREQS_STALL[15],TCC_WRITE[15],TCC_RW_REQ[16],TCC_TOO_MANY_EA_WRREQS_STALL[16],TCC_WRITE[16],TCC_RW_REQ[17],TCC_TOO_MANY_EA_WRREQS_STALL[17],TCC_WRITE[17],TCC_RW_REQ[18],TCC_TOO_MANY_EA_WRREQS_STALL[18],TCC_WRITE[18],TCC_RW_REQ[19],TCC_TOO_MANY_EA_WRREQS_STALL[19],TCC_WRITE[19],TCC_RW_REQ[20],TCC_TOO_MANY_EA_WRREQS_STALL[20],TCC_WRITE[20],TCC_RW_REQ[21],TCC_TOO_MANY_EA_WRREQS_STALL[21],TCC_WRITE[21],TCC_RW_REQ[22],TCC_TOO_MANY_EA_WRREQS_STALL[22],TCC_WRITE[22],TCC_RW_REQ[23],TCC_TOO_MANY_EA_WRREQS_STALL[23],TCC_WRITE[23],TCC_RW_REQ[24],TCC_TOO_MANY_EA_WRREQS_STALL[24],TCC_WRITE[24],TCC_RW_REQ[25],TCC_TOO_MANY_EA_WRREQS_STALL[25],TCC_WRITE[25],TCC_RW_REQ[26],TCC_TOO_MANY_EA_WRREQS_STALL[26],TCC_WRITE[26],TCC_RW_REQ[27],TCC_TOO_MANY_EA_WRREQS_STALL[27],TCC_WRITE[27],TCC_RW_REQ[28],TCC_TOO_MANY_EA_WRREQS_STALL[28],TCC_WRITE[28],TCC_RW_REQ[29],TCC_TOO_MANY_EA_WRREQS_STALL[29],TCC_WRITE[29],TCC_RW_REQ[30],TCC_TOO_MANY_EA_WRREQS_STALL[30],TCC_WRITE[30],TCC_RW_REQ[31],TCC_TOO_MANY_EA_WRREQS_STALL[31],TCC_WRITE[31],wave_size_15,obj_15,TCC_ATOMIC[0],TCC_CYCLE[0],TCC_EA_ATOMIC[0],TCC_EA_ATOMIC_LEVEL[0],TCC_ATOMIC[1],TCC_CYCLE[1],TCC_EA_ATOMIC[1],TCC_EA_ATOMIC_LEVEL[1],TCC_ATOMIC[2],TCC_CYCLE[2],TCC_EA_ATOMIC[2],TCC_EA_ATOMIC_LEVEL[2],TCC_ATOMIC[3],TCC_CYCLE[3],TCC_EA_ATOMIC[3],TCC_EA_ATOMIC_LEVEL[3],TCC_ATOMIC[4],TCC_CYCLE[4],TCC_EA_ATOMIC[4],TCC_EA_ATOMIC_LEVEL[4],TCC_ATOMIC[5],TCC_CYCLE[5],TCC_EA_ATOMIC[5],TCC_EA_ATOMIC_LEVEL[5],TCC_ATOMIC[6],TCC_CYCLE[6],TCC_EA_ATOMIC[6],TCC_EA_ATOMIC_LEVEL[6],TCC_ATOMIC[7],TCC_CYCLE[7],TCC_EA_ATOMIC[7],TCC_EA_ATOMIC_LEVEL[7],TCC_ATOMIC[8],TCC_CYCLE[8],TCC_EA_ATOMIC[8],TCC_EA_ATOMIC_LEVEL[8],TCC_ATOMIC[9],TCC_CYCLE[9],TCC_EA_ATOMIC[9],TCC_EA_ATOMIC_LEVEL[9],TCC_ATOMIC[10],TCC_CYCLE[10],TCC_EA_ATOMIC[10],TCC_EA_ATOMIC_LEVEL[10],TCC_ATOMIC[11],TCC_CYCLE[11],TCC_EA_ATOMIC[11],TCC_EA_ATOMIC_LEVEL[11],TCC_ATOMIC[12],TCC_CYCLE[12],TCC_EA_ATOMIC[12],TCC_EA_ATOMIC_LEVEL[12],TCC_ATOMIC[13],TCC_CYCLE[13],TCC_EA_ATOMIC[13],TCC_EA_ATOMIC_LEVEL[13],TCC_ATOMIC[14],TCC_CYCLE[14],TCC_EA_ATOMIC[14],TCC_EA_ATOMIC_LEVEL[14],TCC_ATOMIC[15],TCC_CYCLE[15],TCC_EA_ATOMIC[15],TCC_EA_ATOMIC_LEVEL[15],TCC_ATOMIC[16],TCC_CYCLE[16],TCC_EA_ATOMIC[16],TCC_EA_ATOMIC_LEVEL[16],TCC_ATOMIC[17],TCC_CYCLE[17],TCC_EA_ATOMIC[17],TCC_EA_ATOMIC_LEVEL[17],TCC_ATOMIC[18],TCC_CYCLE[18],TCC_EA_ATOMIC[18],TCC_EA_ATOMIC_LEVEL[18],TCC_ATOMIC[19],TCC_CYCLE[19],TCC_EA_ATOMIC[19],TCC_EA_ATOMIC_LEVEL[19],TCC_ATOMIC[20],TCC_CYCLE[20],TCC_EA_ATOMIC[20],TCC_EA_ATOMIC_LEVEL[20],TCC_ATOMIC[21],TCC_CYCLE[21],TCC_EA_ATOMIC[21],TCC_EA_ATOMIC_LEVEL[21],TCC_ATOMIC[22],TCC_CYCLE[22],TCC_EA_ATOMIC[22],TCC_EA_ATOMIC_LEVEL[22],TCC_ATOMIC[23],TCC_CYCLE[23],TCC_EA_ATOMIC[23],TCC_EA_ATOMIC_LEVEL[23],TCC_ATOMIC[24],TCC_CYCLE[24],TCC_EA_ATOMIC[24],TCC_EA_ATOMIC_LEVEL[24],TCC_ATOMIC[25],TCC_CYCLE[25],TCC_EA_ATOMIC[25],TCC_EA_ATOMIC_LEVEL[25],TCC_ATOMIC[26],TCC_CYCLE[26],TCC_EA_ATOMIC[26],TCC_EA_ATOMIC_LEVEL[26],TCC_ATOMIC[27],TCC_CYCLE[27],TCC_EA_ATOMIC[27],TCC_EA_ATOMIC_LEVEL[27],TCC_ATOMIC[28],TCC_CYCLE[28],TCC_EA_ATOMIC[28],TCC_EA_ATOMIC_LEVEL[28],TCC_ATOMIC[29],TCC_CYCLE[29],TCC_EA_ATOMIC[29],TCC_EA_ATOMIC_LEVEL[29],TCC_ATOMIC[30],TCC_CYCLE[30],TCC_EA_ATOMIC[30],TCC_EA_ATOMIC_LEVEL[30],TCC_ATOMIC[31],TCC_CYCLE[31],TCC_EA_ATOMIC[31],TCC_EA_ATOMIC_LEVEL[31],wave_size_16,obj_16,SQC_TC_DATA_WRITE_REQ,SQC_TC_DATA_ATOMIC_REQ,SQC_TC_STALL,SQC_TC_REQ,SQC_DCACHE_REQ_READ_16,SQC_ICACHE_REQ,SQC_ICACHE_HITS,SQC_ICACHE_MISSES,wave_size_17,obj_17,TCC_EA_RDREQ_IO_CREDIT_STALL[0],TCC_EA_RDREQ_LEVEL[0],TCC_EA_WRREQ[0],TCC_EA_WRREQ_64B[0],TCC_EA_RDREQ_IO_CREDIT_STALL[1],TCC_EA_RDREQ_LEVEL[1],TCC_EA_WRREQ[1],TCC_EA_WRREQ_64B[1],TCC_EA_RDREQ_IO_CREDIT_STALL[2],TCC_EA_RDREQ_LEVEL[2],TCC_EA_WRREQ[2],TCC_EA_WRREQ_64B[2],TCC_EA_RDREQ_IO_CREDIT_STALL[3],TCC_EA_RDREQ_LEVEL[3],TCC_EA_WRREQ[3],TCC_EA_WRREQ_64B[3],TCC_EA_RDREQ_IO_CREDIT_STALL[4],TCC_EA_RDREQ_LEVEL[4],TCC_EA_WRREQ[4],TCC_EA_WRREQ_64B[4],TCC_EA_RDREQ_IO_CREDIT_STALL[5],TCC_EA_RDREQ_LEVEL[5],TCC_EA_WRREQ[5],TCC_EA_WRREQ_64B[5],TCC_EA_RDREQ_IO_CREDIT_STALL[6],TCC_EA_RDREQ_LEVEL[6],TCC_EA_WRREQ[6],TCC_EA_WRREQ_64B[6],TCC_EA_RDREQ_IO_CREDIT_STALL[7],TCC_EA_RDREQ_LEVEL[7],TCC_EA_WRREQ[7],TCC_EA_WRREQ_64B[7],TCC_EA_RDREQ_IO_CREDIT_STALL[8],TCC_EA_RDREQ_LEVEL[8],TCC_EA_WRREQ[8],TCC_EA_WRREQ_64B[8],TCC_EA_RDREQ_IO_CREDIT_STALL[9],TCC_EA_RDREQ_LEVEL[9],TCC_EA_WRREQ[9],TCC_EA_WRREQ_64B[9],TCC_EA_RDREQ_IO_CREDIT_STALL[10],TCC_EA_RDREQ_LEVEL[10],TCC_EA_WRREQ[10],TCC_EA_WRREQ_64B[10],TCC_EA_RDREQ_IO_CREDIT_STALL[11],TCC_EA_RDREQ_LEVEL[11],TCC_EA_WRREQ[11],TCC_EA_WRREQ_64B[11],TCC_EA_RDREQ_IO_CREDIT_STALL[12],TCC_EA_RDREQ_LEVEL[12],TCC_EA_WRREQ[12],TCC_EA_WRREQ_64B[12],TCC_EA_RDREQ_IO_CREDIT_STALL[13],TCC_EA_RDREQ_LEVEL[13],TCC_EA_WRREQ[13],TCC_EA_WRREQ_64B[13],TCC_EA_RDREQ_IO_CREDIT_STALL[14],TCC_EA_RDREQ_LEVEL[14],TCC_EA_WRREQ[14],TCC_EA_WRREQ_64B[14],TCC_EA_RDREQ_IO_CREDIT_STALL[15],TCC_EA_RDREQ_LEVEL[15],TCC_EA_WRREQ[15],TCC_EA_WRREQ_64B[15],TCC_EA_RDREQ_IO_CREDIT_STALL[16],TCC_EA_RDREQ_LEVEL[16],TCC_EA_WRREQ[16],TCC_EA_WRREQ_64B[16],TCC_EA_RDREQ_IO_CREDIT_STALL[17],TCC_EA_RDREQ_LEVEL[17],TCC_EA_WRREQ[17],TCC_EA_WRREQ_64B[17],TCC_EA_RDREQ_IO_CREDIT_STALL[18],TCC_EA_RDREQ_LEVEL[18],TCC_EA_WRREQ[18],TCC_EA_WRREQ_64B[18],TCC_EA_RDREQ_IO_CREDIT_STALL[19],TCC_EA_RDREQ_LEVEL[19],TCC_EA_WRREQ[19],TCC_EA_WRREQ_64B[19],TCC_EA_RDREQ_IO_CREDIT_STALL[20],TCC_EA_RDREQ_LEVEL[20],TCC_EA_WRREQ[20],TCC_EA_WRREQ_64B[20],TCC_EA_RDREQ_IO_CREDIT_STALL[21],TCC_EA_RDREQ_LEVEL[21],TCC_EA_WRREQ[21],TCC_EA_WRREQ_64B[21],TCC_EA_RDREQ_IO_CREDIT_STALL[22],TCC_EA_RDREQ_LEVEL[22],TCC_EA_WRREQ[22],TCC_EA_WRREQ_64B[22],TCC_EA_RDREQ_IO_CREDIT_STALL[23],TCC_EA_RDREQ_LEVEL[23],TCC_EA_WRREQ[23],TCC_EA_WRREQ_64B[23],TCC_EA_RDREQ_IO_CREDIT_STALL[24],TCC_EA_RDREQ_LEVEL[24],TCC_EA_WRREQ[24],TCC_EA_WRREQ_64B[24],TCC_EA_RDREQ_IO_CREDIT_STALL[25],TCC_EA_RDREQ_LEVEL[25],TCC_EA_WRREQ[25],TCC_EA_WRREQ_64B[25],TCC_EA_RDREQ_IO_CREDIT_STALL[26],TCC_EA_RDREQ_LEVEL[26],TCC_EA_WRREQ[26],TCC_EA_WRREQ_64B[26],TCC_EA_RDREQ_IO_CREDIT_STALL[27],TCC_EA_RDREQ_LEVEL[27],TCC_EA_WRREQ[27],TCC_EA_WRREQ_64B[27],TCC_EA_RDREQ_IO_CREDIT_STALL[28],TCC_EA_RDREQ_LEVEL[28],TCC_EA_WRREQ[28],TCC_EA_WRREQ_64B[28],TCC_EA_RDREQ_IO_CREDIT_STALL[29],TCC_EA_RDREQ_LEVEL[29],TCC_EA_WRREQ[29],TCC_EA_WRREQ_64B[29],TCC_EA_RDREQ_IO_CREDIT_STALL[30],TCC_EA_RDREQ_LEVEL[30],TCC_EA_WRREQ[30],TCC_EA_WRREQ_64B[30],TCC_EA_RDREQ_IO_CREDIT_STALL[31],TCC_EA_RDREQ_LEVEL[31],TCC_EA_WRREQ[31],TCC_EA_WRREQ_64B[31],wave_size_18,obj_18,SQ_INSTS_VSKIPPED,SQ_INSTS,SQ_INSTS_VALU,SQ_INSTS_VALU_ADD_F16,SQ_INSTS_VALU_MUL_F16,SQ_INSTS_VALU_FMA_F16,SQ_INSTS_VALU_TRANS_F16,SQ_INSTS_VALU_ADD_F32,GRBM_SPI_BUSY,TCP_READ_TAGCONFLICT_STALL_CYCLES_sum,TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum,TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum,TCP_TA_TCP_STATE_READ_sum,TA_BUFFER_READ_WAVEFRONTS_sum,TA_BUFFER_WRITE_WAVEFRONTS_sum,TD_SPI_STALL_sum,TD_LOAD_WAVEFRONT_sum,SPI_CSN_NUM_THREADGROUPS,SPI_CSN_WAVE,CPC_CPC_TCIU_BUSY,CPC_CPC_TCIU_IDLE,CPF_CPF_TCIU_BUSY,CPF_CPF_TCIU_STALL,TCC_NC_REQ_sum,TCC_UC_REQ_sum,TCC_CC_REQ_sum,TCC_RW_REQ_sum,Start_Timestamp,End_Timestamp
0,"vecCopy(double*, double*, double*, int, int) ",2,1048576,256,0,0,8,0,16,64,0x7f8219bd4ec0,10485760,65536,0,0,0,16384,0,0,131072.0,0.0,0.0,0.0,32768.0,16384.0,0,0,131080.0,33301.0,46111.0,19425.0,64,0x7fb8b6fd4ec0,2229,4096,2229,6325,2294,4096,2294,6390,2285,4101,2290,6386,2290,4096,2290,6386,2237,4096,2237,6333,2293,4096,2293,6389,2277,4096,2277,6373,2296,4096,2296,6392,2298,4096,2298,6394,2232,4096,2232,6328,2293,4096,2293,6389,2287,4096,2287,6383,2288,4096,2288,6384,2240,4096,2240,6336,2298,4097,2299,6395,2276,4096,2276,6372,2282,4096,2282,6378,2316,4097,2317,6413,2269,4097,2270,6366,2271,4096,2271,6367,2275,4096,2275,6371,2287,4096,2287,6383,2279,4096,2279,6375,2452,4098,2454,6550,2285,4096,2285,6381,2283,4096,2283,6379,2267,4096,2267,6363,2271,4096,2271,6367,2270,4096,2270,6366,2277,4096,2277,6373,2291,4096,2291,6387,2277,4096,2277,6373,64,0x7f28659a0ec0,32768,32768,0,64,0x7f67610acec0,0,0,0,0,0,0,0,114688,2097152.0,2097152.0,1048576.0,1048576.0,0.0,0.0,0.0,16384.0,13364,18796,8402,545,0,27442,203985.0,0.0,72905.0,131080.0,64,0x7f7390f20ec0,114688,0,32768,32768,16384,16384,65536,49152,27600530.0,88074395.0,39774833.0,131072.0,0.0,226745.0,0,0,15332,2099.0,131084.0,0.0,16.0,64,0x7ffa3c3e8ec0,10662847,9620852,697931,344064,1605485,0,0,163840,832.0,515136.0,0.0,524288.0,270332.0,32768.0,465143,0,0,11101,131072.0,131072.0,0.0,131072.0,64,0x7fa841cb8ec0,0,65536,32768,0,0,0,16384,16384,0.0,0.0,0.0,524288.0,0.0,0.0,0.0,10188,0,818,28498,0,73091.0,131072.0,0.0,65571.0,64,0x7feaf8264ec0,0,0,0,1010297,0,0,0,1205994,0,0,0,965878,0,0,0,1072759,123,0,0,1161639,0,0,0,1124670,0,0,0,993668,0,0,0,1119435,0,0,0,993244,0,0,0,992961,0,0,0,1137637,0,0,0,1078361,0,0,0,996449,0,0,0,1108712,306,0,0,1309156,0,0,0,1092686,0,0,0,1161945,0,0,0,1146745,0,0,0,1091460,0,0,0,1150877,0,0,0,1016505,0,0,0,1134661,0,0,0,1099405,0,0,0,1193689,0,0,0,1128075,0,0,0,1015156,0,0,0,1076809,0,0,0,1209301,0,0,0,1111766,0,0,0,1117718,0,0,0,1045141,0,0,0,1104540,64,0x7f4c38760ec0,131072,0,0,0,0,0,0,0,0.0,0.0,0.0,0.0,16384,0,41282079.0,35751621.0,0.0,64,0x7f34e1488ec0,4096,0,0,0,4096,0,0,0,4096,0,298,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,12,0,4097,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4097,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4097,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4099,0,0,0,4099,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,0,0,4096,0,116,0,64,0x7fd4443e8ec0,231088,129063,16384,0,16384,16384,32768,49152,28885,28885,1955608.0,1373203.0,3754.0,165838.0,1069114.0,0.0,1364828.0,1065832.0,229377,137184,28885,0,28885,0,924320.0,493058.0,0.0,0.0,64,0x7f596a470ec0,0,0,0,0,0,0,168,56,131072.0,131072.0,0.0,924928.0,64,0x7f12afa38ec0,1284,115449,0,0,65536,63800,56,1680,64,0x7efd09584ec0,0,0,1048576,0,0,0,0,0,0.0,0.0,0.0,0.0,16384.0,0.0,0,32768,65551.0,0.0,0.0,0.0,64,0x7f499dd68ec0,6382,0,4096,6404,0,4096,6357,0,4096,6364,0,4096,6368,0,4096,6355,0,4096,6325,0,4096,6376,0,4096,6376,0,4096,6384,0,4096,6405,0,4096,6362,0,4096,6364,0,4096,6373,0,4096,6361,0,4096,6326,0,4096,6397,0,4096,6361,0,4096,6354,0,4096,6377,0,4096,6372,0,4096,6423,0,4096,6348,0,4096,6572,0,4096,6410,0,4096,6398,0,4096,6364,0,4096,6354,0,4096,6373,0,4096,6374,0,4096,6419,0,4096,6352,0,4096,64,0x7f0e35368ec0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,0,27304,0,0,64,0x7f7222850ec0,0,0,0,224,0,65536,64210,56,64,0x7fc809a60ec0,0,1222409,4096,4096,0,1302727,4096,4096,0,1356041,4096,4096,0,1334083,4096,4096,0,1271855,4096,4096,0,1504049,4096,4096,0,1130210,4096,4096,0,1307177,4096,4096,0,1220555,4096,4096,0,1114533,4096,4096,0,1208079,4096,4096,0,1233047,4096,4096,0,1374161,4096,4096,0,1335796,4096,4096,0,1197253,4096,4096,0,1352839,4096,4096,0,1255753,4096,4096,0,1316838,4096,4096,0,1091375,4096,4096,0,1539189,4096,4096,0,1300862,4096,4096,0,1247546,4096,4096,0,1316370,4096,4096,0,1182013,4096,4096,0,1396198,4096,4096,0,1207880,4096,4096,0,1211839,4096,4096,0,1179703,4096,4096,0,1160592,4096,4096,0,1261145,4096,4096,0,1121675,4096,4096,0,1384759,4096,4096,64,0x7f33184f8ec0,0,393216,163840,0,0,0,0,0,17516,0.0,0.0,0.0,32768.0,0.0,0.0,399.0,32768.0,4096,16384,352,28026,2157,0,56.0,5.0,0.0,204159.0,197844341953097,197844341974057
1,"vecCopy(double*, double*, double*, int, int) ",2,1048576,256,0,0,8,0,16,64,0x7f8219bd4ec0,10485760,65536,0,0,0,16384,0,0,131072.0,0.0,0.0,0.0,32768.0,16384.0,0,0,131083.0,99055.0,45546.0,0.0,64,0x7fb8b6fd4ec0,2156,4096,2156,6252,2142,4096,2142,6238,2135,4101,2140,6236,2142,4096,2142,6238,2145,4096,2145,6241,2159,4096,2159,6255,2149,4096,2149,6245,2158,4096,2158,6254,2164,4096,2164,6260,2153,4096,2153,6249,2141,4096,2141,6237,2139,4096,2139,6235,2142,4096,2142,6238,2145,4096,2145,6241,2156,4097,2157,6253,2149,4096,2149,6245,2154,4097,2155,6251,2230,4097,2231,6327,2141,4097,2142,6238,2148,4096,2148,6244,2148,4096,2148,6244,2154,4098,2156,6252,2167,4096,2167,6263,2165,4096,2165,6261,2165,4096,2165,6261,2155,4096,2155,6251,2174,4096,2174,6270,2144,4096,2144,6240,2147,4096,2147,6243,2150,4096,2150,6246,2153,4096,2153,6249,2174,4096,2174,6270,64,0x7f28659a0ec0,32768,32768,0,64,0x7f67610acec0,0,0,0,0,0,0,0,114688,2097152.0,2097152.0,1048576.0,1048576.0,0.0,0.0,0.0,16384.0,27332,27234,8880,550,0,35961,200365.0,0.0,69290.0,131075.0,64,0x7f7390f20ec0,114688,0,32768,32768,16384,16384,65536,49152,58908740.0,201592118.0,44567153.0,131072.0,0.0,568390.0,0,0,25658,5211.0,131085.0,0.0,24.0,64,0x7ffa3c3e8ec0,19391063,17952502,1094497,344064,2791220,0,0,163840,832.0,515136.0,0.0,524288.0,640095.0,32768.0,1022544,0,0,14126,91208.0,91208.0,0.0,91208.0,64,0x7fa841cb8ec0,0,65536,32768,0,0,0,16384,16384,0.0,0.0,0.0,524288.0,0.0,0.0,0.0,23172,0,3579,39602,0,69614.0,131072.0,0.0,45643.0,64,0x7feaf8264ec0,252,0,0,1996095,364,0,0,2121606,0,0,0,1756899,257,0,0,2138562,0,0,0,1966917,2087,0,0,2926074,145,0,0,1741464,0,0,0,2037348,0,0,0,1937336,0,0,0,1703304,290,0,0,1907139,31,0,0,1905018,3,0,0,2142949,445,0,0,2148298,0,0,0,2066979,507,0,0,1904322,292,0,0,2090429,0,0,0,1662207,0,0,0,1502967,472,0,0,2290706,118,0,0,2052461,413,0,0,2335740,0,0,0,1644030,0,0,0,1913009,0,0,0,1943825,559,0,0,2132393,0,0,0,1845826,116,0,0,1880531,17,0,0,1885777,0,0,0,1799122,133,0,0,2017165,211,0,0,2134717,64,0x7f4c38760ec0,131072,0,0,0,0,0,0,0,0.0,0.0,0.0,0.0,16384,0,119970001.0,56535132.0,0.0,64,0x7f34e1488ec0,4096,0,0,0,4096,0,128,0,4096,0,376,0,4096,0,369,0,4096,0,194,0,4096,0,1740,0,4096,0,0,0,4096,0,1251,0,4097,0,631,0,4096,0,0,0,4096,0,269,0,4096,0,0,0,4097,0,2,0,4096,0,1,0,4097,0,542,0,4096,0,0,0,4096,0,1066,0,4096,0,2088,0,4097,0,733,0,4096,0,306,0,4096,0,383,0,4096,0,19,0,4096,0,2121,0,4096,0,2007,0,4099,0,541,0,4096,0,151,0,4096,0,1809,0,4096,0,48,0,4097,0,651,0,4098,0,3,0,4096,0,0,0,4096,0,542,0,64,0x7fd4443e8ec0,328880,220244,16384,0,16384,16384,32768,49152,41109,41109,3138900.0,2456048.0,3847.0,343411.0,1792770.0,0.0,2442986.0,2134347.0,328872,229229,41109,0,41109,0,1315488.0,779252.0,0.0,0.0,64,0x7f596a470ec0,0,0,0,0,0,0,0,56,131072.0,131072.0,0.0,2041505.0,64,0x7f12afa38ec0,0,190653,0,0,65536,63800,56,1680,64,0x7efd09584ec0,0,0,1048576,0,0,0,0,0,0.0,0.0,0.0,0.0,16384.0,0.0,0,32768,65550.0,0.0,0.0,0.0,64,0x7f499dd68ec0,6286,0,4096,6274,0,4096,6274,0,4096,6261,0,4096,6243,0,4096,6244,0,4096,6244,0,4096,6258,0,4096,6255,0,4096,6292,0,4096,6279,0,4096,6277,0,4096,6264,0,4096,6248,0,4096,6247,0,4096,6244,0,4096,6267,0,4096,6249,0,4096,6270,0,4096,6248,0,4096,6249,0,4096,6259,0,4096,6244,0,4096,6247,0,4096,6250,0,4096,6266,0,4096,6245,0,4096,6271,0,4096,6253,0,4096,6242,0,4096,6257,0,4096,6250,0,4096,64,0x7f0e35368ec0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,0,40414,0,0,64,0x7f7222850ec0,0,0,0,56,0,65536,65536,0,64,0x7fc809a60ec0,0,2744594,2836,2836,0,5416069,2872,2872,0,3378193,2848,2848,0,3202107,2820,2820,0,3626216,2884,2884,0,4579554,2856,2856,0,2579320,2892,2892,0,4268680,2852,2852,0,3182503,2848,2848,0,3100945,2832,2832,0,2961554,2880,2880,0,2927444,2848,2848,0,3122292,2820,2820,0,4400137,2884,2884,0,3741985,2856,2856,0,3228068,2892,2892,0,3329799,2848,2848,0,2993407,2878,2878,0,3398330,2860,2860,0,3685781,2860,2860,0,2626384,2812,2812,0,3286665,2860,2860,0,3143182,2844,2844,0,3705295,2850,2850,0,3730003,2848,2848,0,2932908,2852,2852,0,2948310,2880,2880,0,3430493,2860,2860,0,2804760,2856,2856,0,2883802,2812,2812,0,2641071,2856,2856,0,2825556,2844,2844,64,0x7f33184f8ec0,0,393216,163840,0,0,0,0,0,29393,0.0,0.0,0.0,32768.0,0.0,0.0,237.0,32768.0,4096,16384,302,40429,1936,0,56.0,9.0,0.0,201064.0,197844342059817,197844342076617
2,"vecCopy(double*, double*, double*, int, int) ",2,1048576,256,0,0,8,0,16,64,0x7f8219bd4ec0,10485760,65536,0,0,0,16384,0,0,131072.0,0.0,0.0,0.0,32768.0,16384.0,0,0,131084.0,85898.0,45692.0,0.0,64,0x7fb8b6fd4ec0,2185,4096,2185,6281,2179,4096,2179,6275,2172,4101,2177,6273,2173,4096,2173,6269,2179,4096,2179,6275,2199,4096,2199,6295,2186,4096,2186,6282,2201,4096,2201,6297,2201,4096,2201,6297,2182,4096,2182,6278,2184,4096,2184,6280,2172,4096,2172,6268,2172,4096,2172,6268,2180,4096,2180,6276,2200,4097,2201,6297,2189,4096,2189,6285,2213,4097,2214,6310,2265,4097,2266,6362,2166,4097,2167,6263,2166,4096,2166,6262,2185,4096,2185,6281,2190,4098,2192,6288,2208,4096,2208,6304,2186,4096,2186,6282,2186,4096,2186,6282,2218,4096,2218,6314,2211,4096,2211,6307,2169,4096,2169,6265,2166,4096,2166,6262,2187,4096,2187,6283,2184,4096,2184,6280,2208,4096,2208,6304,64,0x7f28659a0ec0,32768,32768,0,64,0x7f67610acec0,0,0,0,0,0,0,0,114688,2097152.0,2097152.0,1048576.0,1048576.0,0.0,0.0,0.0,16384.0,29872,27145,9771,3011,0,39089,200551.0,0.0,69468.0,131083.0,64,0x7f7390f20ec0,114688,0,32768,32768,16384,16384,65536,49152,56545889.0,196016443.0,47805110.0,131072.0,0.0,506043.0,0,0,25452,9004.0,131088.0,0.0,30.0,64,0x7ffa3c3e8ec0,19281669,17915533,1022072,344064,2794785,0,0,163840,832.0,515156.0,0.0,524288.0,543776.0,32768.0,1008504,0,0,13428,91062.0,91062.0,0.0,91062.0,64,0x7fa841cb8ec0,0,65536,32768,0,0,0,16384,16384,0.0,0.0,0.0,524288.0,0.0,0.0,0.0,21299,0,3201,38468,0,69727.0,131072.0,0.0,45609.0,64,0x7feaf8264ec0,0,0,0,1636856,91,0,0,1759257,0,0,0,1500771,0,0,0,2179376,0,0,0,1865353,0,0,0,1955465,254,0,0,1608139,84,0,0,2248820,334,0,0,1931047,152,0,0,1606182,672,0,0,2470605,0,0,0,1704716,213,0,0,1856647,14,0,0,1756608,21,0,0,1821685,350,0,0,1851164,0,0,0,1783520,0,0,0,1975559,0,0,0,1420386,231,0,0,2130494,196,0,0,1889017,0,0,0,1935297,185,0,0,1712951,0,0,0,2069704,0,0,0,1564384,0,0,0,1692698,0,0,0,1565693,293,0,0,2083546,417,0,0,1948398,0,0,0,1844399,0,0,0,1598763,369,0,0,1762484,64,0x7f4c38760ec0,131072,0,0,0,0,0,0,0,0.0,0.0,0.0,0.0,16384,0,120877902.0,60992876.0,0.0,64,0x7f34e1488ec0,4096,0,0,0,4096,0,320,0,4096,0,880,0,4096,0,324,0,4096,0,280,0,4096,0,1200,0,4096,0,96,0,4096,0,508,0,4097,0,112,0,4096,0,1,0,4096,0,11,0,4096,0,2433,0,4097,0,248,0,4096,0,0,0,4097,0,282,0,4096,0,128,0,4096,0,970,0,4096,0,563,0,4097,0,0,0,4096,0,281,0,4096,0,384,0,4096,0,394,0,4096,0,0,0,4096,0,210,0,4098,0,660,0,4096,0,2,0,4096,0,226,0,4096,0,377,0,4097,0,0,0,4098,0,399,0,4096,0,363,0,4096,0,0,0,64,0x7fd4443e8ec0,324072,217506,16384,0,16384,16384,32768,49152,40508,40508,3104469.0,2410672.0,4728.0,354900.0,1708183.0,0.0,2399106.0,2090110.0,324064,226637,40508,0,40508,0,1296256.0,771834.0,0.0,0.0,64,0x7f596a470ec0,0,0,0,0,0,0,0,56,131072.0,131072.0,0.0,2029773.0,64,0x7f12afa38ec0,0,183665,0,0,65536,63800,56,1680,64,0x7efd09584ec0,0,0,1048576,0,0,0,0,0,0.0,0.0,0.0,0.0,16384.0,0.0,0,32768,65554.0,0.0,0.0,0.0,64,0x7f499dd68ec0,6253,0,4096,6257,0,4096,6269,0,4096,6282,0,4096,6286,0,4096,6293,0,4096,6263,0,4096,6249,0,4096,6246,0,4096,6252,0,4096,6264,0,4096,6272,0,4096,6289,0,4096,6292,0,4096,6292,0,4096,6266,0,4096,6294,0,4096,6279,0,4096,6241,0,4096,6252,0,4096,6252,0,4096,6274,0,4096,6299,0,4096,6265,0,4096,6266,0,4096,6296,0,4096,6279,0,4096,6244,0,4096,6254,0,4096,6255,0,4096,6277,0,4096,6297,0,4096,64,0x7f0e35368ec0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,0,41484,0,0,64,0x7f7222850ec0,0,0,0,56,0,65536,65536,0,64,0x7fc809a60ec0,0,3756839,2828,2828,0,4265889,2856,2856,0,4035033,2848,2848,0,4488624,2840,2840,0,2872436,2888,2888,0,3289530,2856,2856,0,2955224,2852,2852,0,4395018,2804,2804,0,3142593,2804,2804,0,2783675,2828,2828,0,3214670,2856,2856,0,3308008,2848,2848,0,4744349,2832,2832,0,2815373,2888,2888,0,5380790,2856,2856,0,3508411,2856,2856,0,3018342,2804,2804,0,3753540,2828,2828,0,3567803,2840,2840,0,3536128,2860,2860,0,5112421,2824,2824,0,3337315,2856,2856,0,3196234,2836,2836,0,3495189,2838,2838,0,3175295,2840,2840,0,2689358,2804,2804,0,3138631,2828,2828,0,3978952,2844,2844,0,2965545,2858,2858,0,4732657,2826,2826,0,3317425,2862,2862,0,3437194,2836,2836,64,0x7f33184f8ec0,0,393216,163840,0,0,0,0,0,29277,0.0,0.0,0.0,32768.0,0.0,0.0,206.0,32768.0,4096,16384,302,40412,2004,0,56.0,10.0,0.0,200839.0,197844342096937,197844342112777
