0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/imports/new/data_pathtb.vhd,1554918010,vhdl,,,,data_pathtb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/imports/new/regfile_tb.vhd,1554896140,vhdl,,,,regfile_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/CAR_tb.vhd,1554900845,vhdl,,,,car_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/IR_tb.vhd,1554899914,vhdl,,,,ir_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/PC_tb.vhd,1554898221,vhdl,,,,pc_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/controlMemory_tb.vhd,1554898564,vhdl,,,,controlmemory_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/extend_tb.vhd,1554901496,vhdl,,,,extend_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/memory_tb.vhd,1554898120,vhdl,,,,memory_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/microprogCtrl_tb.vhd,1554990403,vhdl,,,,microprogctrltrl_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/mux28_tb.vhd,1554989530,vhdl,,,,mux2_8bit_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/mux81_tb.vhd,1554893063,vhdl,,,,mux81_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/processor_tb.vhd,1554991671,vhdl,,,,processor_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sim_1/new/zeroDetect_tb.vhd,1554901874,vhdl,,,,zerodetect_tb,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/ALU.vhd,1551980482,vhdl,,,,alu,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/B_input_logic.vhd,1551974619,vhdl,,,,b_input_logic,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/Reg_File.vhd,1553601384,vhdl,,,,reg_file,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/and_gate.vhd,1551965363,vhdl,,,,and_gate,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/arithmetic_circuit.vhd,1551978583,vhdl,,,,arithmetic_circuit,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/data_path.vhd,1554918003,vhdl,,,,data_path,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/decoder3_8.vhd,1553601388,vhdl,,,,decoder3_8,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/full_adder.vhd,1550578280,vhdl,,,,full_adder,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/function_unit.vhd,1551988734,vhdl,,,,function_unit,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/half_adder.vhd,1550575567,vhdl,,,,half_adder,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/logic_circuit.vhd,1551971969,vhdl,,,,logic_circuit,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/mux2_1.vhd,1551973853,vhdl,,,,mux2_1,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/mux3_1.vhd,1551983001,vhdl,,,,mux3_1,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/mux8_16.vhd,1553601073,vhdl,,,,mux8_16,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/reg16.vhd,1549899076,vhdl,,,,reg16,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/ripple16_adder.vhd,1552312487,vhdl,,,,ripple16_adder,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/imports/new/shifter.vhd,1551983902,vhdl,,,,shifter,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/CAR.vhd,1554900384,vhdl,,,,car,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/IR.vhd,1554899153,vhdl,,,,ir,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/PC.vhd,1554897342,vhdl,,,,pc,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/control_memory.vhd,1554133082,vhdl,,,,control_memory,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/extend.vhd,1554901127,vhdl,,,,extend,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/memory.vhd,1554896641,vhdl,,,,memory,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/microprog_ctrl.vhd,1554990066,vhdl,,,,microprog_ctrl,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/mux2_8.vhd,1554990162,vhdl,,,,mux2_8bit,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/mux8_1.vhd,1554202247,vhdl,,,,mux8_1,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/processor.vhd,1554992402,vhdl,,,,processor,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/zero_detect.vhd,1554901902,vhdl,,,,zero_detect,,,,,,,,
C:/Users/ellen/OneDrive/Documents/Programming/College/VHDL/final_project/final_project.srcs/sources_1/new/zero_fill.vhd,1554127833,vhdl,,,,zero_fill,,,,,,,,
