# vsim -c -onfinish exit work.tb_TOP -do "run -all" 
# Start time: 19:16:40 on Apr 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ./tb_TOP.v(211): (vopt-2685) [TFMPC] - Too few port connections for 'U_CHIP_TOP'.  Expected 34, found 30.
# ** Warning: ./tb_TOP.v(211): (vopt-2718) [TFMPC] - Missing connection for port 'SPI_MISO'.
# ** Warning: ./tb_TOP.v(211): (vopt-2718) [TFMPC] - Missing connection for port 'SPI_MOSI'.
# ** Warning: ./tb_TOP.v(211): (vopt-2718) [TFMPC] - Missing connection for port 'SPI_SCK'.
# ** Warning: ./tb_TOP.v(211): (vopt-2718) [TFMPC] - Missing connection for port 'SPI_CSN'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_TOP(fast)
# Loading work.CPU_TOP(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.sdr(fast)
# run -all
# DEBUG i2c_slave; stop condition detected at       1.0 ns
# tb_TOP.U_SDRAM : at time     840.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time     920.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time    1000.0 ns LMR  : Load Mode Register
# tb_TOP.U_SDRAM :                             CAS Latency      = 2
# tb_TOP.U_SDRAM :                             Burst Length     = 2
# tb_TOP.U_SDRAM :                             Burst Type       = Sequential
# tb_TOP.U_SDRAM :                             Write Burst Mode = Programmed Burst Length
# tb_TOP.U_SDRAM : at time    8760.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time   16600.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time   24440.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time   32280.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time   40120.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time   47960.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time   55800.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time   63640.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time   71480.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time   79320.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time   87160.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time   95000.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  102840.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  110680.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  118520.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  126360.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  134200.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  142040.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  149880.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  157720.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  165560.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  173400.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  181240.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  189080.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  196920.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  204760.0 ns AREF : Auto Refresh
# tb_TOP.U_SDRAM : at time  212600.0 ns AREF : Auto Refresh
# ***** DETECT TOHOST ***** at 90003000
# ** Note: $finish    : ./tb_TOP.v(155)
#    Time: 216450 ns  Iteration: 1  Instance: /tb_TOP
# End time: 19:16:52 on Apr 24,2022, Elapsed time: 0:00:12
# Errors: 0, Warnings: 5
