#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec 28 13:38:36 2024
# Process ID: 24788
# Current directory: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14868 E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\project_1_IP_AXI.xpr
# Log file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/vivado.log
# Journal file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI\vivado.jou
# Running On        :DESKTOP-AF4K6S1
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Pentium(R) CPU G4560 @ 3.50GHz
# CPU Frequency     :3504 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8482 MB
# Swap memory       :16073 MB
# Total Virtual     :24556 MB
# Available Virtual :15737 MB
#-----------------------------------------------------------
start_gui
open_project E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_Connected_1/hdl/Fully_Connected_1_wrapper.v] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.gen/sources_1/bd/Fully_Connected_1/hdl/Fully_Connected_1_wrapper.v
update_compile_order -fileset sources_1
reset_target all [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_Connected_1/Fully_Connected_1.bd]
export_ip_user_files -of_objects  [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_Connected_1/Fully_Connected_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_Connected_1/Fully_Connected_1.bd]
export_ip_user_files -of_objects [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_Connected_1/Fully_Connected_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_Connected_1/Fully_Connected_1.bd] -directory E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.ip_user_files/sim_scripts -ip_user_files_dir E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.ip_user_files -ipstatic_source_dir E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1_IP_AXI.srcs/sources_1/bd/Fully_Connected_1/Fully_Connected_1.bd}
