Classic Timing Analyzer report for sisau
Fri Apr 19 13:53:37 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_4'
  8. Clock Setup: 'senzor_3'
  9. Clock Setup: 'senzor_2'
 10. Clock Setup: 'senzon_1'
 11. Clock Setup: 'senzor_5'
 12. Clock Hold: 'clk'
 13. Clock Hold: 'senzor_4'
 14. Clock Hold: 'senzor_3'
 15. Clock Hold: 'senzor_2'
 16. Clock Hold: 'senzon_1'
 17. Clock Hold: 'senzor_5'
 18. tsu
 19. tco
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------+--------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                     ; To                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------+--------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.440 ns                                       ; senzor_4                                 ; Logica_miscare:inst6|factor_dc_driverB[11] ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 36.273 ns                                      ; Logica_miscare:inst6|directie_driverA[1] ; B_IN4_D1                                   ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 25.089 ns                                      ; senzon_1                                 ; Logica_miscare:inst6|directie_driverB[0]   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 129.85 MHz ( period = 7.701 ns )               ; generator_semnalPWM:inst7|inst15         ; generator_semnalPWM:inst7|inst15           ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 181.06 MHz ( period = 5.523 ns )               ; Logica_miscare:inst6|count_ture[2]       ; Logica_miscare:inst6|count_ture[4]         ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 181.06 MHz ( period = 5.523 ns )               ; Logica_miscare:inst6|count_ture[2]       ; Logica_miscare:inst6|count_ture[4]         ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15         ; generator_semnalPWM:inst7|inst15           ; senzor_2   ; senzor_2 ; 0            ;
; Clock Setup: 'senzor_3'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15         ; generator_semnalPWM:inst7|inst15           ; senzor_3   ; senzor_3 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15         ; generator_semnalPWM:inst7|inst15           ; senzor_4   ; senzor_4 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; generator_semnalPWM:inst7|inst15         ; generator_semnalPWM:inst7|inst15           ; clk        ; clk      ; 28           ;
; Clock Hold: 'senzon_1'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|count_ture[5]       ; Logica_miscare:inst6|directie_driverB[1]   ; senzon_1   ; senzon_1 ; 32           ;
; Clock Hold: 'senzor_5'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|count_ture[5]       ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_5   ; senzor_5 ; 32           ;
; Clock Hold: 'senzor_4'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; generator_semnalPWM:inst7|inst15         ; generator_semnalPWM:inst7|inst15           ; senzor_4   ; senzor_4 ; 3            ;
; Clock Hold: 'senzor_3'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; generator_semnalPWM:inst7|inst15         ; generator_semnalPWM:inst7|inst15           ; senzor_3   ; senzor_3 ; 7            ;
; Clock Hold: 'senzor_2'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; generator_semnalPWM:inst7|inst15         ; generator_semnalPWM:inst7|inst15           ; senzor_2   ; senzor_2 ; 3            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                          ;                                            ;            ;          ; 105          ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------+--------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 129.85 MHz ( period = 7.701 ns )               ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 130.72 MHz ( period = 7.650 ns )               ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 263.57 MHz ( period = 3.794 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; 274.95 MHz ( period = 3.637 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; 276.17 MHz ( period = 3.621 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.459 ns                ;
; N/A   ; 282.97 MHz ( period = 3.534 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; 287.52 MHz ( period = 3.478 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; 291.63 MHz ( period = 3.429 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; 301.02 MHz ( period = 3.322 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; 312.50 MHz ( period = 3.200 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; 326.26 MHz ( period = 3.065 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; 327.23 MHz ( period = 3.056 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; 331.24 MHz ( period = 3.019 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; 338.87 MHz ( period = 2.951 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.254 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.211 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.412 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.238 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.155 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.146 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.096 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.096 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.795 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.914 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst9                          ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|directie_driverA[0]                             ; clk        ; clk      ; None                        ; None                      ; 4.472 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|directie_driverB[1]                             ; clk        ; clk      ; None                        ; None                      ; 4.499 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|directie_driverB[0]                             ; clk        ; clk      ; None                        ; None                      ; 4.679 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|directie_driverA[0]                             ; clk        ; clk      ; None                        ; None                      ; 4.285 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|directie_driverB[1]                             ; clk        ; clk      ; None                        ; None                      ; 4.308 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15         ; senzor_4   ; senzor_4 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15        ; senzor_4   ; senzor_4 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverB[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverB[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverB[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverB[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverA[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverA[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.402 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverA[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverA[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.106 ns                ;
+-------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_3'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15         ; senzor_3   ; senzor_3 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15        ; senzor_3   ; senzor_3 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverB[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverB[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverB[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverB[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverA[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverA[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.402 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverA[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverA[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.106 ns                ;
+-------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15         ; senzor_2   ; senzor_2 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15        ; senzor_2   ; senzor_2 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverB[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.799 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverB[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverB[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverB[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverA[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverA[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.402 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverA[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverA[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.106 ns                ;
+-------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 181.06 MHz ( period = 5.523 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.460 ns                ;
; N/A   ; 181.55 MHz ( period = 5.508 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 182.78 MHz ( period = 5.471 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 183.65 MHz ( period = 5.445 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 190.40 MHz ( period = 5.252 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.820 ns                ;
; N/A   ; 190.62 MHz ( period = 5.246 ns )               ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.882 ns                ;
; N/A   ; 190.95 MHz ( period = 5.237 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.629 ns                ;
; N/A   ; 192.31 MHz ( period = 5.200 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.596 ns                ;
; N/A   ; 193.27 MHz ( period = 5.174 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.743 ns                ;
; N/A   ; 193.91 MHz ( period = 5.157 ns )               ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 195.20 MHz ( period = 5.123 ns )               ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 195.58 MHz ( period = 5.113 ns )               ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 199.48 MHz ( period = 5.013 ns )               ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.647 ns                ;
; N/A   ; 200.44 MHz ( period = 4.989 ns )               ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.977 ns                ;
; N/A   ; 200.92 MHz ( period = 4.977 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.567 ns                ;
; N/A   ; 201.21 MHz ( period = 4.970 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.541 ns                ;
; N/A   ; 201.45 MHz ( period = 4.964 ns )               ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.603 ns                ;
; N/A   ; 201.82 MHz ( period = 4.955 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.350 ns                ;
; N/A   ; 203.33 MHz ( period = 4.918 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.317 ns                ;
; N/A   ; 204.42 MHz ( period = 4.892 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.464 ns                ;
; N/A   ; 206.87 MHz ( period = 4.834 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.756 ns                ;
; N/A   ; 207.13 MHz ( period = 4.828 ns )               ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.818 ns                ;
; N/A   ; 207.51 MHz ( period = 4.819 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.565 ns                ;
; N/A   ; 209.12 MHz ( period = 4.782 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.532 ns                ;
; N/A   ; 210.26 MHz ( period = 4.756 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.679 ns                ;
; N/A   ; 210.70 MHz ( period = 4.746 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.172 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.487 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.684 ns                ;
; N/A   ; 213.68 MHz ( period = 4.680 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.296 ns                ;
; N/A   ; 215.38 MHz ( period = 4.643 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.263 ns                ;
; N/A   ; 215.89 MHz ( period = 4.632 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.169 ns                ;
; N/A   ; 219.97 MHz ( period = 4.546 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.140 ns                ;
; N/A   ; 225.33 MHz ( period = 4.438 ns )               ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; 235.13 MHz ( period = 4.253 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 237.36 MHz ( period = 4.213 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3]       ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.006 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.627 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.436 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.403 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.550 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.834 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.565 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.610 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.757 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.772 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.431 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.638 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.330 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.537 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.605 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 6.083 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.746 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.896 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.924 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.672 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 181.06 MHz ( period = 5.523 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.460 ns                ;
; N/A   ; 181.55 MHz ( period = 5.508 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 182.78 MHz ( period = 5.471 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 183.65 MHz ( period = 5.445 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 190.40 MHz ( period = 5.252 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.820 ns                ;
; N/A   ; 190.62 MHz ( period = 5.246 ns )               ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.882 ns                ;
; N/A   ; 190.95 MHz ( period = 5.237 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.629 ns                ;
; N/A   ; 192.31 MHz ( period = 5.200 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.596 ns                ;
; N/A   ; 193.27 MHz ( period = 5.174 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.743 ns                ;
; N/A   ; 193.91 MHz ( period = 5.157 ns )               ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 195.20 MHz ( period = 5.123 ns )               ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.128 ns                ;
; N/A   ; 195.58 MHz ( period = 5.113 ns )               ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 199.48 MHz ( period = 5.013 ns )               ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.647 ns                ;
; N/A   ; 200.44 MHz ( period = 4.989 ns )               ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.977 ns                ;
; N/A   ; 200.92 MHz ( period = 4.977 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.567 ns                ;
; N/A   ; 201.21 MHz ( period = 4.970 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.541 ns                ;
; N/A   ; 201.45 MHz ( period = 4.964 ns )               ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.603 ns                ;
; N/A   ; 201.82 MHz ( period = 4.955 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.350 ns                ;
; N/A   ; 203.33 MHz ( period = 4.918 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.317 ns                ;
; N/A   ; 204.42 MHz ( period = 4.892 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.464 ns                ;
; N/A   ; 206.87 MHz ( period = 4.834 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.756 ns                ;
; N/A   ; 207.13 MHz ( period = 4.828 ns )               ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.818 ns                ;
; N/A   ; 207.51 MHz ( period = 4.819 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.565 ns                ;
; N/A   ; 209.12 MHz ( period = 4.782 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.532 ns                ;
; N/A   ; 210.26 MHz ( period = 4.756 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.679 ns                ;
; N/A   ; 210.70 MHz ( period = 4.746 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.172 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.487 ns                ;
; N/A   ; 212.99 MHz ( period = 4.695 ns )               ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.684 ns                ;
; N/A   ; 213.68 MHz ( period = 4.680 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.296 ns                ;
; N/A   ; 215.38 MHz ( period = 4.643 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.263 ns                ;
; N/A   ; 215.89 MHz ( period = 4.632 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.169 ns                ;
; N/A   ; 219.97 MHz ( period = 4.546 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.140 ns                ;
; N/A   ; 225.33 MHz ( period = 4.438 ns )               ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; 235.13 MHz ( period = 4.253 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 237.36 MHz ( period = 4.213 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3]       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.006 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.627 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.436 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.403 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.550 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.834 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.565 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.610 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.757 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.772 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.431 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.638 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.330 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.537 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.605 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 6.083 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.746 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.896 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.924 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.672 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                       ; None                       ; 0.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                       ; None                       ; 0.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                       ; None                       ; 0.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                       ; None                       ; 0.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                       ; None                       ; 1.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|directie_driverA[1]                             ; clk        ; clk      ; None                       ; None                       ; 3.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|directie_driverA[1]                             ; clk        ; clk      ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|directie_driverB[1]                             ; clk        ; clk      ; None                       ; None                       ; 4.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|directie_driverA[0]                             ; clk        ; clk      ; None                       ; None                       ; 4.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|directie_driverB[1]                             ; clk        ; clk      ; None                       ; None                       ; 4.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|directie_driverA[0]                             ; clk        ; clk      ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|directie_driverB[0]                             ; clk        ; clk      ; None                       ; None                       ; 4.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|directie_driverB[0]                             ; clk        ; clk      ; None                       ; None                       ; 4.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_4'                                                                                                                                                                                                               ;
+------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15         ; senzor_4   ; senzor_4 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15        ; senzor_4   ; senzor_4 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverA[0] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 2.106 ns                 ;
+------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_3'                                                                                                                                                                                                               ;
+------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15         ; senzor_3   ; senzor_3 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15        ; senzor_3   ; senzor_3 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverA[0] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverA[0] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverA[1] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverB[1] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|directie_driverA[1] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.538 ns                 ;
+------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_2'                                                                                                                                                                                                               ;
+------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15         ; senzor_2   ; senzor_2 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15        ; senzor_2   ; senzor_2 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|directie_driverA[0] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 2.106 ns                 ;
+------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzon_1'                                                                                                                                                                                                                ;
+------------------------------------------+------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                               ; To                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 4.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverA[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 4.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverA[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 4.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverA[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 4.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 4.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverA[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverA[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverA[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverA[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|directie_driverA[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 4.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|directie_driverB[0] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|directie_driverA[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|directie_driverB[1] ; senzon_1   ; senzon_1 ; None                       ; None                       ; 5.605 ns                 ;
+------------------------------------------+------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_5'                                                                                                                                                                                                                ;
+------------------------------------------+------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                               ; To                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 4.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverA[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 4.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverA[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 4.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverA[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 4.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 4.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverA[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverA[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverA[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverA[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|directie_driverA[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 4.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|directie_driverB[0] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|directie_driverA[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|directie_driverB[1] ; senzor_5   ; senzor_5 ; None                       ; None                       ; 5.605 ns                 ;
+------------------------------------------+------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                          ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                         ; To Clock ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; N/A   ; None         ; 5.440 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A   ; None         ; 5.264 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_4 ;
; N/A   ; None         ; 5.253 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3 ;
; N/A   ; None         ; 5.241 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A   ; None         ; 5.203 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A   ; None         ; 5.183 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A   ; None         ; 5.169 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_3 ;
; N/A   ; None         ; 5.106 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_4 ;
; N/A   ; None         ; 5.054 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3 ;
; N/A   ; None         ; 5.016 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3 ;
; N/A   ; None         ; 5.011 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_3 ;
; N/A   ; None         ; 4.996 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3 ;
; N/A   ; None         ; 4.963 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A   ; None         ; 4.873 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_4 ;
; N/A   ; None         ; 4.778 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_3 ;
; N/A   ; None         ; 4.764 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A   ; None         ; 4.743 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A   ; None         ; 4.726 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A   ; None         ; 4.715 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_4 ;
; N/A   ; None         ; 4.708 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A   ; None         ; 4.706 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A   ; None         ; 4.695 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_2 ;
; N/A   ; None         ; 4.620 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_3 ;
; N/A   ; None         ; 4.537 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_2 ;
; N/A   ; None         ; 4.366 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_4 ;
; N/A   ; None         ; 4.347 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A   ; None         ; 4.312 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A   ; None         ; 4.312 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_4 ;
; N/A   ; None         ; 4.304 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_2 ;
; N/A   ; None         ; 4.286 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_4 ;
; N/A   ; None         ; 4.271 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_3 ;
; N/A   ; None         ; 4.233 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_4 ;
; N/A   ; None         ; 4.217 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_3 ;
; N/A   ; None         ; 4.206 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_4 ;
; N/A   ; None         ; 4.191 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_3 ;
; N/A   ; None         ; 4.179 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_4 ;
; N/A   ; None         ; 4.146 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_2 ;
; N/A   ; None         ; 4.138 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_3 ;
; N/A   ; None         ; 4.111 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_3 ;
; N/A   ; None         ; 4.084 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_3 ;
; N/A   ; None         ; 4.027 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_4 ;
; N/A   ; None         ; 3.947 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_4 ;
; N/A   ; None         ; 3.932 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_3 ;
; N/A   ; None         ; 3.852 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_3 ;
; N/A   ; None         ; 3.797 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_2 ;
; N/A   ; None         ; 3.778 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A   ; None         ; 3.743 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A   ; None         ; 3.743 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_2 ;
; N/A   ; None         ; 3.724 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_4 ;
; N/A   ; None         ; 3.717 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_2 ;
; N/A   ; None         ; 3.685 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_4 ;
; N/A   ; None         ; 3.664 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_2 ;
; N/A   ; None         ; 3.637 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_2 ;
; N/A   ; None         ; 3.629 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_3 ;
; N/A   ; None         ; 3.610 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_2 ;
; N/A   ; None         ; 3.590 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_3 ;
; N/A   ; None         ; 3.566 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_4 ;
; N/A   ; None         ; 3.471 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_3 ;
; N/A   ; None         ; 3.458 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_2 ;
; N/A   ; None         ; 3.402 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_4 ;
; N/A   ; None         ; 3.378 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_2 ;
; N/A   ; None         ; 3.307 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_3 ;
; N/A   ; None         ; 3.155 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_2 ;
; N/A   ; None         ; 3.116 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_2 ;
; N/A   ; None         ; 3.064 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_4 ;
; N/A   ; None         ; 3.040 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_4 ;
; N/A   ; None         ; 2.997 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_2 ;
; N/A   ; None         ; 2.969 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_3 ;
; N/A   ; None         ; 2.945 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_3 ;
; N/A   ; None         ; 2.833 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_2 ;
; N/A   ; None         ; 2.495 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_2 ;
; N/A   ; None         ; 2.471 ns   ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_2 ;
; N/A   ; None         ; 1.328 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; senzon_1 ;
; N/A   ; None         ; 1.170 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_5 ;
; N/A   ; None         ; 1.170 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; senzon_1 ;
; N/A   ; None         ; 1.012 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_5 ;
; N/A   ; None         ; 0.937 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; senzon_1 ;
; N/A   ; None         ; 0.779 ns   ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_5 ;
; N/A   ; None         ; 0.779 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; senzon_1 ;
; N/A   ; None         ; 0.621 ns   ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_5 ;
; N/A   ; None         ; 0.430 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; senzon_1 ;
; N/A   ; None         ; 0.376 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; senzon_1 ;
; N/A   ; None         ; 0.350 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; senzon_1 ;
; N/A   ; None         ; 0.297 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; senzon_1 ;
; N/A   ; None         ; 0.272 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_5 ;
; N/A   ; None         ; 0.270 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; senzon_1 ;
; N/A   ; None         ; 0.243 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; senzon_1 ;
; N/A   ; None         ; 0.218 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_5 ;
; N/A   ; None         ; 0.192 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_5 ;
; N/A   ; None         ; 0.139 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_5 ;
; N/A   ; None         ; 0.112 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_5 ;
; N/A   ; None         ; 0.091 ns   ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; senzon_1 ;
; N/A   ; None         ; 0.085 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_5 ;
; N/A   ; None         ; 0.011 ns   ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; senzon_1 ;
; N/A   ; None         ; -0.067 ns  ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_5 ;
; N/A   ; None         ; -0.147 ns  ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_5 ;
; N/A   ; None         ; -0.212 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; senzon_1 ;
; N/A   ; None         ; -0.251 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; senzon_1 ;
; N/A   ; None         ; -0.370 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_5 ;
; N/A   ; None         ; -0.370 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; senzon_1 ;
; N/A   ; None         ; -0.409 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_5 ;
; N/A   ; None         ; -0.528 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_5 ;
; N/A   ; None         ; -0.534 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; senzon_1 ;
; N/A   ; None         ; -0.555 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_4 ;
; N/A   ; None         ; -0.650 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_3 ;
; N/A   ; None         ; -0.692 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_5 ;
; N/A   ; None         ; -0.713 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_4 ;
; N/A   ; None         ; -0.808 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_3 ;
; N/A   ; None         ; -0.872 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; senzon_1 ;
; N/A   ; None         ; -0.896 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; senzon_1 ;
; N/A   ; None         ; -1.030 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_5 ;
; N/A   ; None         ; -1.054 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_5 ;
; N/A   ; None         ; -1.124 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_2 ;
; N/A   ; None         ; -1.282 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_2 ;
; N/A   ; None         ; -4.491 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; senzon_1 ;
; N/A   ; None         ; -4.649 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_5 ;
; N/A   ; None         ; -4.649 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; senzon_1 ;
; N/A   ; None         ; -4.807 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_5 ;
; N/A   ; None         ; -10.784 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A   ; None         ; -11.256 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A   ; None         ; -16.867 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; clk      ;
; N/A   ; None         ; -17.025 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; clk      ;
; N/A   ; None         ; -17.258 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; clk      ;
; N/A   ; None         ; -17.416 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; clk      ;
; N/A   ; None         ; -17.765 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; clk      ;
; N/A   ; None         ; -17.819 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; clk      ;
; N/A   ; None         ; -17.845 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; clk      ;
; N/A   ; None         ; -17.898 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; clk      ;
; N/A   ; None         ; -17.925 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; clk      ;
; N/A   ; None         ; -17.952 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; clk      ;
; N/A   ; None         ; -18.104 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; clk      ;
; N/A   ; None         ; -18.184 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; clk      ;
; N/A   ; None         ; -18.407 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; clk      ;
; N/A   ; None         ; -18.446 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; clk      ;
; N/A   ; None         ; -18.565 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; clk      ;
; N/A   ; None         ; -18.729 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; clk      ;
; N/A   ; None         ; -19.067 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; clk      ;
; N/A   ; None         ; -19.091 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; clk      ;
; N/A   ; None         ; -22.686 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; clk      ;
; N/A   ; None         ; -22.844 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; clk      ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                  ;
+-------+--------------+------------+-----------------------------------------------+---------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To                  ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+---------------------+------------+
; N/A   ; None         ; 36.273 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; B_IN4_D1            ; clk        ;
; N/A   ; None         ; 35.590 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; B_IN3_D1            ; clk        ;
; N/A   ; None         ; 35.590 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; A_IN1_D1            ; clk        ;
; N/A   ; None         ; 35.559 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; A_IN2_D1            ; clk        ;
; N/A   ; None         ; 34.654 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1_board ; clk        ;
; N/A   ; None         ; 34.590 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2_board ; clk        ;
; N/A   ; None         ; 34.389 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; C_IN1_D2            ; clk        ;
; N/A   ; None         ; 34.290 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3_board ; clk        ;
; N/A   ; None         ; 34.138 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; D_IN4_D2            ; clk        ;
; N/A   ; None         ; 34.137 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; C_IN2_D2            ; clk        ;
; N/A   ; None         ; 34.058 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; D_IN3_D2            ; clk        ;
; N/A   ; None         ; 33.940 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3       ; clk        ;
; N/A   ; None         ; 33.779 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1       ; clk        ;
; N/A   ; None         ; 33.729 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2       ; clk        ;
; N/A   ; None         ; 29.121 ns  ; START_STOP:inst15|inst                        ; PWM_D               ; clk        ;
; N/A   ; None         ; 29.111 ns  ; START_STOP:inst15|inst                        ; PWM_C               ; clk        ;
; N/A   ; None         ; 28.349 ns  ; START_STOP:inst15|inst                        ; PWM_B               ; clk        ;
; N/A   ; None         ; 28.105 ns  ; Selectie_proba:inst1|circuit[0]               ; circuit[0]          ; clk        ;
; N/A   ; None         ; 28.006 ns  ; START_STOP:inst15|inst                        ; PWM_A               ; clk        ;
; N/A   ; None         ; 27.650 ns  ; Selectie_proba:inst1|circuit[1]               ; circuit[1]          ; clk        ;
; N/A   ; None         ; 21.267 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; clk        ;
; N/A   ; None         ; 21.257 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; clk        ;
; N/A   ; None         ; 20.574 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; clk        ;
; N/A   ; None         ; 20.231 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; clk        ;
; N/A   ; None         ; 18.231 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; B_IN4_D1            ; senzor_5   ;
; N/A   ; None         ; 18.073 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; B_IN4_D1            ; senzon_1   ;
; N/A   ; None         ; 17.548 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; B_IN3_D1            ; senzor_5   ;
; N/A   ; None         ; 17.548 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; A_IN1_D1            ; senzor_5   ;
; N/A   ; None         ; 17.517 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; A_IN2_D1            ; senzor_5   ;
; N/A   ; None         ; 17.390 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; B_IN3_D1            ; senzon_1   ;
; N/A   ; None         ; 17.390 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; A_IN1_D1            ; senzon_1   ;
; N/A   ; None         ; 17.359 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; A_IN2_D1            ; senzon_1   ;
; N/A   ; None         ; 16.642 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]                ; clk        ;
; N/A   ; None         ; 16.347 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; C_IN1_D2            ; senzor_5   ;
; N/A   ; None         ; 16.189 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; C_IN1_D2            ; senzon_1   ;
; N/A   ; None         ; 16.159 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]               ; clk        ;
; N/A   ; None         ; 16.096 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; D_IN4_D2            ; senzor_5   ;
; N/A   ; None         ; 16.095 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; C_IN2_D2            ; senzor_5   ;
; N/A   ; None         ; 16.016 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; D_IN3_D2            ; senzor_5   ;
; N/A   ; None         ; 15.994 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]               ; clk        ;
; N/A   ; None         ; 15.938 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; D_IN4_D2            ; senzon_1   ;
; N/A   ; None         ; 15.937 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; C_IN2_D2            ; senzon_1   ;
; N/A   ; None         ; 15.858 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; D_IN3_D2            ; senzon_1   ;
; N/A   ; None         ; 15.850 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]                ; clk        ;
; N/A   ; None         ; 14.626 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_2   ;
; N/A   ; None         ; 14.616 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_2   ;
; N/A   ; None         ; 14.336 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_3   ;
; N/A   ; None         ; 14.326 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_3   ;
; N/A   ; None         ; 14.149 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_4   ;
; N/A   ; None         ; 14.139 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_4   ;
; N/A   ; None         ; 14.052 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]                ; clk        ;
; N/A   ; None         ; 14.030 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_2   ;
; N/A   ; None         ; 13.740 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_3   ;
; N/A   ; None         ; 13.687 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_2   ;
; N/A   ; None         ; 13.553 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_4   ;
; N/A   ; None         ; 13.534 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]                ; clk        ;
; N/A   ; None         ; 13.432 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]                ; clk        ;
; N/A   ; None         ; 13.419 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; B_IN4_D1            ; senzor_2   ;
; N/A   ; None         ; 13.397 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_3   ;
; N/A   ; None         ; 13.339 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]                ; clk        ;
; N/A   ; None         ; 13.210 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_4   ;
; N/A   ; None         ; 12.945 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; B_IN4_D1            ; senzor_3   ;
; N/A   ; None         ; 12.850 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; B_IN4_D1            ; senzor_4   ;
; N/A   ; None         ; 12.736 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; B_IN3_D1            ; senzor_2   ;
; N/A   ; None         ; 12.736 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; A_IN1_D1            ; senzor_2   ;
; N/A   ; None         ; 12.705 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; A_IN2_D1            ; senzor_2   ;
; N/A   ; None         ; 12.262 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; B_IN3_D1            ; senzor_3   ;
; N/A   ; None         ; 12.262 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; A_IN1_D1            ; senzor_3   ;
; N/A   ; None         ; 12.231 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; A_IN2_D1            ; senzor_3   ;
; N/A   ; None         ; 12.167 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; B_IN3_D1            ; senzor_4   ;
; N/A   ; None         ; 12.167 ns  ; Logica_miscare:inst6|directie_driverA[0]      ; A_IN1_D1            ; senzor_4   ;
; N/A   ; None         ; 12.136 ns  ; Logica_miscare:inst6|directie_driverA[1]      ; A_IN2_D1            ; senzor_4   ;
; N/A   ; None         ; 11.535 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; C_IN1_D2            ; senzor_2   ;
; N/A   ; None         ; 11.284 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; D_IN4_D2            ; senzor_2   ;
; N/A   ; None         ; 11.283 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; C_IN2_D2            ; senzor_2   ;
; N/A   ; None         ; 11.204 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; D_IN3_D2            ; senzor_2   ;
; N/A   ; None         ; 11.061 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; C_IN1_D2            ; senzor_3   ;
; N/A   ; None         ; 11.030 ns  ; numarator_1000:inst|numarator_10:inst|inst12  ; A[3]                ; clk        ;
; N/A   ; None         ; 11.022 ns  ; numarator_1000:inst|numarator_10:inst|inst9   ; A[0]                ; clk        ;
; N/A   ; None         ; 10.990 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[7]   ; senzor_2   ;
; N/A   ; None         ; 10.966 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; C_IN1_D2            ; senzor_4   ;
; N/A   ; None         ; 10.955 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[0]   ; senzor_2   ;
; N/A   ; None         ; 10.810 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; D_IN4_D2            ; senzor_3   ;
; N/A   ; None         ; 10.809 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; C_IN2_D2            ; senzor_3   ;
; N/A   ; None         ; 10.796 ns  ; numarator_1000:inst|numarator_10:inst|inst10  ; A[1]                ; clk        ;
; N/A   ; None         ; 10.739 ns  ; Logica_miscare:inst6|factor_dc_driverA[10]    ; factor_driverA[10]  ; senzor_2   ;
; N/A   ; None         ; 10.736 ns  ; Logica_miscare:inst6|factor_dc_driverA[10]    ; factor_driverA[9]   ; senzor_2   ;
; N/A   ; None         ; 10.730 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; D_IN3_D2            ; senzor_3   ;
; N/A   ; None         ; 10.728 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[3]   ; senzor_2   ;
; N/A   ; None         ; 10.715 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; D_IN4_D2            ; senzor_4   ;
; N/A   ; None         ; 10.715 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[11]  ; senzor_2   ;
; N/A   ; None         ; 10.714 ns  ; Logica_miscare:inst6|directie_driverB[1]      ; C_IN2_D2            ; senzor_4   ;
; N/A   ; None         ; 10.700 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[7]   ; senzor_3   ;
; N/A   ; None         ; 10.669 ns  ; Logica_miscare:inst6|factor_dc_driverA[10]    ; factor_driverA[6]   ; senzor_2   ;
; N/A   ; None         ; 10.665 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[0]   ; senzor_3   ;
; N/A   ; None         ; 10.635 ns  ; Logica_miscare:inst6|directie_driverB[0]      ; D_IN3_D2            ; senzor_4   ;
; N/A   ; None         ; 10.620 ns  ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[0]   ; senzor_2   ;
; N/A   ; None         ; 10.611 ns  ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[11]  ; senzor_2   ;
; N/A   ; None         ; 10.513 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[7]   ; senzor_4   ;
; N/A   ; None         ; 10.478 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[0]   ; senzor_4   ;
; N/A   ; None         ; 10.449 ns  ; Logica_miscare:inst6|factor_dc_driverA[10]    ; factor_driverA[10]  ; senzor_3   ;
; N/A   ; None         ; 10.446 ns  ; Logica_miscare:inst6|factor_dc_driverA[10]    ; factor_driverA[9]   ; senzor_3   ;
; N/A   ; None         ; 10.438 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[3]   ; senzor_3   ;
; N/A   ; None         ; 10.425 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[11]  ; senzor_3   ;
; N/A   ; None         ; 10.379 ns  ; Logica_miscare:inst6|factor_dc_driverA[10]    ; factor_driverA[6]   ; senzor_3   ;
; N/A   ; None         ; 10.374 ns  ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[7]   ; senzor_2   ;
; N/A   ; None         ; 10.330 ns  ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[0]   ; senzor_3   ;
; N/A   ; None         ; 10.321 ns  ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[11]  ; senzor_3   ;
; N/A   ; None         ; 10.262 ns  ; Logica_miscare:inst6|factor_dc_driverA[10]    ; factor_driverA[10]  ; senzor_4   ;
; N/A   ; None         ; 10.259 ns  ; Logica_miscare:inst6|factor_dc_driverA[10]    ; factor_driverA[9]   ; senzor_4   ;
; N/A   ; None         ; 10.251 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[3]   ; senzor_4   ;
; N/A   ; None         ; 10.238 ns  ; Logica_miscare:inst6|factor_dc_driverA[11]    ; factor_driverA[11]  ; senzor_4   ;
; N/A   ; None         ; 10.210 ns  ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[3]   ; senzor_2   ;
; N/A   ; None         ; 10.192 ns  ; Logica_miscare:inst6|factor_dc_driverA[10]    ; factor_driverA[6]   ; senzor_4   ;
; N/A   ; None         ; 10.158 ns  ; numarator_1000:inst|numarator_10:inst|inst11  ; A[2]                ; clk        ;
; N/A   ; None         ; 10.143 ns  ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[0]   ; senzor_4   ;
; N/A   ; None         ; 10.134 ns  ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[11]  ; senzor_4   ;
; N/A   ; None         ; 10.084 ns  ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[7]   ; senzor_3   ;
; N/A   ; None         ; 9.990 ns   ; Logica_miscare:inst6|factor_dc_driverB[10]    ; factor_driverB[9]   ; senzor_2   ;
; N/A   ; None         ; 9.990 ns   ; Logica_miscare:inst6|factor_dc_driverB[10]    ; factor_driverB[10]  ; senzor_2   ;
; N/A   ; None         ; 9.920 ns   ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[3]   ; senzor_3   ;
; N/A   ; None         ; 9.897 ns   ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[7]   ; senzor_4   ;
; N/A   ; None         ; 9.733 ns   ; Logica_miscare:inst6|factor_dc_driverB[11]    ; factor_driverB[3]   ; senzor_4   ;
; N/A   ; None         ; 9.700 ns   ; Logica_miscare:inst6|factor_dc_driverB[10]    ; factor_driverB[9]   ; senzor_3   ;
; N/A   ; None         ; 9.700 ns   ; Logica_miscare:inst6|factor_dc_driverB[10]    ; factor_driverB[10]  ; senzor_3   ;
; N/A   ; None         ; 9.513 ns   ; Logica_miscare:inst6|factor_dc_driverB[10]    ; factor_driverB[9]   ; senzor_4   ;
; N/A   ; None         ; 9.513 ns   ; Logica_miscare:inst6|factor_dc_driverB[10]    ; factor_driverB[10]  ; senzor_4   ;
; N/A   ; None         ; 9.263 ns   ; Logica_miscare:inst6|factor_dc_driverB[10]    ; factor_driverB[6]   ; senzor_2   ;
; N/A   ; None         ; 8.973 ns   ; Logica_miscare:inst6|factor_dc_driverB[10]    ; factor_driverB[6]   ; senzor_3   ;
; N/A   ; None         ; 8.786 ns   ; Logica_miscare:inst6|factor_dc_driverB[10]    ; factor_driverB[6]   ; senzor_4   ;
+-------+--------------+------------+-----------------------------------------------+---------------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                         ; To Clock ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; N/A           ; None        ; 25.089 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; clk      ;
; N/A           ; None        ; 24.931 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; clk      ;
; N/A           ; None        ; 21.619 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; clk      ;
; N/A           ; None        ; 21.336 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; clk      ;
; N/A           ; None        ; 21.244 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; clk      ;
; N/A           ; None        ; 21.117 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; clk      ;
; N/A           ; None        ; 21.100 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; clk      ;
; N/A           ; None        ; 20.959 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; clk      ;
; N/A           ; None        ; 20.736 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; clk      ;
; N/A           ; None        ; 20.656 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; clk      ;
; N/A           ; None        ; 20.552 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; clk      ;
; N/A           ; None        ; 20.440 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; clk      ;
; N/A           ; None        ; 20.419 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; clk      ;
; N/A           ; None        ; 20.360 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; clk      ;
; N/A           ; None        ; 20.197 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; clk      ;
; N/A           ; None        ; 20.064 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; clk      ;
; N/A           ; None        ; 19.931 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; clk      ;
; N/A           ; None        ; 19.773 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; clk      ;
; N/A           ; None        ; 19.679 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; clk      ;
; N/A           ; None        ; 19.521 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; clk      ;
; N/A           ; None        ; 11.522 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A           ; None        ; 11.050 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A           ; None        ; 7.047 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_5 ;
; N/A           ; None        ; 6.889 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_5 ;
; N/A           ; None        ; 6.889 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; senzon_1 ;
; N/A           ; None        ; 6.731 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; senzon_1 ;
; N/A           ; None        ; 3.577 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_5 ;
; N/A           ; None        ; 3.419 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; senzon_1 ;
; N/A           ; None        ; 3.294 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_5 ;
; N/A           ; None        ; 3.202 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_5 ;
; N/A           ; None        ; 3.136 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; senzon_1 ;
; N/A           ; None        ; 3.075 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_5 ;
; N/A           ; None        ; 3.058 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_5 ;
; N/A           ; None        ; 3.044 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; senzon_1 ;
; N/A           ; None        ; 2.917 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_5 ;
; N/A           ; None        ; 2.917 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; senzon_1 ;
; N/A           ; None        ; 2.900 ns  ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; senzon_1 ;
; N/A           ; None        ; 2.759 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; senzon_1 ;
; N/A           ; None        ; 2.694 ns  ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_5 ;
; N/A           ; None        ; 2.614 ns  ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_5 ;
; N/A           ; None        ; 2.536 ns  ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; senzon_1 ;
; N/A           ; None        ; 2.510 ns  ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_5 ;
; N/A           ; None        ; 2.456 ns  ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; senzon_1 ;
; N/A           ; None        ; 2.398 ns  ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_5 ;
; N/A           ; None        ; 2.377 ns  ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_5 ;
; N/A           ; None        ; 2.352 ns  ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; senzon_1 ;
; N/A           ; None        ; 2.318 ns  ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_5 ;
; N/A           ; None        ; 2.240 ns  ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; senzon_1 ;
; N/A           ; None        ; 2.235 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_2 ;
; N/A           ; None        ; 2.219 ns  ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; senzon_1 ;
; N/A           ; None        ; 2.160 ns  ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; senzon_1 ;
; N/A           ; None        ; 2.155 ns  ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_5 ;
; N/A           ; None        ; 2.077 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_2 ;
; N/A           ; None        ; 2.022 ns  ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_5 ;
; N/A           ; None        ; 1.997 ns  ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; senzon_1 ;
; N/A           ; None        ; 1.889 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_5 ;
; N/A           ; None        ; 1.864 ns  ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; senzon_1 ;
; N/A           ; None        ; 1.761 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_3 ;
; N/A           ; None        ; 1.731 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_5 ;
; N/A           ; None        ; 1.731 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; senzon_1 ;
; N/A           ; None        ; 1.666 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_4 ;
; N/A           ; None        ; 1.637 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_5 ;
; N/A           ; None        ; 1.603 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_3 ;
; N/A           ; None        ; 1.573 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; senzon_1 ;
; N/A           ; None        ; 1.508 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_4 ;
; N/A           ; None        ; 1.479 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_5 ;
; N/A           ; None        ; 1.479 ns  ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; senzon_1 ;
; N/A           ; None        ; 1.321 ns  ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; senzon_1 ;
; N/A           ; None        ; -1.235 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_2 ;
; N/A           ; None        ; -1.518 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_2 ;
; N/A           ; None        ; -1.610 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_2 ;
; N/A           ; None        ; -1.709 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_3 ;
; N/A           ; None        ; -1.737 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_2 ;
; N/A           ; None        ; -1.754 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_2 ;
; N/A           ; None        ; -1.804 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_4 ;
; N/A           ; None        ; -1.895 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_2 ;
; N/A           ; None        ; -1.992 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_3 ;
; N/A           ; None        ; -2.084 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_3 ;
; N/A           ; None        ; -2.087 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_4 ;
; N/A           ; None        ; -2.118 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_2 ;
; N/A           ; None        ; -2.179 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_4 ;
; N/A           ; None        ; -2.198 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_2 ;
; N/A           ; None        ; -2.211 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_3 ;
; N/A           ; None        ; -2.228 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_3 ;
; N/A           ; None        ; -2.302 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_2 ;
; N/A           ; None        ; -2.306 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_4 ;
; N/A           ; None        ; -2.323 ns ; senzor_3         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_4 ;
; N/A           ; None        ; -2.369 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_3 ;
; N/A           ; None        ; -2.414 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_2 ;
; N/A           ; None        ; -2.435 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_2 ;
; N/A           ; None        ; -2.464 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_4 ;
; N/A           ; None        ; -2.494 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_2 ;
; N/A           ; None        ; -2.516 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A           ; None        ; -2.592 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_3 ;
; N/A           ; None        ; -2.657 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_2 ;
; N/A           ; None        ; -2.672 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_3 ;
; N/A           ; None        ; -2.687 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_4 ;
; N/A           ; None        ; -2.767 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverA[0]   ; senzor_4 ;
; N/A           ; None        ; -2.776 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_3 ;
; N/A           ; None        ; -2.788 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A           ; None        ; -2.790 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_2 ;
; N/A           ; None        ; -2.871 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_4 ;
; N/A           ; None        ; -2.888 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_3 ;
; N/A           ; None        ; -2.909 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_3 ;
; N/A           ; None        ; -2.923 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_2 ;
; N/A           ; None        ; -2.968 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_3 ;
; N/A           ; None        ; -2.983 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_4 ;
; N/A           ; None        ; -3.004 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_4 ;
; N/A           ; None        ; -3.063 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_4 ;
; N/A           ; None        ; -3.081 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_2 ;
; N/A           ; None        ; -3.085 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A           ; None        ; -3.131 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_3 ;
; N/A           ; None        ; -3.175 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_2 ;
; N/A           ; None        ; -3.226 ns ; senzor_2         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_4 ;
; N/A           ; None        ; -3.264 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_3 ;
; N/A           ; None        ; -3.333 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_2 ;
; N/A           ; None        ; -3.357 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A           ; None        ; -3.359 ns ; senzor_4         ; Logica_miscare:inst6|directie_driverB[0]   ; senzor_4 ;
; N/A           ; None        ; -3.397 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_3 ;
; N/A           ; None        ; -3.481 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A           ; None        ; -3.492 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_4 ;
; N/A           ; None        ; -3.492 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A           ; None        ; -3.555 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_3 ;
; N/A           ; None        ; -3.649 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_3 ;
; N/A           ; None        ; -3.650 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverA[1]   ; senzor_4 ;
; N/A           ; None        ; -3.728 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A           ; None        ; -3.731 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A           ; None        ; -3.744 ns ; senzon_1         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_4 ;
; N/A           ; None        ; -3.753 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A           ; None        ; -3.782 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_3 ;
; N/A           ; None        ; -3.798 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A           ; None        ; -3.807 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_3 ;
; N/A           ; None        ; -3.902 ns ; senzor_5         ; Logica_miscare:inst6|directie_driverB[1]   ; senzor_4 ;
; N/A           ; None        ; -3.969 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A           ; None        ; -4.018 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_3 ;
; N/A           ; None        ; -4.021 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_3 ;
; N/A           ; None        ; -4.088 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_3 ;
; N/A           ; None        ; -4.205 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A           ; None        ; -4.208 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A           ; None        ; -4.275 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 19 13:53:37 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[11]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[11]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[10]" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverB[0]" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverB[1]" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverA[0]" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverA[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_4" is an undefined clock
    Info: Assuming node "senzor_3" is an undefined clock
    Info: Assuming node "senzor_2" is an undefined clock
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
Warning: Found 78 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[10]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[11]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[10]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[11]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|count_ture[7]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|count_ture[6]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|count_ture[5]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|count_ture[4]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|count_ture[3]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|count_ture[2]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|count_ture[1]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|count_ture[0]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~5" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB~2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~4" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~2" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~2" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~4" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~3" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~5" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|factor_dc_driverA[11]~0" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~2" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~0" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~0" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst3~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~3" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~1" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~14" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~13" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~12" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~11" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~10" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~9" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~8" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~7" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~6" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~5" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~4" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Add0~2" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[0]" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[1]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~0" as buffer
Info: Clock "clk" has Internal fmax of 129.85 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15" (period= 7.701 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -6.936 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.847 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.386 ns) + CELL(0.970 ns) = 3.456 ns; Loc. = LCFF_X8_Y7_N27; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.214 ns) + CELL(0.370 ns) = 5.040 ns; Loc. = LCCOMB_X8_Y11_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst6~0'
            Info: 4: + IC(0.586 ns) + CELL(0.206 ns) = 5.832 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 2; COMB Node = 'generator_semnalPWM:inst12|inst6~1'
            Info: 5: + IC(0.385 ns) + CELL(0.624 ns) = 6.841 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 6: + IC(0.340 ns) + CELL(0.666 ns) = 7.847 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.936 ns ( 50.16 % )
            Info: Total interconnect delay = 3.911 ns ( 49.84 % )
        Info: - Longest clock path from clock "clk" to source register is 14.783 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.386 ns) + CELL(0.970 ns) = 3.456 ns; Loc. = LCFF_X8_Y7_N27; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.154 ns) + CELL(0.970 ns) = 5.580 ns; Loc. = LCFF_X7_Y11_N31; Fanout = 8; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(0.701 ns) + CELL(0.647 ns) = 6.928 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.343 ns) + CELL(0.970 ns) = 8.241 ns; Loc. = LCFF_X8_Y11_N19; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst9'
            Info: 6: + IC(0.494 ns) + CELL(0.624 ns) = 9.359 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.362 ns) + CELL(0.970 ns) = 10.691 ns; Loc. = LCFF_X8_Y11_N1; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 8: + IC(0.457 ns) + CELL(0.624 ns) = 11.772 ns; Loc. = LCCOMB_X8_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~0'
            Info: 9: + IC(0.370 ns) + CELL(0.370 ns) = 12.512 ns; Loc. = LCCOMB_X8_Y11_N30; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 10: + IC(0.615 ns) + CELL(0.650 ns) = 13.777 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.340 ns) + CELL(0.666 ns) = 14.783 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 8.561 ns ( 57.91 % )
            Info: Total interconnect delay = 6.222 ns ( 42.09 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_4" Internal fmax is restricted to 360.1 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is -1.312 ns
            Info: + Shortest clock path from clock "senzor_4" to destination register is 6.450 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
                Info: 2: + IC(1.952 ns) + CELL(0.206 ns) = 3.103 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
                Info: 3: + IC(0.395 ns) + CELL(0.206 ns) = 3.704 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[11]'
                Info: 4: + IC(0.405 ns) + CELL(0.589 ns) = 4.698 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
                Info: 5: + IC(0.376 ns) + CELL(0.370 ns) = 5.444 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
                Info: 6: + IC(0.340 ns) + CELL(0.666 ns) = 6.450 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
                Info: Total cell delay = 2.982 ns ( 46.23 % )
                Info: Total interconnect delay = 3.468 ns ( 53.77 % )
            Info: - Longest clock path from clock "senzor_4" to source register is 7.762 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
                Info: 2: + IC(1.952 ns) + CELL(0.206 ns) = 3.103 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
                Info: 3: + IC(0.392 ns) + CELL(0.206 ns) = 3.701 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 5; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
                Info: 4: + IC(0.680 ns) + CELL(0.370 ns) = 4.751 ns; Loc. = LCCOMB_X8_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~0'
                Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 5.491 ns; Loc. = LCCOMB_X8_Y11_N30; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
                Info: 6: + IC(0.615 ns) + CELL(0.650 ns) = 6.756 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
                Info: 7: + IC(0.340 ns) + CELL(0.666 ns) = 7.762 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
                Info: Total cell delay = 3.413 ns ( 43.97 % )
                Info: Total interconnect delay = 4.349 ns ( 56.03 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_3" Internal fmax is restricted to 360.1 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is -1.312 ns
            Info: + Shortest clock path from clock "senzor_3" to destination register is 6.637 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 7; CLK Node = 'senzor_3'
                Info: 2: + IC(1.975 ns) + CELL(0.370 ns) = 3.290 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
                Info: 3: + IC(0.395 ns) + CELL(0.206 ns) = 3.891 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[11]'
                Info: 4: + IC(0.405 ns) + CELL(0.589 ns) = 4.885 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
                Info: 5: + IC(0.376 ns) + CELL(0.370 ns) = 5.631 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
                Info: 6: + IC(0.340 ns) + CELL(0.666 ns) = 6.637 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
                Info: Total cell delay = 3.146 ns ( 47.40 % )
                Info: Total interconnect delay = 3.491 ns ( 52.60 % )
            Info: - Longest clock path from clock "senzor_3" to source register is 7.949 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 7; CLK Node = 'senzor_3'
                Info: 2: + IC(1.975 ns) + CELL(0.370 ns) = 3.290 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
                Info: 3: + IC(0.392 ns) + CELL(0.206 ns) = 3.888 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 5; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
                Info: 4: + IC(0.680 ns) + CELL(0.370 ns) = 4.938 ns; Loc. = LCCOMB_X8_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~0'
                Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 5.678 ns; Loc. = LCCOMB_X8_Y11_N30; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
                Info: 6: + IC(0.615 ns) + CELL(0.650 ns) = 6.943 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
                Info: 7: + IC(0.340 ns) + CELL(0.666 ns) = 7.949 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
                Info: Total cell delay = 3.577 ns ( 45.00 % )
                Info: Total interconnect delay = 4.372 ns ( 55.00 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" Internal fmax is restricted to 360.1 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is -1.312 ns
            Info: + Shortest clock path from clock "senzor_2" to destination register is 6.927 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
                Info: 2: + IC(2.011 ns) + CELL(0.624 ns) = 3.580 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
                Info: 3: + IC(0.395 ns) + CELL(0.206 ns) = 4.181 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[11]'
                Info: 4: + IC(0.405 ns) + CELL(0.589 ns) = 5.175 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
                Info: 5: + IC(0.376 ns) + CELL(0.370 ns) = 5.921 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
                Info: 6: + IC(0.340 ns) + CELL(0.666 ns) = 6.927 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
                Info: Total cell delay = 3.400 ns ( 49.08 % )
                Info: Total interconnect delay = 3.527 ns ( 50.92 % )
            Info: - Longest clock path from clock "senzor_2" to source register is 8.239 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
                Info: 2: + IC(2.011 ns) + CELL(0.624 ns) = 3.580 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
                Info: 3: + IC(0.392 ns) + CELL(0.206 ns) = 4.178 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 5; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
                Info: 4: + IC(0.680 ns) + CELL(0.370 ns) = 5.228 ns; Loc. = LCCOMB_X8_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~0'
                Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 5.968 ns; Loc. = LCCOMB_X8_Y11_N30; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
                Info: 6: + IC(0.615 ns) + CELL(0.650 ns) = 7.233 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
                Info: 7: + IC(0.340 ns) + CELL(0.666 ns) = 8.239 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
                Info: Total cell delay = 3.831 ns ( 46.50 % )
                Info: Total interconnect delay = 4.408 ns ( 53.50 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzon_1" has Internal fmax of 181.06 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[4]" (period= 5.523 ns)
    Info: + Longest register to register delay is 3.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(0.704 ns) + CELL(0.621 ns) = 1.325 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 1.515 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.021 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~8'
        Info: 5: + IC(0.660 ns) + CELL(0.206 ns) = 2.887 ns; Loc. = LCCOMB_X27_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~19'
        Info: 6: + IC(0.367 ns) + CELL(0.206 ns) = 3.460 ns; Loc. = LCCOMB_X27_Y10_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
        Info: Total cell delay = 1.729 ns ( 49.97 % )
        Info: Total interconnect delay = 1.731 ns ( 50.03 % )
    Info: - Smallest clock skew is -0.068 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 3.306 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 1; CLK Node = 'senzon_1'
            Info: 2: + IC(1.380 ns) + CELL(0.206 ns) = 2.531 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 12; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.409 ns) + CELL(0.366 ns) = 3.306 ns; Loc. = LCCOMB_X27_Y10_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
            Info: Total cell delay = 1.517 ns ( 45.89 % )
            Info: Total interconnect delay = 1.789 ns ( 54.11 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 3.374 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 1; CLK Node = 'senzon_1'
            Info: 2: + IC(1.380 ns) + CELL(0.206 ns) = 2.531 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 12; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.637 ns) + CELL(0.206 ns) = 3.374 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 1.357 ns ( 40.22 % )
            Info: Total interconnect delay = 2.017 ns ( 59.78 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.995 ns
Info: Clock "senzor_5" has Internal fmax of 181.06 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[4]" (period= 5.523 ns)
    Info: + Longest register to register delay is 3.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(0.704 ns) + CELL(0.621 ns) = 1.325 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 1.515 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.021 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~8'
        Info: 5: + IC(0.660 ns) + CELL(0.206 ns) = 2.887 ns; Loc. = LCCOMB_X27_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~19'
        Info: 6: + IC(0.367 ns) + CELL(0.206 ns) = 3.460 ns; Loc. = LCCOMB_X27_Y10_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
        Info: Total cell delay = 1.729 ns ( 49.97 % )
        Info: Total interconnect delay = 1.731 ns ( 50.03 % )
    Info: - Smallest clock skew is -0.068 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 3.464 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'senzor_5'
            Info: 2: + IC(1.388 ns) + CELL(0.366 ns) = 2.689 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 12; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.409 ns) + CELL(0.366 ns) = 3.464 ns; Loc. = LCCOMB_X27_Y10_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
            Info: Total cell delay = 1.667 ns ( 48.12 % )
            Info: Total interconnect delay = 1.797 ns ( 51.88 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 3.532 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'senzor_5'
            Info: 2: + IC(1.388 ns) + CELL(0.366 ns) = 2.689 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 12; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.637 ns) + CELL(0.206 ns) = 3.532 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 1.507 ns ( 42.67 % )
            Info: Total interconnect delay = 2.025 ns ( 57.33 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.995 ns
Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "clk" (Hold time is 6.437 ns)
    Info: + Largest clock skew is 6.936 ns
        Info: + Longest clock path from clock "clk" to destination register is 14.783 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.386 ns) + CELL(0.970 ns) = 3.456 ns; Loc. = LCFF_X8_Y7_N27; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.154 ns) + CELL(0.970 ns) = 5.580 ns; Loc. = LCFF_X7_Y11_N31; Fanout = 8; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(0.701 ns) + CELL(0.647 ns) = 6.928 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.343 ns) + CELL(0.970 ns) = 8.241 ns; Loc. = LCFF_X8_Y11_N19; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst9'
            Info: 6: + IC(0.494 ns) + CELL(0.624 ns) = 9.359 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.362 ns) + CELL(0.970 ns) = 10.691 ns; Loc. = LCFF_X8_Y11_N1; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 8: + IC(0.457 ns) + CELL(0.624 ns) = 11.772 ns; Loc. = LCCOMB_X8_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~0'
            Info: 9: + IC(0.370 ns) + CELL(0.370 ns) = 12.512 ns; Loc. = LCCOMB_X8_Y11_N30; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 10: + IC(0.615 ns) + CELL(0.650 ns) = 13.777 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.340 ns) + CELL(0.666 ns) = 14.783 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 8.561 ns ( 57.91 % )
            Info: Total interconnect delay = 6.222 ns ( 42.09 % )
        Info: - Shortest clock path from clock "clk" to source register is 7.847 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.386 ns) + CELL(0.970 ns) = 3.456 ns; Loc. = LCFF_X8_Y7_N27; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.214 ns) + CELL(0.370 ns) = 5.040 ns; Loc. = LCCOMB_X8_Y11_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst6~0'
            Info: 4: + IC(0.586 ns) + CELL(0.206 ns) = 5.832 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 2; COMB Node = 'generator_semnalPWM:inst12|inst6~1'
            Info: 5: + IC(0.385 ns) + CELL(0.624 ns) = 6.841 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 6: + IC(0.340 ns) + CELL(0.666 ns) = 7.847 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.936 ns ( 50.16 % )
            Info: Total interconnect delay = 3.911 ns ( 49.84 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "senzor_4" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "senzor_4" (Hold time is 813 ps)
    Info: + Largest clock skew is 1.312 ns
        Info: + Longest clock path from clock "senzor_4" to destination register is 7.762 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.952 ns) + CELL(0.206 ns) = 3.103 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
            Info: 3: + IC(0.392 ns) + CELL(0.206 ns) = 3.701 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 5; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: 4: + IC(0.680 ns) + CELL(0.370 ns) = 4.751 ns; Loc. = LCCOMB_X8_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~0'
            Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 5.491 ns; Loc. = LCCOMB_X8_Y11_N30; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 6: + IC(0.615 ns) + CELL(0.650 ns) = 6.756 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 7: + IC(0.340 ns) + CELL(0.666 ns) = 7.762 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.413 ns ( 43.97 % )
            Info: Total interconnect delay = 4.349 ns ( 56.03 % )
        Info: - Shortest clock path from clock "senzor_4" to source register is 6.450 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.952 ns) + CELL(0.206 ns) = 3.103 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
            Info: 3: + IC(0.395 ns) + CELL(0.206 ns) = 3.704 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[11]'
            Info: 4: + IC(0.405 ns) + CELL(0.589 ns) = 4.698 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
            Info: 5: + IC(0.376 ns) + CELL(0.370 ns) = 5.444 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 6: + IC(0.340 ns) + CELL(0.666 ns) = 6.450 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 2.982 ns ( 46.23 % )
            Info: Total interconnect delay = 3.468 ns ( 53.77 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "senzor_3" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "senzor_3" (Hold time is 813 ps)
    Info: + Largest clock skew is 1.312 ns
        Info: + Longest clock path from clock "senzor_3" to destination register is 7.949 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 7; CLK Node = 'senzor_3'
            Info: 2: + IC(1.975 ns) + CELL(0.370 ns) = 3.290 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
            Info: 3: + IC(0.392 ns) + CELL(0.206 ns) = 3.888 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 5; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: 4: + IC(0.680 ns) + CELL(0.370 ns) = 4.938 ns; Loc. = LCCOMB_X8_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~0'
            Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 5.678 ns; Loc. = LCCOMB_X8_Y11_N30; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 6: + IC(0.615 ns) + CELL(0.650 ns) = 6.943 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 7: + IC(0.340 ns) + CELL(0.666 ns) = 7.949 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.577 ns ( 45.00 % )
            Info: Total interconnect delay = 4.372 ns ( 55.00 % )
        Info: - Shortest clock path from clock "senzor_3" to source register is 6.637 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 7; CLK Node = 'senzor_3'
            Info: 2: + IC(1.975 ns) + CELL(0.370 ns) = 3.290 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
            Info: 3: + IC(0.395 ns) + CELL(0.206 ns) = 3.891 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[11]'
            Info: 4: + IC(0.405 ns) + CELL(0.589 ns) = 4.885 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
            Info: 5: + IC(0.376 ns) + CELL(0.370 ns) = 5.631 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 6: + IC(0.340 ns) + CELL(0.666 ns) = 6.637 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.146 ns ( 47.40 % )
            Info: Total interconnect delay = 3.491 ns ( 52.60 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "senzor_2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "senzor_2" (Hold time is 813 ps)
    Info: + Largest clock skew is 1.312 ns
        Info: + Longest clock path from clock "senzor_2" to destination register is 8.239 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(2.011 ns) + CELL(0.624 ns) = 3.580 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
            Info: 3: + IC(0.392 ns) + CELL(0.206 ns) = 4.178 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 5; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: 4: + IC(0.680 ns) + CELL(0.370 ns) = 5.228 ns; Loc. = LCCOMB_X8_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~0'
            Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 5.968 ns; Loc. = LCCOMB_X8_Y11_N30; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 6: + IC(0.615 ns) + CELL(0.650 ns) = 7.233 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 7: + IC(0.340 ns) + CELL(0.666 ns) = 8.239 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.831 ns ( 46.50 % )
            Info: Total interconnect delay = 4.408 ns ( 53.50 % )
        Info: - Shortest clock path from clock "senzor_2" to source register is 6.927 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(2.011 ns) + CELL(0.624 ns) = 3.580 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
            Info: 3: + IC(0.395 ns) + CELL(0.206 ns) = 4.181 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[11]'
            Info: 4: + IC(0.405 ns) + CELL(0.589 ns) = 5.175 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
            Info: 5: + IC(0.376 ns) + CELL(0.370 ns) = 5.921 ns; Loc. = LCCOMB_X9_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 6: + IC(0.340 ns) + CELL(0.666 ns) = 6.927 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.400 ns ( 49.08 % )
            Info: Total interconnect delay = 3.527 ns ( 50.92 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock "senzon_1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|count_ture[5]" and destination pin or register "Logica_miscare:inst6|directie_driverB[1]" for clock "senzon_1" (Hold time is 3.706 ns)
    Info: + Largest clock skew is 8.535 ns
        Info: + Longest clock path from clock "senzon_1" to destination register is 11.842 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 1; CLK Node = 'senzon_1'
            Info: 2: + IC(1.380 ns) + CELL(0.206 ns) = 2.531 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 12; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.637 ns) + CELL(0.206 ns) = 3.374 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: 4: + IC(0.704 ns) + CELL(0.621 ns) = 4.699 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
            Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 4.889 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
            Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.395 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~8'
            Info: 7: + IC(1.028 ns) + CELL(0.202 ns) = 6.625 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 4; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 8: + IC(0.955 ns) + CELL(0.370 ns) = 7.950 ns; Loc. = LCCOMB_X27_Y10_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~1'
            Info: 9: + IC(0.393 ns) + CELL(0.651 ns) = 8.994 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~2'
            Info: 10: + IC(1.125 ns) + CELL(0.000 ns) = 10.119 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~2clkctrl'
            Info: 11: + IC(1.357 ns) + CELL(0.366 ns) = 11.842 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[1]'
            Info: Total cell delay = 4.263 ns ( 36.00 % )
            Info: Total interconnect delay = 7.579 ns ( 64.00 % )
        Info: - Shortest clock path from clock "senzon_1" to source register is 3.307 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 1; CLK Node = 'senzon_1'
            Info: 2: + IC(1.380 ns) + CELL(0.206 ns) = 2.531 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 12; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.410 ns) + CELL(0.366 ns) = 3.307 ns; Loc. = LCCOMB_X27_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.517 ns ( 45.87 % )
            Info: Total interconnect delay = 1.790 ns ( 54.13 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 4.829 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: 2: + IC(1.019 ns) + CELL(0.623 ns) = 1.642 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 3: + IC(0.379 ns) + CELL(0.529 ns) = 2.550 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 4; COMB Node = 'Logica_miscare:inst6|always0~1'
        Info: 4: + IC(0.376 ns) + CELL(0.623 ns) = 3.549 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~4'
        Info: 5: + IC(1.074 ns) + CELL(0.206 ns) = 4.829 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[1]'
        Info: Total cell delay = 1.981 ns ( 41.02 % )
        Info: Total interconnect delay = 2.848 ns ( 58.98 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock "senzor_5" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|count_ture[5]" and destination pin or register "Logica_miscare:inst6|directie_driverB[1]" for clock "senzor_5" (Hold time is 3.706 ns)
    Info: + Largest clock skew is 8.535 ns
        Info: + Longest clock path from clock "senzor_5" to destination register is 12.000 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'senzor_5'
            Info: 2: + IC(1.388 ns) + CELL(0.366 ns) = 2.689 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 12; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.637 ns) + CELL(0.206 ns) = 3.532 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: 4: + IC(0.704 ns) + CELL(0.621 ns) = 4.857 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
            Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 5.047 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
            Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.553 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~8'
            Info: 7: + IC(1.028 ns) + CELL(0.202 ns) = 6.783 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 4; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 8: + IC(0.955 ns) + CELL(0.370 ns) = 8.108 ns; Loc. = LCCOMB_X27_Y10_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~1'
            Info: 9: + IC(0.393 ns) + CELL(0.651 ns) = 9.152 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~2'
            Info: 10: + IC(1.125 ns) + CELL(0.000 ns) = 10.277 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~2clkctrl'
            Info: 11: + IC(1.357 ns) + CELL(0.366 ns) = 12.000 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[1]'
            Info: Total cell delay = 4.413 ns ( 36.78 % )
            Info: Total interconnect delay = 7.587 ns ( 63.22 % )
        Info: - Shortest clock path from clock "senzor_5" to source register is 3.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'senzor_5'
            Info: 2: + IC(1.388 ns) + CELL(0.366 ns) = 2.689 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 12; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.410 ns) + CELL(0.366 ns) = 3.465 ns; Loc. = LCCOMB_X27_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.667 ns ( 48.11 % )
            Info: Total interconnect delay = 1.798 ns ( 51.89 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 4.829 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: 2: + IC(1.019 ns) + CELL(0.623 ns) = 1.642 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 3: + IC(0.379 ns) + CELL(0.529 ns) = 2.550 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 4; COMB Node = 'Logica_miscare:inst6|always0~1'
        Info: 4: + IC(0.376 ns) + CELL(0.623 ns) = 3.549 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~4'
        Info: 5: + IC(1.074 ns) + CELL(0.206 ns) = 4.829 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[1]'
        Info: Total cell delay = 1.981 ns ( 41.02 % )
        Info: Total interconnect delay = 2.848 ns ( 58.98 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Logica_miscare:inst6|factor_dc_driverB[11]" (data pin = "senzor_4", clock pin = "senzor_4") is 5.440 ns
    Info: + Longest pin to register delay is 7.910 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(6.315 ns) + CELL(0.650 ns) = 7.910 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[11]'
        Info: Total cell delay = 1.595 ns ( 20.16 % )
        Info: Total interconnect delay = 6.315 ns ( 79.84 % )
    Info: + Micro setup delay of destination is 1.235 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 3.705 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(1.952 ns) + CELL(0.206 ns) = 3.103 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[11]~0'
        Info: 3: + IC(0.396 ns) + CELL(0.206 ns) = 3.705 ns; Loc. = LCCOMB_X9_Y11_N22; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[11]'
        Info: Total cell delay = 1.357 ns ( 36.63 % )
        Info: Total interconnect delay = 2.348 ns ( 63.37 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Logica_miscare:inst6|directie_driverA[1]" is 36.273 ns
    Info: + Longest clock path from clock "clk" to source register is 29.884 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.386 ns) + CELL(0.970 ns) = 3.456 ns; Loc. = LCFF_X8_Y7_N27; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.111 ns) + CELL(0.970 ns) = 5.537 ns; Loc. = LCFF_X7_Y6_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.415 ns) + CELL(0.970 ns) = 6.922 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.041 ns) + CELL(0.970 ns) = 8.933 ns; Loc. = LCFF_X10_Y6_N21; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.103 ns) + CELL(0.970 ns) = 11.006 ns; Loc. = LCFF_X14_Y6_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.142 ns) + CELL(0.970 ns) = 13.118 ns; Loc. = LCFF_X14_Y7_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.127 ns) + CELL(0.970 ns) = 15.215 ns; Loc. = LCFF_X13_Y8_N11; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.507 ns) + CELL(0.970 ns) = 17.692 ns; Loc. = LCFF_X8_Y10_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.410 ns) + CELL(0.970 ns) = 19.072 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.452 ns) + CELL(0.623 ns) = 20.147 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.992 ns) + CELL(0.970 ns) = 23.109 ns; Loc. = LCFF_X25_Y10_N9; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 13: + IC(0.488 ns) + CELL(0.370 ns) = 23.967 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 2; COMB Node = 'Logica_miscare:inst6|always0~4'
        Info: 14: + IC(0.352 ns) + CELL(0.206 ns) = 24.525 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 3; COMB Node = 'Logica_miscare:inst6|always0~5'
        Info: 15: + IC(1.009 ns) + CELL(0.616 ns) = 26.150 ns; Loc. = LCCOMB_X27_Y10_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~1'
        Info: 16: + IC(0.393 ns) + CELL(0.651 ns) = 27.194 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~2'
        Info: 17: + IC(1.125 ns) + CELL(0.000 ns) = 28.319 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~2clkctrl'
        Info: 18: + IC(1.359 ns) + CELL(0.206 ns) = 29.884 ns; Loc. = LCCOMB_X25_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverA[1]'
        Info: Total cell delay = 13.472 ns ( 45.08 % )
        Info: Total interconnect delay = 16.412 ns ( 54.92 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.389 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y10_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverA[1]'
        Info: 2: + IC(3.153 ns) + CELL(3.236 ns) = 6.389 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 3.236 ns ( 50.65 % )
        Info: Total interconnect delay = 3.153 ns ( 49.35 % )
Info: th for register "Logica_miscare:inst6|directie_driverB[0]" (data pin = "senzon_1", clock pin = "clk") is 25.089 ns
    Info: + Longest clock path from clock "clk" to destination register is 29.871 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.386 ns) + CELL(0.970 ns) = 3.456 ns; Loc. = LCFF_X8_Y7_N27; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.111 ns) + CELL(0.970 ns) = 5.537 ns; Loc. = LCFF_X7_Y6_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.415 ns) + CELL(0.970 ns) = 6.922 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.041 ns) + CELL(0.970 ns) = 8.933 ns; Loc. = LCFF_X10_Y6_N21; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.103 ns) + CELL(0.970 ns) = 11.006 ns; Loc. = LCFF_X14_Y6_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.142 ns) + CELL(0.970 ns) = 13.118 ns; Loc. = LCFF_X14_Y7_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.127 ns) + CELL(0.970 ns) = 15.215 ns; Loc. = LCFF_X13_Y8_N11; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.507 ns) + CELL(0.970 ns) = 17.692 ns; Loc. = LCFF_X8_Y10_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.410 ns) + CELL(0.970 ns) = 19.072 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.452 ns) + CELL(0.623 ns) = 20.147 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.992 ns) + CELL(0.970 ns) = 23.109 ns; Loc. = LCFF_X25_Y10_N9; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 13: + IC(0.488 ns) + CELL(0.370 ns) = 23.967 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 2; COMB Node = 'Logica_miscare:inst6|always0~4'
        Info: 14: + IC(0.352 ns) + CELL(0.206 ns) = 24.525 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 3; COMB Node = 'Logica_miscare:inst6|always0~5'
        Info: 15: + IC(1.009 ns) + CELL(0.616 ns) = 26.150 ns; Loc. = LCCOMB_X27_Y10_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~1'
        Info: 16: + IC(0.393 ns) + CELL(0.651 ns) = 27.194 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~2'
        Info: 17: + IC(1.125 ns) + CELL(0.000 ns) = 28.319 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~2clkctrl'
        Info: 18: + IC(1.346 ns) + CELL(0.206 ns) = 29.871 ns; Loc. = LCCOMB_X26_Y10_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[0]'
        Info: Total cell delay = 13.472 ns ( 45.10 % )
        Info: Total interconnect delay = 16.399 ns ( 54.90 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.782 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 1; CLK Node = 'senzon_1'
        Info: 2: + IC(1.380 ns) + CELL(0.206 ns) = 2.531 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 12; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.646 ns) + CELL(0.616 ns) = 3.793 ns; Loc. = LCCOMB_X26_Y10_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~1'
        Info: 4: + IC(0.365 ns) + CELL(0.624 ns) = 4.782 ns; Loc. = LCCOMB_X26_Y10_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|directie_driverB[0]'
        Info: Total cell delay = 2.391 ns ( 50.00 % )
        Info: Total interconnect delay = 2.391 ns ( 50.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Fri Apr 19 13:53:37 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


