{
  "name": "veriloghdl",
  "displayName": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog",
  "description": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code",
  "version": "1.5.12",
  "publisher": "mshr-h",
  "homepage": "https://github.com/mshr-h/vscode-verilog-hdl-support",
  "repository": {
    "type": "git",
    "url": "https://github.com/mshr-h/vscode-verilog-hdl-support.git"
  },
  "bugs": {
    "url": "https://github.com/mshr-h/vscode-verilog-hdl-support/issues"
  },
  "engines": {
    "vscode": "^1.60.0"
  },
  "categories": [
    "Programming Languages",
    "Snippets",
    "Linters"
  ],
  "icon": "images/icon.png",
  "activationEvents": [
    "onLanguage:verilog",
    "onLanguage:systemverilog",
    "onLanguage:bsv",
    "onLanguage:vhdl",
    "onLanguage:ucf",
    "onLanguage:sdc",
    "onLanguage:xdc",
    "onLanguage:verilog-filelist"
  ],
  "main": "./dist/main.js",
  "contributes": {
    "languages": [
      {
        "id": "verilog",
        "aliases": [
          "Verilog",
          "verilog"
        ],
        "extensions": [
          ".v",
          ".vh",
          ".vl"
        ],
        "configuration": "./configs/verilog.configuration.json"
      },
      {
        "id": "systemverilog",
        "aliases": [
          "System Verilog",
          "systemverilog"
        ],
        "extensions": [
          ".sv",
          ".svh",
          ".SV"
        ],
        "configuration": "./configs/systemverilog.configuration.json"
      },
      {
        "id": "bsv",
        "aliases": [
          "BluespecSystemVerilog",
          "Bluespec SystemVerilog",
          "BSV"
        ],
        "extensions": [
          ".bsv",
          ".BSV"
        ],
        "configuration": "./configs/BSV.configuration.json"
      },
      {
        "id": "vhdl",
        "aliases": [
          "VHDL",
          "vhdl"
        ],
        "extensions": [
          ".vhd",
          ".vhdl",
          ".vho"
        ],
        "configuration": "./configs/vhdl.configuration.json"
      },
      {
        "id": "ucf",
        "aliases": [
          "vivado ucf",
          "ucf constraints"
        ],
        "extensions": [
          ".ucf"
        ],
        "configuration": "./configs/ucfconstraints.configuration.json"
      },
      {
        "id": "sdc",
        "aliases": [
          "Synopsys Design Constraints"
        ],
        "extensions": [
          ".sdc"
        ],
        "configuration": "./configs/sdc.configuration.json"
      },
      {
        "id": "xdc",
        "aliases": [
          "Xilinx Design Constraints"
        ],
        "extensions": [
          ".xdc"
        ],
        "configuration": "./configs/sdc.configuration.json"
      },
      {
        "id": "verilog-filelist",
        "aliases": [
          "Verilog Filelist",
          "verilog-filelist"
        ],
        "extensions": [
          ".f"
        ],
        "configuration": "./configs/verilog-filelist.configuration.json"
      }
    ],
    "grammars": [
      {
        "language": "verilog",
        "scopeName": "source.verilog",
        "path": "./syntaxes/verilog.tmLanguage.json"
      },
      {
        "language": "systemverilog",
        "scopeName": "source.systemverilog",
        "path": "./syntaxes/systemverilog.tmLanguage.json"
      },
      {
        "language": "bsv",
        "scopeName": "source.bsv",
        "path": "./syntaxes/BSV.tmLanguage.json"
      },
      {
        "language": "vhdl",
        "scopeName": "source.vhdl",
        "path": "./syntaxes/vhdl.tmLanguage.json"
      },
      {
        "language": "ucf",
        "scopeName": "source.ucfconstraints",
        "path": "./syntaxes/ucf.tmLanguage.json"
      },
      {
        "language": "sdc",
        "scopeName": "source.sdc",
        "path": "./syntaxes/sdc.tmLanguage.json"
      },
      {
        "language": "xdc",
        "scopeName": "source.sdc",
        "path": "./syntaxes/sdc.tmLanguage.json"
      },
      {
        "scopeName": "markdown.verilog.codeblock",
        "path": "./syntaxes/codeblock.json",
        "injectTo": [
          "text.html.markdown"
        ],
        "embeddedLanguages": {
          "meta.embedded.block.verilog": "source.verilog",
          "meta.embedded.block.systemverilog": "source.systemverilog"
        }
      },
      {
        "language": "verilog-filelist",
        "scopeName": "source.verilog-filelist",
        "path": "./syntaxes/verilog-filelist.tmLanguage.json"
      }
    ],
    "snippets": [
      {
        "language": "verilog",
        "path": "./snippets/verilog.json"
      },
      {
        "language": "systemverilog",
        "path": "./snippets/verilog.json"
      },
      {
        "language": "systemverilog",
        "path": "./snippets/systemverilog.json"
      },
      {
        "language": "bsv",
        "path": "./snippets/bsv.json"
      }
    ],
    "configuration": {
      "title": "Verilog configuration",
      "properties": {
        "verilog.linting.path": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "A path to the installation of linter."
        },
        "verilog.linting.linter": {
          "scope": "window",
          "type": "string",
          "enum": [
            "xvlog",
            "iverilog",
            "verilator",
            "modelsim",
            "none"
          ],
          "default": "none",
          "description": "Select the verilog linter. Possible values are 'iverilog', 'verilator', xvlog' or 'none'."
        },
        "verilog.linting.xvlog.arguments": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "Add xvlog arguments here. They will be added to xvlog while linting."
        },
        "verilog.linting.iverilog.arguments": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "Add Icarus Verilog arguments here (like macros). They will be added to Icarus Verilog while linting (The command \"-t null\" will be added by the linter by default)."
        },
        "verilog.linting.iverilog.runAtFileLocation": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "If enabled, Icarus Verilog will be run at the file location for linting. Else it will be run at workspace folder. Disabled by default."
        },
        "verilog.linting.modelsim.runAtFileLocation": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "If enabled, Modelsim will be run at the file location for linting. Else it will be run at workspace folder. Disabled by default."
        },
        "verilog.linting.modelsim.arguments": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "Add Modelsim arguments here. They will be added to Modelsim while linting."
        },
        "verilog.linting.modelsim.work": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "Add Modelsim work library here."
        },
        "verilog.linting.verilator.arguments": {
          "scope": "window",
          "type": "string",
          "default": "",
          "description": "Add Verilator arguments here (like macros). They will be added to Verilator while linting (The command \"--lint-only -I<document folder>\" will be added by the linter by default)."
        },
        "verilog.linting.verilator.runAtFileLocation": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "If enabled, Verilator will be run at the file location for linting. Else it will be run at workspace folder. Disabled by default."
        },
        "verilog.linting.verilator.useWSL": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "If enabled, run verilator in WSL."
        },
        "verilog.ctags.path": {
          "scope": "window",
          "type": "string",
          "default": "none",
          "description": "A path to the installation of Universal Ctags."
        },
        "verilog.languageServer.name": {
          "scope": "window",
          "type": "string",
          "enum": [
            "svls",
            "veridian",
            "hdl_checker",
            "verible_ls"
          ],
          "enumDescriptions": [
            "svls supports SystemVerilog",
            "veridian supports SystemVerilog",
            "hdl_checker supports Verilog-HDL, SystemVerilog and VHDL",
            "verible_ls supports SystemVerilog"
          ],
          "default": "svls",
          "description": "Select the Language Server."
        },
        "verilog.languageServer.pathSvls": {
          "scope": "window",
          "type": "string",
          "default": "svls",
          "description": "A path to the Svls Language Server binary."
        },
        "verilog.languageServer.pathVeridian": {
          "scope": "window",
          "type": "string",
          "default": "veridian",
          "description": "A path to the Veridian Language Server binary."
        },
        "verilog.languageServer.pathHdlChecker": {
          "scope": "window",
          "type": "string",
          "default": "hdl_checker",
          "description": "A path to the HDL Checker Language Server binary."
        },
        "verilog.languageServer.pathVeribleLs": {
          "scope": "window",
          "type": "string",
          "default": "verible-verilog-ls",
          "description": "A path to the verible-verilog-ls Language Server binary."
        },
        "verilog.languageServer.enabled": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "Enable Language Server."
        },
        "verilog.logging.enabled": {
          "scope": "window",
          "type": "boolean",
          "default": false,
          "description": "Enable logging for this extension."
        }
      }
    },
    "commands": [
      {
        "command": "verilog.instantiateModule",
        "title": "Verilog: Instantiate Module"
      },
      {
        "command": "verilog.lint",
        "title": "Verilog: Rerun lint tool"
      }
    ]
  },
  "scripts": {
    "compile-tests": "tsc -p . --outDir out",
    "watch-tests": "tsc -p . -w --outDir out",
    "lint": "eslint src --ext ts",
    "vscode:prepublish": "npm run esbuild-base -- --minify",
    "esbuild-base": "esbuild ./src/extension.ts --bundle --outfile=dist/main.js --external:vscode --format=cjs --platform=node",
    "esbuild": "npm run esbuild-base -- --sourcemap",
    "esbuild-watch": "npm run esbuild-base -- --sourcemap --watch",
    "test-compile": "tsc -p ./",
    "compile": "tsc -p ./",
    "package": "vsce package",
    "watch": "tsc -w -p ./",
    "makeBsv": "antlr4ts -visitor syntaxes/bsv.g4 -o src/bsvjs",
    "pretest": "npm run compile-tests && npm run compile && npm run lint",
    "test": "node ./out/src/test/bsv.js"
  },
  "dependencies": {
    "antlr4": "^4.10.1",
    "antlr4ts": "^0.5.0-alpha.4",
    "vscode-languageclient": "^8.0.1"
  },
  "devDependencies": {
    "@types/antlr4": "4.11.1",
    "@types/glob": "^8.0.0",
    "@types/mocha": "~10.0.0",
    "@types/node": "~18.11.9",
    "@types/vscode": "^1.60.0",
    "@typescript-eslint/eslint-plugin": "^5.42.0",
    "@typescript-eslint/parser": "^5.42.0",
    "@vscode/test-electron": "^2.2.0",
    "antlr4ts-cli": "0.5.0-alpha.4",
    "esbuild": "^0.15.14",
    "eslint": "8.29.0",
    "eslint-config-standard": "17.0.0",
    "eslint-plugin-import": "2.26.0",
    "eslint-plugin-node": "11.1.0",
    "eslint-plugin-promise": "6.1.1",
    "glob": "^8.0.3",
    "mocha": "^10.1.0",
    "ts-loader": "^9.4.1",
    "typescript": "4.9.3",
    "vsce": "~2.15.0"
  },
  "__metadata": {
    "id": "feb7e3b5-7d35-4f95-a3d2-61eeaa12efa5",
    "publisherDisplayName": "mshr-h",
    "publisherId": "fcf32c99-a624-437b-9f47-9333ea128623"
  }
}
