
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001662                       # Number of seconds simulated
sim_ticks                                  1662210500                       # Number of ticks simulated
final_tick                                 1662210500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145692                       # Simulator instruction rate (inst/s)
host_op_rate                                   145800                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7547547                       # Simulator tick rate (ticks/s)
host_mem_usage                                 683812                       # Number of bytes of host memory used
host_seconds                                   220.23                       # Real time elapsed on the host
sim_insts                                    32085972                       # Number of instructions simulated
sim_ops                                      32109822                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          33984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          32256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          16832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data          16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data          16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data          16640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data          16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       266496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             452096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        33984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36352                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data             261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data             261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data             260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data             261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         4164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7064                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          20445064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          19405484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            616047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          10049269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             77006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          10049269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            385029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          10126275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst            115509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          10049269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          10049269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst             38503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          10010766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            192515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          10049269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     160326264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             271984806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     20445064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       616047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        77006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       385029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst       115509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst        38503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       192515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21869673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         20445064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         19405484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           616047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         10049269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            77006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         10049269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           385029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         10126275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst           115509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         10049269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         10049269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst            38503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         10010766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           192515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         10049269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    160326264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            271984806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7064                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 452096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  452096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1662171500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7064                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.147635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.474171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.384317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1235     59.01%     59.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          525     25.08%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      1.29%     85.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      0.62%     86.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      0.57%     86.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.33%     86.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.33%     87.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.19%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          263     12.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2093                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    120135696                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               252585696                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35320000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17006.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35756.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       271.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    271.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       7.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     235301.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8520120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4648875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29624400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            108323280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            737422110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            348377250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1236916035                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            745.700086                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    574025677                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      55380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1029339323                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7242480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3951750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25006800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            108323280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            740931885                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            345298500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1230754695                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            741.985596                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    569380742                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      55380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1034280258                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 310679                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           308211                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             3653                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              305017                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 304216                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.737392                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    828                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 129                       # Number of system calls
system.cpu0.numCycles                         3324422                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             17559                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       4420972                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     310679                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            305044                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      3260851                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   7401                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 351                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          664                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1195020                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  370                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           3283234                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.349576                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.271604                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1189289     36.22%     36.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  848823     25.85%     62.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  153216      4.67%     66.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1091906     33.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             3283234                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.093454                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.329847                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  432661                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              1339857                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   884482                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               622871                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  3363                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1002                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  356                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               4347779                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                12441                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  3363                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  783327                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 524348                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9956                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1109432                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               852808                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               4333448                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 5383                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents               597273                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   217                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    12                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 14583                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            5611658                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             21325746                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         7175569                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              5586255                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   25403                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               116                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           114                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1423341                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1066370                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              76725                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              261                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             117                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   4327639                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                253                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  4323144                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              992                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          17629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        47396                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            53                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      3283234                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.316733                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.020953                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             732055     22.30%     22.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1342079     40.88%     63.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             706696     21.52%     84.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             442424     13.48%     98.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              59499      1.81%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                481      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        3283234                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  80289     13.99%     13.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6150      1.07%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                484640     84.45%     99.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2769      0.48%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              2361992     54.64%     54.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              819491     18.96%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1065447     24.65%     98.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              76211      1.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               4323144                       # Type of FU issued
system.cpu0.iq.rate                          1.300420                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     573848                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.132739                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          12504283                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          4345514                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      4316285                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 79                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               4896941                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     51                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              72                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         6045                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          960                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          325                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  3363                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1025                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                   73                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            4327907                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1066370                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               76725                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               112                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    10                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   13                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            22                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          2357                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         1016                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                3373                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              4318244                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1062723                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             4900                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                     1138753                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  301451                       # Number of branches executed
system.cpu0.iew.exec_stores                     76030                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.298946                       # Inst execution rate
system.cpu0.iew.wb_sent                       4316442                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      4316313                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  2919808                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  3905818                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.298365                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.747554                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          14124                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             3316                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      3279355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.314363                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.813476                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1502896     45.83%     45.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       726926     22.17%     68.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       487469     14.86%     82.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       244940      7.47%     90.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         2273      0.07%     90.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       188693      5.75%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        32305      0.99%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        23632      0.72%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        70221      2.14%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      3279355                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             4304165                       # Number of instructions committed
system.cpu0.commit.committedOps               4310263                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       1136090                       # Number of memory references committed
system.cpu0.commit.loads                      1060325                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                    300848                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  4009988                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 325                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         2354937     54.64%     54.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         819233     19.01%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1060325     24.60%     98.24% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         75765      1.76%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          4310263                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                70221                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     7533117                       # The number of ROB reads
system.cpu0.rob.rob_writes                    8652656                       # The number of ROB writes
system.cpu0.timesIdled                            441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    4304165                       # Number of Instructions Simulated
system.cpu0.committedOps                      4310263                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.772373                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.772373                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.294711                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.294711                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 7151620                       # number of integer regfile reads
system.cpu0.int_regfile_writes                3901491                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 16137496                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 1691001                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                1153000                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           270280                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1001.772958                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             570395                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           271303                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.102428                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         54346500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1001.772958                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.978294                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978294                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          843                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2547601                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2547601                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       527301                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         527301                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        42975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         42975                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           49                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       570276                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          570276                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       570278                       # number of overall hits
system.cpu0.dcache.overall_hits::total         570278                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       535082                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       535082                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        32673                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        32673                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       567755                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        567755                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       567755                       # number of overall misses
system.cpu0.dcache.overall_misses::total       567755                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   5984480061                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5984480061                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    368805244                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    368805244                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   6353285305                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6353285305                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   6353285305                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6353285305                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1062383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1062383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        75648                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        75648                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1138031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1138031                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1138033                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1138033                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.503662                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.503662                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.431908                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.431908                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.498892                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.498892                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.498892                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.498892                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 11184.229821                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11184.229821                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 11287.768004                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11287.768004                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 11190.188206                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11190.188206                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 11190.188206                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11190.188206                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        18663                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2029                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     7.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     9.198127                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        44244                       # number of writebacks
system.cpu0.dcache.writebacks::total            44244                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       270091                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       270091                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        26345                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        26345                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       296436                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       296436                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       296436                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       296436                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       264991                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       264991                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         6328                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6328                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       271319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       271319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       271319                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       271319                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   2361755076                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2361755076                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     92245156                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     92245156                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2454000232                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2454000232                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2454000232                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2454000232                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.249431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.249431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.083651                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.083651                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.238411                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.238411                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.238410                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.238410                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  8912.585997                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8912.585997                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 14577.300253                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14577.300253                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        32800                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        32800                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data  9044.704691                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9044.704691                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data  9044.704691                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9044.704691                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              275                       # number of replacements
system.cpu0.icache.tags.tagsinuse          354.257882                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1194210                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              659                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1812.154780                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   354.257882                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.691910                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.691910                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2390691                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2390691                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1194210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1194210                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1194210                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1194210                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1194210                       # number of overall hits
system.cpu0.icache.overall_hits::total        1194210                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          806                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          806                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          806                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           806                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          806                       # number of overall misses
system.cpu0.icache.overall_misses::total          806                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     46870432                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46870432                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     46870432                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46870432                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     46870432                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46870432                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1195016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1195016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1195016                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1195016                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1195016                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1195016                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000674                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000674                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000674                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000674                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000674                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000674                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 58151.900744                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58151.900744                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 58151.900744                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58151.900744                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 58151.900744                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58151.900744                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15491                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              186                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    83.284946                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    32.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          145                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          145                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          145                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          661                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          661                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          661                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          661                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          661                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          661                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     39326291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39326291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     39326291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39326291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     39326291                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     39326291                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000553                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000553                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000553                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000553                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000553                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000553                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 59495.145234                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59495.145234                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 59495.145234                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59495.145234                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 59495.145234                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59495.145234                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 273161                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           272807                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2231                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              271151                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 271062                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.967177                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    127                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         3086074                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       4064401                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     273161                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            271189                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      3077580                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4497                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          130                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1086160                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   28                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           3082500                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.319691                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.270200                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1151173     37.35%     37.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  794992     25.79%     63.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  136048      4.41%     67.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1000287     32.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             3082500                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.088514                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.317013                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  421076                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1311201                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   723047                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               624955                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2221                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 139                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               3994799                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 7366                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2221                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  769376                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 516572                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           798                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   951904                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               841629                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               3984466                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                 3390                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents               597745                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   182                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands            5302129                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             19657466                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         6627651                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              5289339                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   12787                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1429201                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1063021                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               6755                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              134                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              67                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   3980713                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 46                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  3979479                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              566                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           8257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        26254                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      3082500                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.290991                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.000266                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             685561     22.24%     22.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1309354     42.48%     64.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             635717     20.62%     85.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             409263     13.28%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              42123      1.37%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                482      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        3082500                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  77135     13.63%     13.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5400      0.95%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                482727     85.29%     99.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  724      0.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              2123891     53.37%     53.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              786435     19.76%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1062504     26.70%     99.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               6649      0.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               3979479                       # Type of FU issued
system.cpu1.iq.rate                          1.289496                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     565986                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.142226                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          11608009                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          3989017                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      3975061                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               4545465                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         4292                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          198                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           69                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2221                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    616                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   87                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            3980762                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1063021                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                6755                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    34                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2080                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2207                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              3976537                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1060275                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             2941                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     1066896                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  267448                       # Number of branches executed
system.cpu1.iew.exec_stores                      6621                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.288542                       # Inst execution rate
system.cpu1.iew.wb_sent                       3975088                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      3975061                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  2732600                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  3643392                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.288064                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.750015                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           6613                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2204                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      3080218                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.289682                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.784095                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1404171     45.59%     45.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       725245     23.55%     69.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       422599     13.72%     82.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       245210      7.96%     90.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1665      0.05%     90.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       189274      6.14%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          300      0.01%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        22433      0.73%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        69321      2.25%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      3080218                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             3969926                       # Number of instructions committed
system.cpu1.commit.committedOps               3972502                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1065286                       # Number of memory references committed
system.cpu1.commit.loads                      1058729                       # Number of loads committed
system.cpu1.commit.membars                         25                       # Number of memory barriers committed
system.cpu1.commit.branches                    267381                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  3705214                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  59                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2120781     53.39%     53.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         786435     19.80%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1058729     26.65%     99.83% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          6557      0.17%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3972502                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                69321                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     6989817                       # The number of ROB reads
system.cpu1.rob.rob_writes                    7960526                       # The number of ROB writes
system.cpu1.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      238347                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    3969926                       # Number of Instructions Simulated
system.cpu1.committedOps                      3972502                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.777363                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.777363                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.286400                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.286400                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 6614787                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3694724                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 15106092                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 1597327                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                1084413                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           265793                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          922.590620                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             527833                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           266815                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.978273                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        211458503                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   922.590620                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.900967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2400285                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2400285                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       525392                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         525392                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         2435                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2435                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data       527827                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          527827                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       527828                       # number of overall hits
system.cpu1.dcache.overall_hits::total         527828                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       534779                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       534779                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4115                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4115                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       538894                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        538894                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       538895                       # number of overall misses
system.cpu1.dcache.overall_misses::total       538895                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   5976587612                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5976587612                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    103803692                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    103803692                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        27000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        27000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        17000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   6080391304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6080391304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   6080391304                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6080391304                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1060171                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1060171                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         6550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         6550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1066721                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1066721                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1066723                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1066723                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.504427                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.504427                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.628244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.628244                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.505187                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.505187                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.505187                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.505187                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 11175.808347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11175.808347                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 25225.684569                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25225.684569                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         6750                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         6750                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  5666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 11283.093343                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11283.093343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 11283.072406                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11283.072406                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          473                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          473                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        31992                       # number of writebacks
system.cpu1.dcache.writebacks::total            31992                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       270013                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       270013                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2060                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2060                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       272073                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       272073                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       272073                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       272073                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       264766                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       264766                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2055                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       266821                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       266821                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       266822                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       266822                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   2344376669                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2344376669                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     48178154                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     48178154                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2392554823                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2392554823                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2392562323                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2392562323                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.249739                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.249739                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.313740                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.313740                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.250132                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.250132                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.250132                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.250132                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  8854.523122                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8854.523122                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 23444.357178                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23444.357178                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         5250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4166.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4166.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  8966.890998                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  8966.890998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  8966.885500                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8966.885500                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           40.823263                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1086103                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         20886.596154                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    40.823263                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.079733                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.079733                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2172372                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2172372                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1086103                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1086103                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1086103                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1086103                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1086103                       # number of overall hits
system.cpu1.icache.overall_hits::total        1086103                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3715205                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3715205                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3715205                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3715205                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3715205                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3715205                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1086160                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1086160                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1086160                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1086160                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1086160                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1086160                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000052                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000052                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 65179.035088                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65179.035088                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 65179.035088                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65179.035088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 65179.035088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65179.035088                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1556                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    91.529412                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3289784                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3289784                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3289784                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3289784                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3289784                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3289784                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 63265.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63265.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 63265.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63265.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 63265.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63265.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 273089                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           272720                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2236                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              271091                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 270998                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.965694                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    137                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         3085464                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       4064037                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     273089                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            271135                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      3077517                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   4507                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          244                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1086103                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   30                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           3082538                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.319572                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.270305                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 1151920     37.37%     37.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  793651     25.75%     63.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  136922      4.44%     67.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1000045     32.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             3082538                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.088508                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.317156                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  421083                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              1311313                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   722659                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               625257                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  2226                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 142                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               3994335                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 7478                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  2226                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  769026                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 516398                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1020                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   953167                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               840701                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               3984060                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                 3362                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents               598584                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                   186                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                    29                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            5301396                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             19655442                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         6627038                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              5288556                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   12839                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                24                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            24                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  1426049                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1062899                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               6739                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              128                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              63                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   3980211                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  3978981                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              553                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           8202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        25904                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      3082538                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.290813                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.999787                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             685250     22.23%     22.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1309518     42.48%     64.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             636903     20.66%     85.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             408322     13.25%     98.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              42034      1.36%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                511      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        3082538                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  77268     13.61%     13.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                  5502      0.97%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                484341     85.30%     99.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  698      0.12%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2123513     53.37%     53.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              786435     19.76%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1062396     26.70%     99.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               6637      0.17%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               3978981                       # Type of FU issued
system.cpu2.iq.rate                          1.289589                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     567809                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.142702                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          11608857                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          3988468                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      3974600                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               4546790                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              17                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         4237                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          187                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           71                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  2226                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    596                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                   70                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            3980268                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1062899                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                6739                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    27                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          2080                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          132                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                2212                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              3976038                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1060186                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             2938                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                     1066796                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  267342                       # Number of branches executed
system.cpu2.iew.exec_stores                      6610                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.288635                       # Inst execution rate
system.cpu2.iew.wb_sent                       3974627                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      3974600                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  2734079                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  3645344                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.288169                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.750019                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           6599                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2209                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      3080244                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.289529                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.783771                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1404126     45.58%     45.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       725583     23.56%     69.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       422394     13.71%     82.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       245089      7.96%     90.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1647      0.05%     90.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       189364      6.15%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          280      0.01%     97.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22751      0.74%     97.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        69010      2.24%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      3080244                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             3969501                       # Number of instructions committed
system.cpu2.commit.committedOps               3972063                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1065214                       # Number of memory references committed
system.cpu2.commit.loads                      1058662                       # Number of loads committed
system.cpu2.commit.membars                         24                       # Number of memory barriers committed
system.cpu2.commit.branches                    267277                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  3704877                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  57                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2120414     53.38%     53.38% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         786435     19.80%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1058662     26.65%     99.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          6552      0.16%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3972063                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                69010                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     6989701                       # The number of ROB reads
system.cpu2.rob.rob_writes                    7959651                       # The number of ROB writes
system.cpu2.timesIdled                             23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      238957                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    3969501                       # Number of Instructions Simulated
system.cpu2.committedOps                      3972063                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.777293                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.777293                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.286517                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.286517                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 6614083                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3694534                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 15104457                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 1596715                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                1084377                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    43                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           265792                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          922.608971                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             527753                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           266814                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.977981                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        211457000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   922.608971                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.900985                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.900985                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2400089                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2400089                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       525324                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         525324                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         2423                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          2423                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data       527747                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          527747                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       527748                       # number of overall hits
system.cpu2.dcache.overall_hits::total         527748                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       534751                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       534751                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         4117                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4117                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            8                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            4                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       538868                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        538868                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       538869                       # number of overall misses
system.cpu2.dcache.overall_misses::total       538869                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   5977042049                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5977042049                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    103910922                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    103910922                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        43499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        43499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   6080952971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6080952971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   6080952971                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6080952971                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1060075                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1060075                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         6540                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         6540                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1066615                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1066615                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1066617                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1066617                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.504446                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.504446                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.629511                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.629511                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.505213                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.505213                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.505213                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.505213                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 11177.243332                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 11177.243332                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 25239.475832                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25239.475832                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  5437.375000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5437.375000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         3000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 11284.680053                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 11284.680053                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 11284.659112                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 11284.659112                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          572                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          572                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        32186                       # number of writebacks
system.cpu2.dcache.writebacks::total            32186                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       269986                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       269986                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         2062                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       272048                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       272048                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       272048                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       272048                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       264765                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       264765                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         2055                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       266820                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       266820                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       266821                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       266821                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   2345542857                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2345542857                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     48005414                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     48005414                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        30501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        30501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   2393548271                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2393548271                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   2393550771                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2393550771                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.249761                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.249761                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.314220                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.314220                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.250156                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.250156                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.250156                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.250156                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  8858.961181                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  8858.961181                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 23360.298783                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23360.298783                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  3812.625000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3812.625000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         1875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  8970.647894                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  8970.647894                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  8970.623643                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8970.623643                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           40.823225                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1086043                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         20491.377358                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    40.823225                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.079733                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.079733                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2172259                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2172259                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      1086043                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1086043                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1086043                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1086043                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1086043                       # number of overall hits
system.cpu2.icache.overall_hits::total        1086043                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           60                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           60                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           60                       # number of overall misses
system.cpu2.icache.overall_misses::total           60                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      3167196                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3167196                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      3167196                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3167196                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      3167196                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3167196                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1086103                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1086103                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1086103                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1086103                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1086103                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1086103                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000055                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000055                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 52786.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52786.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 52786.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52786.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 52786.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52786.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1164                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    83.142857                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2642043                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2642043                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2642043                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2642043                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2642043                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2642043                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 49849.867925                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49849.867925                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 49849.867925                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49849.867925                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 49849.867925                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49849.867925                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 273245                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           272884                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2235                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              271165                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 271067                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.963860                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    130                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                         3084834                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2731                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       4064821                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     273245                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            271197                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      3078097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   4505                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1086221                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   30                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           3083298                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.319491                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.270258                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 1152293     37.37%     37.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  793687     25.74%     63.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  137256      4.45%     67.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1000062     32.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             3083298                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.088577                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.317679                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  419334                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              1313281                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   726022                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               622436                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  2225                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 140                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               3995329                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 7531                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  2225                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  764063                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 525215                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1276                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   955548                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               834971                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               3984905                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                 3513                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents               595025                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                   176                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                   199                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            5302951                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             19659586                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         6628246                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              5290091                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   12856                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                22                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            22                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  1416407                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1063002                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               6747                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              136                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              67                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   3981039                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 52                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  3979782                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              590                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           8183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        25857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      3083298                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.290755                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.000402                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             687212     22.29%     22.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1306019     42.36%     64.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             640119     20.76%     85.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             406720     13.19%     98.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              42775      1.39%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                453      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        3083298                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  78466     13.77%     13.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                  6313      1.11%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                484200     84.99%     99.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  758      0.13%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2124226     53.38%     53.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              786435     19.76%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1062473     26.70%     99.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               6648      0.17%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               3979782                       # Type of FU issued
system.cpu3.iq.rate                          1.290112                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     569737                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.143158                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          11613187                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          3989275                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      3975422                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               4549519                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         4221                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          187                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           67                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  2225                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    634                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                   78                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            3981094                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1063002                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                6747                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                22                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    24                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          2080                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          134                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                2214                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              3976844                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              1060286                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             2936                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                     1066907                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  267547                       # Number of branches executed
system.cpu3.iew.exec_stores                      6621                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.289160                       # Inst execution rate
system.cpu3.iew.wb_sent                       3975447                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      3975422                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  2737277                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  3649841                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.288699                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.749972                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           6506                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2208                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      3081005                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.289484                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.790766                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1409286     45.74%     45.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       725343     23.54%     69.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       418117     13.57%     82.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       243117      7.89%     90.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         1629      0.05%     90.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       189253      6.14%     96.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          309      0.01%     96.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        24263      0.79%     97.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        69688      2.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      3081005                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             3970332                       # Number of instructions committed
system.cpu3.commit.committedOps               3972908                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       1065341                       # Number of memory references committed
system.cpu3.commit.loads                      1058781                       # Number of loads committed
system.cpu3.commit.membars                         25                       # Number of memory barriers committed
system.cpu3.commit.branches                    267482                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  3705519                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  59                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         2121132     53.39%     53.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         786435     19.79%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1058781     26.65%     99.83% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          6560      0.17%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3972908                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                69688                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     6990536                       # The number of ROB reads
system.cpu3.rob.rob_writes                    7961135                       # The number of ROB writes
system.cpu3.timesIdled                             21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      239587                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    3970332                       # Number of Instructions Simulated
system.cpu3.committedOps                      3972908                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.776971                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.776971                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.287049                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.287049                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 6615181                       # number of integer regfile reads
system.cpu3.int_regfile_writes                3694822                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 15107211                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 1597954                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                1084489                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    33                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           265792                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          922.556458                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             527956                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           266814                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.978742                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        211458506                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   922.556458                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.900934                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.900934                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2400315                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2400315                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       525517                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         525517                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         2433                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2433                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data       527950                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          527950                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       527951                       # number of overall hits
system.cpu3.dcache.overall_hits::total         527951                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       534664                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       534664                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         4117                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4117                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            6                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       538781                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        538781                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       538782                       # number of overall misses
system.cpu3.dcache.overall_misses::total       538782                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   5968265714                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5968265714                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    101355483                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    101355483                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data       205498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       205498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        17000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   6069621197                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6069621197                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   6069621197                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6069621197                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1060181                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1060181                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         6550                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         6550                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1066731                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1066731                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1066733                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1066733                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.504314                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.504314                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.628550                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.628550                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.505077                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.505077                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.505077                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.505077                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 11162.647408                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 11162.647408                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 24618.771678                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 24618.771678                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 34249.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34249.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 11265.470009                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 11265.470009                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 11265.449100                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 11265.449100                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          281                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          281                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        41001                       # number of writebacks
system.cpu3.dcache.writebacks::total            41001                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       269899                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       269899                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         2062                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       271961                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       271961                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       271961                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       271961                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       264765                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       264765                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2055                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       266820                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       266820                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       266821                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       266821                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   2355725143                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2355725143                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     47043382                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     47043382                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data       195502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       195502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   2402768525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2402768525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   2402771025                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2402771025                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.249736                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.249736                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.313740                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.313740                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.250129                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.250129                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.250129                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.250129                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  8897.419006                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  8897.419006                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 22892.156691                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22892.156691                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 32583.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32583.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         3125                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         3125                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  9005.203976                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9005.203976                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  9005.179596                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9005.179596                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           40.822390                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1086161                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         20493.603774                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    40.822390                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.079731                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.079731                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2172495                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2172495                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      1086161                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1086161                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1086161                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1086161                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1086161                       # number of overall hits
system.cpu3.icache.overall_hits::total        1086161                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           60                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           60                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           60                       # number of overall misses
system.cpu3.icache.overall_misses::total           60                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2975194                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2975194                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2975194                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2975194                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2975194                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2975194                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1086221                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1086221                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1086221                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1086221                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1086221                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1086221                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000055                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000055                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 49586.566667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49586.566667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 49586.566667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49586.566667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 49586.566667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49586.566667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          628                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.307692                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2202537                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2202537                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2202537                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2202537                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2202537                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2202537                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 41557.301887                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41557.301887                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 41557.301887                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41557.301887                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 41557.301887                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41557.301887                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                 273076                       # Number of BP lookups
system.cpu4.branchPred.condPredicted           272722                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect             2233                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups              271118                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                 271017                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            99.962747                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    122                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                         3084254                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              2711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                       4064105                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                     273076                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches            271139                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                      3077542                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                   4499                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          357                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                  1086116                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   24                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples           3082889                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.319426                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.270164                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                 1151834     37.36%     37.36% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                  794367     25.77%     63.13% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                  136786      4.44%     67.57% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                  999902     32.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total             3082889                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.088539                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.317695                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                  419019                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              1313814                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                   726599                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               621235                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                  2222                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 134                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts               3994089                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 7630                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                  2222                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                  761564                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 529550                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1436                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                   955348                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               832769                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts               3983941                       # Number of instructions processed by rename
system.cpu4.rename.SquashedInsts                 3244                       # Number of squashed instructions processed by rename
system.cpu4.rename.ROBFullEvents               593211                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                   172                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.SQFullEvents                    93                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands            5301136                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             19654943                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups         6626933                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps              5288350                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                   12775                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                22                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            22                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  1412132                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             1062995                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               6717                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              126                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                   3980186                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 52                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                  3978919                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              577                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           8293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        26393                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples      3082889                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.290646                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.001317                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0             688062     22.32%     22.32% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            1305139     42.33%     64.65% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2             640074     20.76%     85.42% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3             405275     13.15%     98.56% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4              43888      1.42%     99.99% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                451      0.01%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total        3082889                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                  80092     14.12%     14.12% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                  6496      1.15%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     15.27% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                479874     84.60%     99.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                  742      0.13%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              2123445     53.37%     53.37% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              786435     19.77%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.13% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             1062422     26.70%     99.83% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite               6617      0.17%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total               3978919                       # Type of FU issued
system.cpu4.iq.rate                          1.290075                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                     567204                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.142552                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          11608505                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes          3988533                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses      3974513                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses               4546123                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         4346                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          174                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                  2222                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    578                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                   64                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts            3980241                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              1062995                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                6717                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                22                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                    25                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect          2079                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect          132                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                2211                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts              3975924                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              1060135                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts             2992                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                     1066729                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                  267310                       # Number of branches executed
system.cpu4.iew.exec_stores                      6594                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.289104                       # Inst execution rate
system.cpu4.iew.wb_sent                       3974536                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                      3974513                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  2735058                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  3646440                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.288646                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.750063                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           6659                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts             2206                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples      3080609                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.289338                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.793978                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0      1411302     45.81%     45.81% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1       725345     23.55%     69.36% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       415828     13.50%     82.86% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       242433      7.87%     90.73% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4         1635      0.05%     90.78% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       188253      6.11%     96.89% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          281      0.01%     96.90% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        26102      0.85%     97.75% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        69430      2.25%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total      3080609                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts             3969398                       # Number of instructions committed
system.cpu4.commit.committedOps               3971945                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       1065192                       # Number of memory references committed
system.cpu4.commit.loads                      1058649                       # Number of loads committed
system.cpu4.commit.membars                         24                       # Number of memory barriers committed
system.cpu4.commit.branches                    267251                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  3704782                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  56                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         2120318     53.38%     53.38% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         786435     19.80%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        1058649     26.65%     99.84% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite          6543      0.16%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total          3971945                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                69430                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                     6989601                       # The number of ROB reads
system.cpu4.rob.rob_writes                    7959501                       # The number of ROB writes
system.cpu4.timesIdled                             18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      240167                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                    3969398                       # Number of Instructions Simulated
system.cpu4.committedOps                      3971945                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.777008                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.777008                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.286988                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.286988                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                 6614001                       # number of integer regfile reads
system.cpu4.int_regfile_writes                3694491                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 15104028                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 1596604                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                1084304                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    39                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements           265788                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          922.499427                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             527762                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           266810                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             1.978044                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle        211458500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   922.499427                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.900878                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.900878                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          2400082                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         2400082                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       525341                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         525341                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data         2415                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total          2415                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            1                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data       527756                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          527756                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       527757                       # number of overall hits
system.cpu4.dcache.overall_hits::total         527757                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       534743                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       534743                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         4117                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         4117                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            8                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       538860                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        538860                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       538861                       # number of overall misses
system.cpu4.dcache.overall_misses::total       538861                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   5967505742                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   5967505742                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    103240724                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    103240724                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data       215497                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       215497                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   6070746466                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   6070746466                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   6070746466                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   6070746466                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1060084                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1060084                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data         6532                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         6532                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      1066616                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1066616                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      1066618                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1066618                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.504435                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.504435                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.630282                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.630282                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.505205                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.505205                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.505205                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.505205                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 11159.577109                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 11159.577109                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 25076.687880                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 25076.687880                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 26937.125000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 26937.125000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data         4000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 11265.906666                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 11265.906666                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 11265.885759                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 11265.885759                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          460                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          460                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        41122                       # number of writebacks
system.cpu4.dcache.writebacks::total            41122                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       269982                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       269982                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         2062                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       272044                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       272044                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       272044                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       272044                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       264761                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       264761                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         2055                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       266816                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       266816                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       266817                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       266817                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   2359195043                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2359195043                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     47753888                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     47753888                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data       201503                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total       201503                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   2406948931                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   2406948931                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   2406951431                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   2406951431                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.249755                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.249755                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.314605                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.314605                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.250152                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.250152                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.250152                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.250152                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  8910.659210                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  8910.659210                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 23237.901703                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 23237.901703                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 25187.875000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25187.875000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         2500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data  9021.006727                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  9021.006727                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data  9020.982287                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  9020.982287                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           41.743458                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            1086058                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         20491.660377                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    41.743458                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.081530                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.081530                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          2172285                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         2172285                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      1086058                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1086058                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      1086058                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1086058                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      1086058                       # number of overall hits
system.cpu4.icache.overall_hits::total        1086058                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           58                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           58                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           58                       # number of overall misses
system.cpu4.icache.overall_misses::total           58                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      2176687                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2176687                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      2176687                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2176687                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      2176687                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2176687                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      1086116                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1086116                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      1086116                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1086116                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      1086116                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1086116                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000053                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000053                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 37529.086207                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 37529.086207                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 37529.086207                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 37529.086207                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 37529.086207                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 37529.086207                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          591                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    36.937500                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           53                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           53                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           53                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1690295                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1690295                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1690295                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1690295                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1690295                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1690295                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 31892.358491                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 31892.358491                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 31892.358491                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 31892.358491                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 31892.358491                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 31892.358491                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                 272676                       # Number of BP lookups
system.cpu5.branchPred.condPredicted           272315                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect             2238                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups              270893                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                 270788                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            99.961239                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    121                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                         3083806                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              2672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                       4062434                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                     272676                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches            270909                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                      3077067                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                   4505                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          749                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                  1085719                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   27                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples           3082750                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.318946                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.269684                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                 1151716     37.36%     37.36% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                  794402     25.77%     63.13% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                  138317      4.49%     67.62% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                  998315     32.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total             3082750                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.088422                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.317344                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                  421430                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              1312022                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                   721386                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles               625687                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                  2225                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 136                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts               3992420                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 7672                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                  2225                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                  768946                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 517325                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1881                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                   951207                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles               841166                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts               3982260                       # Number of instructions processed by rename
system.cpu5.rename.SquashedInsts                 3378                       # Number of squashed instructions processed by rename
system.cpu5.rename.ROBFullEvents               596013                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                   170                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.SQFullEvents                   299                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands            5298162                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups             19646699                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups         6624604                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps              5285327                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                   12834                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                23                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  1428335                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             1062706                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               6716                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              113                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                   3978508                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                  3977200                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              572                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           8306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        26199                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples      3082750                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.290147                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.000202                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0             686619     22.27%     22.27% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1            1309423     42.48%     64.75% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2             635403     20.61%     85.36% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3             408746     13.26%     98.62% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4              42062      1.36%     99.98% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                497      0.02%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total        3082750                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                  77148     13.64%     13.64% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                  5488      0.97%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     14.61% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                482350     85.27%     99.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                  684      0.12%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu              2122041     53.36%     53.36% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              786435     19.77%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             1062120     26.71%     99.83% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite               6604      0.17%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total               3977200                       # Type of FU issued
system.cpu5.iq.rate                          1.289705                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                     565670                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.142228                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads          11603389                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes          3986870                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses      3972870                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses               4542870                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         4290                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          206                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                  2225                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    625                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                   73                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts            3978565                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              1062706                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                6716                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                23                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                    31                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect          2078                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect          137                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                2215                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts              3974274                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              1059908                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts             2923                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                     1066480                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                  266915                       # Number of branches executed
system.cpu5.iew.exec_stores                      6572                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.288756                       # Inst execution rate
system.cpu5.iew.wb_sent                       3972899                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                      3972870                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                  2732448                       # num instructions producing a value
system.cpu5.iew.wb_consumers                  3642357                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.288301                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.750187                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           6737                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts             2211                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples      3080450                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.288856                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.783074                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0      1404932     45.61%     45.61% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1       724653     23.52%     69.13% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2       422956     13.73%     82.86% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3       245316      7.96%     90.83% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4         1676      0.05%     90.88% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       189172      6.14%     97.02% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          261      0.01%     97.03% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7        22259      0.72%     97.75% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8        69225      2.25%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total      3080450                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts             3967767                       # Number of instructions committed
system.cpu5.commit.committedOps               3970256                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                       1064926                       # Number of memory references committed
system.cpu5.commit.loads                      1058416                       # Number of loads committed
system.cpu5.commit.membars                         22                       # Number of memory barriers committed
system.cpu5.commit.branches                    266849                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                  3703485                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  50                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu         2118895     53.37%     53.37% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         786435     19.81%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        1058416     26.66%     99.84% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite          6510      0.16%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total          3970256                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                69225                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                     6988062                       # The number of ROB reads
system.cpu5.rob.rob_writes                    7956298                       # The number of ROB writes
system.cpu5.timesIdled                             16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      240615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                    3967767                       # Number of Instructions Simulated
system.cpu5.committedOps                      3970256                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.777214                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.777214                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.286646                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.286646                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                 6611751                       # number of integer regfile reads
system.cpu5.int_regfile_writes                3693843                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                 15098442                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                 1594285                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                1084088                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    52                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements           265785                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          922.485331                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             527483                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           266807                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             1.977021                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle        211458505                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   922.485331                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.900865                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.900865                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          2399578                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         2399578                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       525098                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         525098                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data         2379                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          2379                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            1                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            2                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data       527477                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          527477                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       527478                       # number of overall hits
system.cpu5.dcache.overall_hits::total         527478                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       534765                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       534765                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         4117                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         4117                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            9                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            5                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       538882                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        538882                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       538883                       # number of overall misses
system.cpu5.dcache.overall_misses::total       538883                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   5975135899                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   5975135899                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    103938678                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    103938678                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data       219994                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total       219994                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        33501                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        33501                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data        12001                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total        12001                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   6079074577                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   6079074577                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   6079074577                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   6079074577                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1059863                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1059863                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data         6496                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         6496                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      1066359                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1066359                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      1066361                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1066361                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.504560                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.504560                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.633775                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.633775                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.505348                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.505348                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.505348                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.505348                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 11173.386252                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 11173.386252                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 25246.217634                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 25246.217634                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 24443.777778                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 24443.777778                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  6700.200000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  6700.200000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 11280.901156                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 11280.901156                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 11280.880223                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 11280.880223                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          172                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          172                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        32685                       # number of writebacks
system.cpu5.dcache.writebacks::total            32685                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data       270007                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       270007                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         2062                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       272069                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       272069                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       272069                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       272069                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       264758                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       264758                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         2055                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            9                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            5                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       266813                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       266813                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       266814                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       266814                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   2343067028                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   2343067028                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     47968411                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     47968411                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data       204506                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total       204506                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        28999                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        28999                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data         8999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total         8999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   2391035439                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   2391035439                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   2391037939                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   2391037939                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.249804                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.249804                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.316349                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.316349                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.250209                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.250209                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.250210                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.250210                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  8849.844114                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  8849.844114                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 23342.292457                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 23342.292457                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 22722.888889                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22722.888889                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  5799.800000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  5799.800000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data  8961.465292                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  8961.465292                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data  8961.441075                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  8961.441075                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           39.888009                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            1085657                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         19739.218182                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    39.888009                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.077906                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.077906                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          2171493                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         2171493                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      1085657                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1085657                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      1085657                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1085657                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      1085657                       # number of overall hits
system.cpu5.icache.overall_hits::total        1085657                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           62                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           62                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           62                       # number of overall misses
system.cpu5.icache.overall_misses::total           62                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      1869198                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      1869198                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      1869198                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      1869198                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      1869198                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      1869198                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst      1085719                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1085719                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      1085719                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1085719                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      1085719                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1085719                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000057                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000057                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000057                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000057                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000057                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 30148.354839                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 30148.354839                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 30148.354839                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 30148.354839                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 30148.354839                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 30148.354839                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          364                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    30.333333                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1368541                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1368541                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1368541                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1368541                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1368541                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1368541                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 24882.563636                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 24882.563636                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 24882.563636                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 24882.563636                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 24882.563636                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 24882.563636                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                 272656                       # Number of BP lookups
system.cpu6.branchPred.condPredicted           272300                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect             2236                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups              270876                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                 270773                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            99.961975                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    123                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                         3083256                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                       4062456                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                     272656                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches            270896                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                      3076793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                   4503                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          491                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                  1085695                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   27                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples           3082256                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.319168                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.270348                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                 1152306     37.39%     37.39% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                  793740     25.75%     63.14% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                  136355      4.42%     67.56% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                  999855     32.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total             3082256                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.088431                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.317586                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                  419799                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              1313152                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                   723940                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles               623141                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                  2224                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 133                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts               3992616                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 7515                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                  2224                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                  766124                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 521571                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1563                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                   953141                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles               837633                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts               3982486                       # Number of instructions processed by rename
system.cpu6.rename.SquashedInsts                 3349                       # Number of squashed instructions processed by rename
system.cpu6.rename.ROBFullEvents               596404                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                   185                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.SQFullEvents                   151                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands            5298427                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups             19647847                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups         6624982                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps              5285381                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                   13044                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                23                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  1420887                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             1062787                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores               6720                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              114                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                   3978683                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 53                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                  3977330                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              611                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           8429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        26747                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples      3082256                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.290396                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.000451                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0             687048     22.29%     22.29% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1            1306645     42.39%     64.68% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2             638829     20.73%     85.41% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3             406420     13.19%     98.59% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4              42803      1.39%     99.98% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                511      0.02%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total        3082256                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                  77405     13.64%     13.64% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                  5882      1.04%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     14.67% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                483603     85.20%     99.88% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                  703      0.12%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu              2122093     53.35%     53.35% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              786435     19.77%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             1062187     26.71%     99.83% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite               6615      0.17%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total               3977330                       # Type of FU issued
system.cpu6.iq.rate                          1.289977                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                     567593                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.142707                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads          11605120                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes          3987168                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses      3972899                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses               4544923                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         4365                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          198                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                  2224                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    650                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                   62                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts            3978739                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              1062787                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                6720                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                23                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                    22                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect          2078                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                2213                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts              3974303                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              1059913                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts             3027                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                     1066500                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                  266921                       # Number of branches executed
system.cpu6.iew.exec_stores                      6587                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.288995                       # Inst execution rate
system.cpu6.iew.wb_sent                       3972925                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                      3972899                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                  2733796                       # num instructions producing a value
system.cpu6.iew.wb_consumers                  3644675                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.288540                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.750079                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           6726                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts             2209                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples      3079959                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.289078                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.788047                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0      1407518     45.70%     45.70% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1       724990     23.54%     69.24% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2       419528     13.62%     82.86% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3       243963      7.92%     90.78% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4         1645      0.05%     90.83% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       188679      6.13%     96.96% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          303      0.01%     96.97% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7        24085      0.78%     97.75% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        69248      2.25%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total      3079959                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts             3967802                       # Number of instructions committed
system.cpu6.commit.committedOps               3970307                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       1064944                       # Number of memory references committed
system.cpu6.commit.loads                      1058422                       # Number of loads committed
system.cpu6.commit.membars                         22                       # Number of memory barriers committed
system.cpu6.commit.branches                    266856                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                  3703532                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  52                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu         2118928     53.37%     53.37% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         786435     19.81%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        1058422     26.66%     99.84% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite          6522      0.16%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total          3970307                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                69248                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                     6987588                       # The number of ROB reads
system.cpu6.rob.rob_writes                    7956366                       # The number of ROB writes
system.cpu6.timesIdled                             17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      241165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                    3967802                       # Number of Instructions Simulated
system.cpu6.committedOps                      3970307                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.777069                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.777069                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.286887                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.286887                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                 6611780                       # number of integer regfile reads
system.cpu6.int_regfile_writes                3693862                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                 15098532                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                 1594258                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                1084095                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    48                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements           265790                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          922.492923                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             527544                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           266812                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             1.977212                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle        211458504                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   922.492923                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.900872                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.900872                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          2399565                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         2399565                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       525146                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         525146                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data         2392                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          2392                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            1                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data       527538                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          527538                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       527539                       # number of overall hits
system.cpu6.dcache.overall_hits::total         527539                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       534697                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       534697                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         4117                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         4117                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data           10                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            4                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       538814                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        538814                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       538815                       # number of overall misses
system.cpu6.dcache.overall_misses::total       538815                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   5971819694                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   5971819694                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    103436744                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    103436744                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data       222491                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total       222491                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   6075256438                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   6075256438                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   6075256438                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   6075256438                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1059843                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1059843                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data         6509                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         6509                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      1066352                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1066352                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      1066354                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1066354                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.504506                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.504506                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.632509                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.632509                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.505287                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.505287                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.505287                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.505287                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 11168.605199                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 11168.605199                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 25124.300219                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 25124.300219                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 22249.100000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 22249.100000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         3000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 11275.238650                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 11275.238650                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 11275.217724                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 11275.217724                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          139                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          139                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        35553                       # number of writebacks
system.cpu6.dcache.writebacks::total            35553                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data       269934                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       269934                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         2062                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       271996                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       271996                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       271996                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       271996                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       264763                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       264763                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         2055                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data           10                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       266818                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       266818                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       266819                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       266819                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   2350548518                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   2350548518                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     47959128                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     47959128                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data       205509                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total       205509                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   2398507646                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   2398507646                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   2398510146                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   2398510146                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.249813                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.249813                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.315717                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.315717                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.250216                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.250216                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.250216                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.250216                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  8877.934296                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  8877.934296                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 23337.775182                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 23337.775182                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 20550.900000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20550.900000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         1875                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data  8989.302243                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  8989.302243                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data  8989.277922                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  8989.277922                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           39.885850                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            1085633                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         19738.781818                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    39.885850                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.077902                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.077902                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          2171445                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         2171445                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      1085633                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1085633                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      1085633                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1085633                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      1085633                       # number of overall hits
system.cpu6.icache.overall_hits::total        1085633                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           62                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           62                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           62                       # number of overall misses
system.cpu6.icache.overall_misses::total           62                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1890210                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1890210                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1890210                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1890210                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1890210                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1890210                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      1085695                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1085695                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      1085695                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1085695                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      1085695                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1085695                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000057                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000057                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000057                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000057                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000057                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 30487.258065                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 30487.258065                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 30487.258065                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 30487.258065                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 30487.258065                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 30487.258065                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          333                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    30.272727                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           55                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           55                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1353032                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1353032                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1353032                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1353032                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1353032                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1353032                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 24600.581818                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 24600.581818                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 24600.581818                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 24600.581818                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 24600.581818                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 24600.581818                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                 272465                       # Number of BP lookups
system.cpu7.branchPred.condPredicted           272129                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect             2228                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups              270793                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                 270693                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            99.963071                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    122                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                         3082672                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2773                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                       4061709                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                     272465                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches            270815                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                      3076601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                   4489                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          244                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                  1085497                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   22                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples           3081872                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.319064                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.270220                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                 1152426     37.39%     37.39% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                  792729     25.72%     63.12% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                  137694      4.47%     67.58% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                  999023     32.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total             3081872                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.088386                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.317594                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                  419321                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              1313680                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                   724586                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles               622069                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                  2216                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 126                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts               3991700                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 7627                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                  2216                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                  761175                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                 529409                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1794                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                   955807                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles               831471                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts               3981582                       # Number of instructions processed by rename
system.cpu7.rename.SquashedInsts                 3326                       # Number of squashed instructions processed by rename
system.cpu7.rename.ROBFullEvents               593895                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents                   181                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.SQFullEvents                   150                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands            5296966                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups             19643462                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups         6623818                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps              5284031                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                   12931                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                26                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            26                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  1409038                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             1062679                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores               6653                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              114                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                   3977838                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 58                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                  3976496                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              573                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           8318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        26893                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples      3081872                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.290286                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.000918                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0             687392     22.30%     22.30% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            1306302     42.39%     64.69% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2             638948     20.73%     85.42% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3             405085     13.14%     98.57% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4              43682      1.42%     99.98% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                463      0.02%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total        3081872                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                  79191     13.95%     13.95% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                  6579      1.16%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     15.11% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                481252     84.77%     99.88% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                  693      0.12%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu              2121360     53.35%     53.35% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              786435     19.78%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.12% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             1062132     26.71%     99.83% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite               6569      0.17%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total               3976496                       # Type of FU issued
system.cpu7.iq.rate                          1.289951                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                     567715                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.142768                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads          11603150                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes          3986216                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses      3972063                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses               4544211                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              17                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         4350                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          132                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           65                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                  2216                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    598                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                   65                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts            3977899                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              1062679                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                6653                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                    19                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect          2077                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                2202                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts              3973551                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              1059881                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts             2943                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                     1066436                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                  266712                       # Number of branches executed
system.cpu7.iew.exec_stores                      6555                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.288996                       # Inst execution rate
system.cpu7.iew.wb_sent                       3972084                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                      3972063                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                  2734417                       # num instructions producing a value
system.cpu7.iew.wb_consumers                  3644675                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.288513                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.750250                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           6662                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts             2200                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples      3079602                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.288991                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.794341                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      1411821     45.84%     45.84% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1       724350     23.52%     69.37% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       415595     13.50%     82.86% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       242203      7.86%     90.73% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4         1642      0.05%     90.78% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       188206      6.11%     96.89% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          267      0.01%     96.90% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7        25915      0.84%     97.74% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8        69603      2.26%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total      3079602                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts             3967081                       # Number of instructions committed
system.cpu7.commit.committedOps               3969578                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       1064850                       # Number of memory references committed
system.cpu7.commit.loads                      1058329                       # Number of loads committed
system.cpu7.commit.membars                         22                       # Number of memory barriers committed
system.cpu7.commit.branches                    266670                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                  3702986                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  50                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu         2118293     53.36%     53.36% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         786435     19.81%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.17% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        1058329     26.66%     99.84% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite          6521      0.16%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total          3969578                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                69603                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                     6986057                       # The number of ROB reads
system.cpu7.rob.rob_writes                    7954764                       # The number of ROB writes
system.cpu7.timesIdled                             20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      241749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                    3967081                       # Number of Instructions Simulated
system.cpu7.committedOps                      3969578                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.777063                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.777063                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.286897                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.286897                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                 6610792                       # number of integer regfile reads
system.cpu7.int_regfile_writes                3693522                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                 15095919                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                 1593126                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                1098294                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    49                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements           265793                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          922.520069                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             527457                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           266817                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             1.976849                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle        211458502                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   922.520069                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.900899                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.900899                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          882                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          2399429                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         2399429                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       525054                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         525054                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data         2388                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          2388                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            1                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            2                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data       527442                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          527442                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       527443                       # number of overall hits
system.cpu7.dcache.overall_hits::total         527443                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       534720                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       534720                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         4118                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         4118                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data           10                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       538838                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        538838                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       538839                       # number of overall misses
system.cpu7.dcache.overall_misses::total       538839                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   5964605862                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   5964605862                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    102910729                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    102910729                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        48496                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        48496                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data         9000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total         9000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data        36500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total        36500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   6067516591                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   6067516591                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   6067516591                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   6067516591                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1059774                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1059774                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         6506                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         6506                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1066280                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1066280                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1066282                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1066282                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.504560                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.504560                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.632954                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.632954                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.833333                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.833333                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.505344                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.505344                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.505344                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.505344                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 11154.633943                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 11154.633943                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 24990.463575                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 24990.463575                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data  4849.600000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  4849.600000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data         1800                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total         1800                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 11260.372489                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 11260.372489                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 11260.351591                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 11260.351591                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        43534                       # number of writebacks
system.cpu7.dcache.writebacks::total            43534                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data       269959                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       269959                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         2061                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         2061                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       272020                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       272020                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       272020                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       272020                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       264761                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       264761                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         2057                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         2057                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data           10                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            5                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       266818                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       266818                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       266819                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       266819                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   2359994211                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   2359994211                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     47794885                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     47794885                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        32504                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        32504                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data        32000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total        32000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   2407789096                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   2407789096                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   2407792096                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   2407792096                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.249828                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.249828                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.316170                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.316170                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.833333                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.250233                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.250233                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.250233                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.250233                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  8913.677660                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  8913.677660                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 23235.238211                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 23235.238211                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         3000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  3250.400000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3250.400000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         1200                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         1200                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data  9024.087940                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  9024.087940                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data  9024.065363                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  9024.065363                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           39.879336                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            1085440                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         20100.740741                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    39.879336                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.077889                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.077889                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          2171048                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         2171048                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      1085440                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1085440                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      1085440                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1085440                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      1085440                       # number of overall hits
system.cpu7.icache.overall_hits::total        1085440                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           57                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           57                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           57                       # number of overall misses
system.cpu7.icache.overall_misses::total           57                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1236989                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1236989                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1236989                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1236989                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1236989                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1236989                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      1085497                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1085497                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      1085497                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1085497                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      1085497                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1085497                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000053                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000053                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 21701.561404                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 21701.561404                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 21701.561404                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 21701.561404                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 21701.561404                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 21701.561404                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs     9.600000                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           54                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           54                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           54                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1123760                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1123760                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1123760                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1123760                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1123760                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1123760                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 20810.370370                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 20810.370370                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 20810.370370                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 20810.370370                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 20810.370370                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 20810.370370                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued            98366                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              146007                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                22294                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4678                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                593097                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5510.602521                       # Cycle average of tags in use
system.l2.tags.total_refs                      582744                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     84.138608                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4856.073008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       481.058244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        96.246983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        12.995363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.198417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.854868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.482032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         8.345647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         1.635995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         1.856364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data         0.774628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data         0.817997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.926082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         3.708979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    43.627915                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.148196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.168170                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5487                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001526                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.209839                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4885642                       # Number of tag accesses
system.l2.tags.data_accesses                  4885642                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 118                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data               38154                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               30221                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               30289                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               39092                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               39243                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               30736                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data               33667                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data               41665                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  283436                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           302317                       # number of Writeback hits
system.l2.Writeback_hits::total                302317                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              5916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data              1791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18459                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  118                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                44070                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                32013                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                32081                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                40884                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   37                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                41035                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                32528                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                35459                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                43456                       # number of demand (read+write) hits
system.l2.demand_hits::total                   301895                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 118                       # number of overall hits
system.l2.overall_hits::cpu0.data               44070                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  20                       # number of overall hits
system.l2.overall_hits::cpu1.data               32013                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  29                       # number of overall hits
system.l2.overall_hits::cpu2.data               32081                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  32                       # number of overall hits
system.l2.overall_hits::cpu3.data               40884                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  37                       # number of overall hits
system.l2.overall_hits::cpu4.data               41035                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  43                       # number of overall hits
system.l2.overall_hits::cpu5.data               32528                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  44                       # number of overall hits
system.l2.overall_hits::cpu6.data               35459                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  46                       # number of overall hits
system.l2.overall_hits::cpu7.data               43456                       # number of overall hits
system.l2.overall_hits::total                  301895                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               543                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                16                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 8                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   804                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             407                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             261                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2228                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                543                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                531                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                263                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                263                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                262                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                261                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                260                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                261                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3032                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               543                       # number of overall misses
system.l2.overall_misses::cpu0.data               531                       # number of overall misses
system.l2.overall_misses::cpu1.inst                32                       # number of overall misses
system.l2.overall_misses::cpu1.data               263                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data               263                       # number of overall misses
system.l2.overall_misses::cpu3.inst                21                       # number of overall misses
system.l2.overall_misses::cpu3.data               264                       # number of overall misses
system.l2.overall_misses::cpu4.inst                16                       # number of overall misses
system.l2.overall_misses::cpu4.data               262                       # number of overall misses
system.l2.overall_misses::cpu5.inst                12                       # number of overall misses
system.l2.overall_misses::cpu5.data               261                       # number of overall misses
system.l2.overall_misses::cpu6.inst                11                       # number of overall misses
system.l2.overall_misses::cpu6.data               260                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 8                       # number of overall misses
system.l2.overall_misses::cpu7.data               261                       # number of overall misses
system.l2.overall_misses::total                  3032                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     38165500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9684250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2931250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       202250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2227000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       191750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1945000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       284500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1398250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data       121750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst       995000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data        75000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst       980500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       770750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        59972750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        22999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu7.data        22999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        45998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     38120530                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     25071250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     24792000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     24189500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     24615000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     24969500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     24846250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     24956500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     211560530                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     38165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     47804780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2931250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     25273500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     24983750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1945000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     24474000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1398250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data     24736750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst       995000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data     25044500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst       980500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data     24846250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       770750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     24956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        271533280                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     38165500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     47804780                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2931250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     25273500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2227000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     24983750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1945000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     24474000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1398250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data     24736750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst       995000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data     25044500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst       980500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data     24846250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       770750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     24956500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       271533280                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             661                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data           38278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           30224                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           30292                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           39096                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           39245                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           30737                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data           33667                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data           41665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              284240                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       302317                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            302317                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          6323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20687                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              661                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            44601                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            32276                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            32344                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            41148                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            41297                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            32789                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data            35719                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data            43717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               304927                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             661                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           44601                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           32276                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           32344                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           41148                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           41297                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           32789                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data           35719                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data           43717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              304927                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.821483                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.003239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.615385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.452830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.396226                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.000102                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.301887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.000051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.218182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.000033                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.148148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002829                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.064368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.127193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.107700                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.821483                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.011906                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.615385                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.008148                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.452830                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.008131                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.396226                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.006416                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.301887                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.006344                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.218182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.007960                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.007279                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.148148                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.005970                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009943                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.821483                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.011906                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.615385                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.008148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.452830                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.008131                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.396226                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.006416                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.301887                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.006344                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.218182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.007960                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.007279                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.148148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.005970                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009943                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 70286.372007                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 78098.790323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 91601.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 67416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 92791.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 63916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 92619.047619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        71125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 87390.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        60875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 82916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        75000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 89136.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 96343.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 74592.972637                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  5749.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu7.data        22999                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9199.600000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 93662.235872                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 96427.884615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 95353.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 93036.538462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 94673.076923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 96036.538462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 95562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 95618.773946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94955.354578                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 70286.372007                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 90027.834275                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 91601.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 96096.958175                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 92791.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 94995.247148                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 92619.047619                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 92704.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 87390.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 94415.076336                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 82916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 95955.938697                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 89136.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 95562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 96343.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 95618.773946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89555.831135                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 70286.372007                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 90027.834275                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 91601.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 96096.958175                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 92791.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 94995.247148                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 92619.047619                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 92704.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 87390.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 94415.076336                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 82916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 95955.938697                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 89136.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 95562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 96343.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 95618.773946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89555.831135                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1020                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       6                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          170                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                117                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               13                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 130                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                130                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          532                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              687                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher         4206                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4206                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2215                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data           261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data           261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data           260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data           261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data          260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         4206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7108                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     32823250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7952500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1338750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        76500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       436500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        66500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       670000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data       202250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       236750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data        66000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data        66500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst        52250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       409250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44397000                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    232557647                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    232557647                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        55504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data        13501                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        69005                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data        13501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        13501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     32981501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     22927250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     22639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     22048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     22481000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     22826500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     22708750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     22810000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    191422001                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     32823250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     40934001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1338750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     23003750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       436500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     22705500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       670000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     22250250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       236750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     22547000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     22893000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst        52250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     22708750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       409250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     22810000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    235819001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     32823250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     40934001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1338750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     23003750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       436500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     22705500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       670000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     22250250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       236750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     22547000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     22893000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst        52250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     22708750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       409250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     22810000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    232557647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    468376648                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.804841                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.002900                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.307692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.037736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.188679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.000077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.056604                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.000025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.000033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.092593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002417                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.062312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.127193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.107072                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.804841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.011323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.307692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.008087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.037736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.008070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.188679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.006392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.056604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.006320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.007960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.007279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.092593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.005970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009517                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.804841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.011323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.307692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.008087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.037736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.008070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.188679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.006392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.056604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.006320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.007960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.007279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.092593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.005970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023310                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 61697.838346                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 71644.144144                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 83671.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        76500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst       218250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        66500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        67000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 67416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 78916.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data        66000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data        66500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        52250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        81850                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64624.454148                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 55291.879933                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 55291.879933                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        13876                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data        13501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13801                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data        13501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 83709.393401                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 88181.730769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 87073.076923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data        84800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 86465.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 87794.230769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 87341.346154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 87394.636015                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86420.767946                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 61697.838346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 81057.427723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 83671.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 88136.973180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst       218250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 86994.252874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        67000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 84601.711027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 78916.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 86386.973180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 87712.643678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        52250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 87341.346154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        81850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 87394.636015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81260.854928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 61697.838346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 81057.427723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 83671.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 88136.973180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst       218250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 86994.252874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        67000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 84601.711027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 78916.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 86386.973180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 87712.643678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        52250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 87341.346154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        81850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 87394.636015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 55291.879933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65894.294879                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4850                       # Transaction distribution
system.membus.trans_dist::ReadResp               4849                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2214                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2214                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       452032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  452032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoop_fanout::samples              7098                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7098    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7098                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9527015                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36862330                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2119432                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2119430                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           302317                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4719                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             36                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20702                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       360176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       331098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       331363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       348981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       349247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       332303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       338105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       354086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2747429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        42176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      5686080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4113152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4129920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      5257536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      5274816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      4190336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      4561408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      5584064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38863488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1839961                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2447219                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           15.001928                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043870                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15               2442500     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  4719      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2447219                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1523569744                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             91.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1099198                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         500995766                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            30.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             86214                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         499170677                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            30.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             87954                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         498762228                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            30.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            85462                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        491853972                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           29.6                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            84704                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        489529566                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization           29.5                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            87459                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        499229057                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization           30.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            86968                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        495107345                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           29.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            82240                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        488526400                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization           29.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
