

================================================================
== Vivado HLS Report for 'calculateLayer3'
================================================================
* Date:           Sat Jan  1 19:10:47 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hlsed_neurons
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1195651|  1288151|  1195651|  1288151|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                  |                       |  Latency  |  Interval | Pipeline|
        |             Instance             |         Module        | min | max | min | max |   Type  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |grp_generic_tanh_double_s_fu_322  |generic_tanh_double_s  |    1|   75|    1|   75|   none  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                         |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1                 |  1195650|  1288150| 23913 ~ 25763 |          -|          -|    50|    no    |
        | + Loop 1.1              |    23910|    25760|  4782 ~ 5152  |          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |     4780|     5150|   956 ~ 1030  |          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1      |      935|      935|            187|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1  |      185|      185|             37|          -|          -|     5|    no    |
        +-------------------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 44 7 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 7 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 62 [1/1] (1.76ns)   --->   "br label %.loopexit3" [hlsed_neurons/solution1/.tcls/345.cpp:20]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %.loopexit3.loopexit ]"   --->   Operation 63 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %0 ], [ %add_ln35_4, %.loopexit3.loopexit ]" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 64 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i11 [ 0, %0 ], [ %add_ln35_3, %.loopexit3.loopexit ]" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 65 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.63ns)   --->   "%add_ln35_3 = add i11 %phi_mul1, 25" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 66 'add' 'add_ln35_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.67ns)   --->   "%add_ln35_4 = add i13 %phi_mul, 156" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 67 'add' 'add_ln35_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.42ns)   --->   "%icmp_ln20 = icmp eq i6 %i_0, -14" [hlsed_neurons/solution1/.tcls/345.cpp:20]   --->   Operation 68 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [hlsed_neurons/solution1/.tcls/345.cpp:20]   --->   Operation 70 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %4, label %.preheader2.preheader" [hlsed_neurons/solution1/.tcls/345.cpp:20]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i13 %phi_mul to i64" [hlsed_neurons/solution1/.tcls/345.cpp:23]   --->   Operation 72 'zext' 'zext_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a = getelementptr inbounds [7800 x half]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln23" [hlsed_neurons/solution1/.tcls/345.cpp:23]   --->   Operation 73 'getelementptr' 'Layer2_Weights_CPU_a' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%somme = load half* %Layer2_Weights_CPU_a, align 8" [hlsed_neurons/solution1/.tcls/345.cpp:23]   --->   Operation 74 'load' 'somme' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [hlsed_neurons/solution1/.tcls/345.cpp:37]   --->   Operation 75 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln28 = or i13 %phi_mul, 1" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 76 'or' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i13 %or_ln28 to i32" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 77 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i13 %or_ln28 to i15" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 78 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln30 = or i13 %phi_mul, 3" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 79 'or' 'or_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i13 %or_ln30 to i15" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 80 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (3.25ns)   --->   "%somme = load half* %Layer2_Weights_CPU_a, align 8" [hlsed_neurons/solution1/.tcls/345.cpp:23]   --->   Operation 81 'load' 'somme' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_3 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader2" [hlsed_neurons/solution1/.tcls/345.cpp:21]   --->   Operation 82 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %.preheader2.preheader ], [ %j, %.preheader2.loopexit ]"   --->   Operation 83 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i3 %j_0 to i5" [hlsed_neurons/solution1/.tcls/345.cpp:21]   --->   Operation 84 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.13ns)   --->   "%icmp_ln21 = icmp eq i3 %j_0, -3" [hlsed_neurons/solution1/.tcls/345.cpp:21]   --->   Operation 85 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 86 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [hlsed_neurons/solution1/.tcls/345.cpp:21]   --->   Operation 87 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.loopexit3.loopexit, label %.preheader1.preheader" [hlsed_neurons/solution1/.tcls/345.cpp:21]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln28_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j_0, i1 false)" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 89 'bitconcatenate' 'shl_ln28_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_0, i2 0)" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 90 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.78ns)   --->   "%add_ln35 = add i5 %zext_ln21, %shl_ln" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 91 'add' 'add_ln35' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %add_ln35 to i11" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 92 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.76ns)   --->   "br label %.preheader1" [hlsed_neurons/solution1/.tcls/345.cpp:22]   --->   Operation 93 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br label %.loopexit3"   --->   Operation 94 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k, %3 ], [ 0, %.preheader1.preheader ]"   --->   Operation 95 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i3 %k_0 to i11" [hlsed_neurons/solution1/.tcls/345.cpp:22]   --->   Operation 96 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.13ns)   --->   "%icmp_ln22 = icmp eq i3 %k_0, -3" [hlsed_neurons/solution1/.tcls/345.cpp:22]   --->   Operation 97 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 98 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [hlsed_neurons/solution1/.tcls/345.cpp:22]   --->   Operation 99 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader2.loopexit, label %1" [hlsed_neurons/solution1/.tcls/345.cpp:22]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k_0, i1 false)" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 101 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i4 %shl_ln1 to i8" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 102 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.76ns)   --->   "br label %.loopexit" [hlsed_neurons/solution1/.tcls/345.cpp:25]   --->   Operation 103 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 104 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%somme_0 = phi half [ %somme, %1 ], [ %somme_1, %.loopexit.loopexit ]"   --->   Operation 105 'phi' 'somme_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%m_0 = phi i3 [ 0, %1 ], [ %m, %.loopexit.loopexit ]"   --->   Operation 106 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %m_0 to i4" [hlsed_neurons/solution1/.tcls/345.cpp:25]   --->   Operation 107 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.13ns)   --->   "%icmp_ln25 = icmp eq i3 %m_0, -3" [hlsed_neurons/solution1/.tcls/345.cpp:25]   --->   Operation 108 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 109 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.65ns)   --->   "%m = add i3 %m_0, 1" [hlsed_neurons/solution1/.tcls/345.cpp:25]   --->   Operation 110 'add' 'm' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %3, label %.preheader.preheader" [hlsed_neurons/solution1/.tcls/345.cpp:25]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln28_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %m_0, i2 0)" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 112 'bitconcatenate' 'shl_ln28_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %zext_ln25, %shl_ln28_1" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 113 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i4 %add_ln28 to i8" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 114 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (3.49ns)   --->   "%mul_ln28 = mul i8 %zext_ln28_5, 13" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 115 'mul' 'mul_ln28' <Predicate = (!icmp_ln25)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.91ns)   --->   "%add_ln29_1 = add i8 %mul_ln28, %zext_ln28_4" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 116 'add' 'add_ln29_1' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i8 %add_ln29_1 to i9" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 117 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i8 %add_ln29_1 to i10" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 118 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.76ns)   --->   "br label %.preheader" [hlsed_neurons/solution1/.tcls/345.cpp:26]   --->   Operation 119 'br' <Predicate = (!icmp_ln25)> <Delay = 1.76>
ST_6 : Operation 120 [2/2] (3.43ns)   --->   "%tmp = fpext half %somme_0 to double" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 120 'hptodp' 'tmp' <Predicate = (icmp_ln25)> <Delay = 3.43> <Core = "Half2Double">   --->   Core 96 'Half2Double' <Latency = 1> <II = 1> <Delay = 3.43> <FuncUnit> <Opcode : 'hptodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_2 = add i11 %phi_mul1, %zext_ln22" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 121 'add' 'add_ln35_2' <Predicate = (icmp_ln25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i11 %add_ln35_2, %zext_ln35_1" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 122 'add' 'add_ln35_1' <Predicate = (icmp_ln25)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.72>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%somme_1 = phi half [ %somme_9, %2 ], [ %somme_0, %.preheader.preheader ]"   --->   Operation 123 'phi' 'somme_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%n_0 = phi i3 [ %n, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 124 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %n_0 to i10" [hlsed_neurons/solution1/.tcls/345.cpp:26]   --->   Operation 125 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i3 %n_0 to i9" [hlsed_neurons/solution1/.tcls/345.cpp:26]   --->   Operation 126 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i3 %n_0 to i4" [hlsed_neurons/solution1/.tcls/345.cpp:26]   --->   Operation 127 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i3 %n_0 to i8" [hlsed_neurons/solution1/.tcls/345.cpp:26]   --->   Operation 128 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.13ns)   --->   "%icmp_ln26 = icmp eq i3 %n_0, -3" [hlsed_neurons/solution1/.tcls/345.cpp:26]   --->   Operation 129 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 130 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (1.65ns)   --->   "%n = add i3 %n_0, 1" [hlsed_neurons/solution1/.tcls/345.cpp:26]   --->   Operation 131 'add' 'n' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.loopexit.loopexit, label %2" [hlsed_neurons/solution1/.tcls/345.cpp:26]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (1.65ns)   --->   "%add_ln28_3 = add i4 %zext_ln26_2, %zext_ln25" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 133 'add' 'add_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i4 %add_ln28_3 to i5" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 134 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (1.78ns)   --->   "%add_ln28_1 = add i5 %shl_ln28_2, %zext_ln28_6" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 135 'add' 'add_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_5 = add i8 %zext_ln26_3, %mul_ln28" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 136 'add' 'add_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln28_4 = add i8 %zext_ln28_4, %add_ln28_5" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 137 'add' 'add_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 138 [1/1] (1.73ns)   --->   "%add_ln31_2 = add i4 %zext_ln26_2, -5" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 138 'add' 'add_ln31_2' <Predicate = (!icmp_ln26)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln31_2 = sext i4 %add_ln31_2 to i9" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 139 'sext' 'sext_ln31_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i9 %sext_ln31_2 to i10" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 140 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (1.82ns)   --->   "%add_ln31_3 = add i10 %zext_ln31_2, %zext_ln31_3" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 141 'add' 'add_ln31_3' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_2 = add i10 %zext_ln26, -348" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 142 'add' 'add_ln32_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 143 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln32_3 = add i10 %zext_ln31_2, %add_ln32_2" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 143 'add' 'add_ln32_3' <Predicate = (!icmp_ln26)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 144 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.72>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln28_3 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln28_1, i3 0)" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 145 'bitconcatenate' 'shl_ln28_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i8 %shl_ln28_3 to i9" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 146 'zext' 'zext_ln28_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln28_4 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln28_1, i1 false)" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 147 'bitconcatenate' 'shl_ln28_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i6 %shl_ln28_4 to i9" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 148 'zext' 'zext_ln28_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.91ns)   --->   "%sub_ln28 = sub i9 %zext_ln28_7, %zext_ln28_8" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 149 'sub' 'sub_ln28' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%sext_ln28 = sext i9 %sub_ln28 to i32" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 150 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i9 %sub_ln28 to i15" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 151 'sext' 'sext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (1.67ns)   --->   "%add_ln28_2 = add i15 %sext_ln28_1, %zext_ln28_3" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 152 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i15 %add_ln28_2 to i32" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 153 'sext' 'sext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i32 %sext_ln28_2 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 154 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_1 = getelementptr inbounds [7800 x half]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln28" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 155 'getelementptr' 'Layer2_Weights_CPU_a_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l = load half* %Layer2_Weights_CPU_a_1, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 156 'load' 'Layer2_Weights_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i8 %add_ln28_4 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 157 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a = getelementptr [1014 x half]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln28_1" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 158 'getelementptr' 'Layer2_Neurons_CPU_a' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l = load half* %Layer2_Neurons_CPU_a, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 159 'load' 'Layer2_Neurons_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%or_ln29 = or i32 %sext_ln28, 1" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 160 'or' 'or_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln29 = add i32 %zext_ln28_2, %or_ln29" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 161 'add' 'add_ln29' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i32 %add_ln29 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 162 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_2 = getelementptr inbounds [7800 x half]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln29" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 163 'getelementptr' 'Layer2_Weights_CPU_a_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_1 = load half* %Layer2_Weights_CPU_a_2, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 164 'load' 'Layer2_Weights_CPU_l_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_8 : Operation 165 [1/1] (1.91ns)   --->   "%add_ln29_2 = add i8 %zext_ln26_3, -87" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 165 'add' 'add_ln29_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i8 %add_ln29_2 to i9" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 166 'zext' 'zext_ln29_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.91ns)   --->   "%add_ln29_3 = add i9 %zext_ln29_2, %zext_ln29_3" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 167 'add' 'add_ln29_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i9 %add_ln29_3 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 168 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a_1 = getelementptr [1014 x half]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln29_1" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 169 'getelementptr' 'Layer2_Neurons_CPU_a_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_1 = load half* %Layer2_Neurons_CPU_a_1, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 170 'load' 'Layer2_Neurons_CPU_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_8 : Operation 171 [1/1] (1.67ns)   --->   "%add_ln30 = add i15 %sext_ln28_1, %zext_ln30_2" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 171 'add' 'add_ln30' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.95>
ST_9 : Operation 172 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l = load half* %Layer2_Weights_CPU_a_1, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 172 'load' 'Layer2_Weights_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_9 : Operation 173 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l = load half* %Layer2_Neurons_CPU_a, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 173 'load' 'Layer2_Neurons_CPU_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_9 : Operation 174 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_1 = load half* %Layer2_Weights_CPU_a_2, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 174 'load' 'Layer2_Weights_CPU_l_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_9 : Operation 175 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_1 = load half* %Layer2_Neurons_CPU_a_1, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 175 'load' 'Layer2_Neurons_CPU_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i15 %add_ln30 to i32" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 176 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %sext_ln30 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 177 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_3 = getelementptr inbounds [7800 x half]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln30" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 178 'getelementptr' 'Layer2_Weights_CPU_a_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_2 = load half* %Layer2_Weights_CPU_a_3, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 179 'load' 'Layer2_Weights_CPU_l_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_9 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_1 = add i9 %zext_ln26_1, -174" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 180 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 181 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln30_2 = add i9 %zext_ln29_2, %add_ln30_1" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 181 'add' 'add_ln30_2' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i9 %add_ln30_2 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 182 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a_2 = getelementptr [1014 x half]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln30_1" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 183 'getelementptr' 'Layer2_Neurons_CPU_a_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_2 = load half* %Layer2_Neurons_CPU_a_2, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 184 'load' 'Layer2_Neurons_CPU_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i10 %add_ln31_3 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 185 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a_3 = getelementptr [1014 x half]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln31_1" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 186 'getelementptr' 'Layer2_Neurons_CPU_a_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_3 = load half* %Layer2_Neurons_CPU_a_3, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 187 'load' 'Layer2_Neurons_CPU_l_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i9 %zext_ln26_1, -179" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 188 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 189 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln33_3 = add i9 %zext_ln29_2, %add_ln33_2" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 189 'add' 'add_ln33_3' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 190 [4/4] (6.86ns)   --->   "%tmp_1 = fmul half %Layer2_Weights_CPU_l, %Layer2_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 190 'hmul' 'tmp_1' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [4/4] (6.86ns)   --->   "%tmp_2 = fmul half %Layer2_Weights_CPU_l_1, %Layer2_Neurons_CPU_l_1" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 191 'hmul' 'tmp_2' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_2 = load half* %Layer2_Weights_CPU_a_3, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 192 'load' 'Layer2_Weights_CPU_l_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_10 : Operation 193 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_2 = load half* %Layer2_Neurons_CPU_a_2, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 193 'load' 'Layer2_Neurons_CPU_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_10 : Operation 194 [1/1] (1.82ns)   --->   "%add_ln31 = add i9 %sub_ln28, 3" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 194 'add' 'add_ln31' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i9 %add_ln31 to i15" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 195 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (1.67ns)   --->   "%add_ln31_1 = add i15 %zext_ln28_3, %sext_ln31" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 196 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i15 %add_ln31_1 to i32" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 197 'sext' 'sext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %sext_ln31_1 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 198 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_4 = getelementptr inbounds [7800 x half]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln31" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 199 'getelementptr' 'Layer2_Weights_CPU_a_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_3 = load half* %Layer2_Weights_CPU_a_4, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 200 'load' 'Layer2_Weights_CPU_l_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_10 : Operation 201 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_3 = load half* %Layer2_Neurons_CPU_a_3, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 201 'load' 'Layer2_Neurons_CPU_l_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_10 : Operation 202 [1/1] (1.82ns)   --->   "%add_ln32 = add i9 %sub_ln28, 4" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 202 'add' 'add_ln32' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i9 %add_ln32 to i15" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 203 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (1.67ns)   --->   "%add_ln32_1 = add i15 %zext_ln28_3, %sext_ln32" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 204 'add' 'add_ln32_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i15 %add_ln32_1 to i32" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 205 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i32 %sext_ln32_1 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 206 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_5 = getelementptr inbounds [7800 x half]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln32" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 207 'getelementptr' 'Layer2_Weights_CPU_a_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_4 = load half* %Layer2_Weights_CPU_a_5, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 208 'load' 'Layer2_Weights_CPU_l_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i10 %add_ln32_3 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 209 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a_4 = getelementptr [1014 x half]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln32_1" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 210 'getelementptr' 'Layer2_Neurons_CPU_a_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_4 = load half* %Layer2_Neurons_CPU_a_4, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 211 'load' 'Layer2_Neurons_CPU_l_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_10 : Operation 212 [1/1] (1.82ns)   --->   "%add_ln33 = add i9 %sub_ln28, 5" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 212 'add' 'add_ln33' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i9 %add_ln33 to i15" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 213 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (1.67ns)   --->   "%add_ln33_1 = add i15 %zext_ln28_3, %sext_ln33" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 214 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i15 %add_ln33_1 to i32" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 215 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %sext_ln33_1 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 216 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_a_6 = getelementptr inbounds [7800 x half]* @Layer2_Weights_CPU, i64 0, i64 %zext_ln33" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 217 'getelementptr' 'Layer2_Weights_CPU_a_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_5 = load half* %Layer2_Weights_CPU_a_6, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 218 'load' 'Layer2_Weights_CPU_l_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln33_2 = sext i9 %add_ln33_3 to i10" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 219 'sext' 'sext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i10 %sext_ln33_2 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 220 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_a_5 = getelementptr [1014 x half]* %Layer2_Neurons_CPU, i64 0, i64 %zext_ln33_1" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 221 'getelementptr' 'Layer2_Neurons_CPU_a_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_5 = load half* %Layer2_Neurons_CPU_a_5, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 222 'load' 'Layer2_Neurons_CPU_l_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 223 [3/4] (6.86ns)   --->   "%tmp_1 = fmul half %Layer2_Weights_CPU_l, %Layer2_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 223 'hmul' 'tmp_1' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [3/4] (6.86ns)   --->   "%tmp_2 = fmul half %Layer2_Weights_CPU_l_1, %Layer2_Neurons_CPU_l_1" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 224 'hmul' 'tmp_2' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [4/4] (6.86ns)   --->   "%tmp_3 = fmul half %Layer2_Weights_CPU_l_2, %Layer2_Neurons_CPU_l_2" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 225 'hmul' 'tmp_3' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_3 = load half* %Layer2_Weights_CPU_a_4, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 226 'load' 'Layer2_Weights_CPU_l_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_11 : Operation 227 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_4 = load half* %Layer2_Weights_CPU_a_5, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 227 'load' 'Layer2_Weights_CPU_l_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_11 : Operation 228 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_4 = load half* %Layer2_Neurons_CPU_a_4, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 228 'load' 'Layer2_Neurons_CPU_l_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_11 : Operation 229 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_l_5 = load half* %Layer2_Weights_CPU_a_6, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 229 'load' 'Layer2_Weights_CPU_l_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 7800> <ROM>
ST_11 : Operation 230 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_l_5 = load half* %Layer2_Neurons_CPU_a_5, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 230 'load' 'Layer2_Neurons_CPU_l_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 231 [2/4] (6.86ns)   --->   "%tmp_1 = fmul half %Layer2_Weights_CPU_l, %Layer2_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 231 'hmul' 'tmp_1' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [2/4] (6.86ns)   --->   "%tmp_2 = fmul half %Layer2_Weights_CPU_l_1, %Layer2_Neurons_CPU_l_1" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 232 'hmul' 'tmp_2' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [3/4] (6.86ns)   --->   "%tmp_3 = fmul half %Layer2_Weights_CPU_l_2, %Layer2_Neurons_CPU_l_2" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 233 'hmul' 'tmp_3' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [4/4] (6.86ns)   --->   "%tmp_4 = fmul half %Layer2_Weights_CPU_l_3, %Layer2_Neurons_CPU_l_3" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 234 'hmul' 'tmp_4' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [4/4] (6.86ns)   --->   "%tmp_5 = fmul half %Layer2_Weights_CPU_l_4, %Layer2_Neurons_CPU_l_4" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 235 'hmul' 'tmp_5' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [4/4] (6.86ns)   --->   "%tmp_6 = fmul half %Layer2_Weights_CPU_l_5, %Layer2_Neurons_CPU_l_5" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 236 'hmul' 'tmp_6' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.86>
ST_13 : Operation 237 [1/4] (6.86ns)   --->   "%tmp_1 = fmul half %Layer2_Weights_CPU_l, %Layer2_Neurons_CPU_l" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 237 'hmul' 'tmp_1' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [1/4] (6.86ns)   --->   "%tmp_2 = fmul half %Layer2_Weights_CPU_l_1, %Layer2_Neurons_CPU_l_1" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 238 'hmul' 'tmp_2' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [2/4] (6.86ns)   --->   "%tmp_3 = fmul half %Layer2_Weights_CPU_l_2, %Layer2_Neurons_CPU_l_2" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 239 'hmul' 'tmp_3' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [3/4] (6.86ns)   --->   "%tmp_4 = fmul half %Layer2_Weights_CPU_l_3, %Layer2_Neurons_CPU_l_3" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 240 'hmul' 'tmp_4' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [3/4] (6.86ns)   --->   "%tmp_5 = fmul half %Layer2_Weights_CPU_l_4, %Layer2_Neurons_CPU_l_4" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 241 'hmul' 'tmp_5' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [3/4] (6.86ns)   --->   "%tmp_6 = fmul half %Layer2_Weights_CPU_l_5, %Layer2_Neurons_CPU_l_5" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 242 'hmul' 'tmp_6' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.78>
ST_14 : Operation 243 [5/5] (8.78ns)   --->   "%somme_4 = fadd half %somme_1, %tmp_1" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 243 'hadd' 'somme_4' <Predicate = true> <Delay = 8.78> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/4] (6.86ns)   --->   "%tmp_3 = fmul half %Layer2_Weights_CPU_l_2, %Layer2_Neurons_CPU_l_2" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 244 'hmul' 'tmp_3' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [2/4] (6.86ns)   --->   "%tmp_4 = fmul half %Layer2_Weights_CPU_l_3, %Layer2_Neurons_CPU_l_3" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 245 'hmul' 'tmp_4' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [2/4] (6.86ns)   --->   "%tmp_5 = fmul half %Layer2_Weights_CPU_l_4, %Layer2_Neurons_CPU_l_4" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 246 'hmul' 'tmp_5' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [2/4] (6.86ns)   --->   "%tmp_6 = fmul half %Layer2_Weights_CPU_l_5, %Layer2_Neurons_CPU_l_5" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 247 'hmul' 'tmp_6' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.61>
ST_15 : Operation 248 [4/5] (7.61ns)   --->   "%somme_4 = fadd half %somme_1, %tmp_1" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 248 'hadd' 'somme_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [1/4] (6.86ns)   --->   "%tmp_4 = fmul half %Layer2_Weights_CPU_l_3, %Layer2_Neurons_CPU_l_3" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 249 'hmul' 'tmp_4' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/4] (6.86ns)   --->   "%tmp_5 = fmul half %Layer2_Weights_CPU_l_4, %Layer2_Neurons_CPU_l_4" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 250 'hmul' 'tmp_5' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/4] (6.86ns)   --->   "%tmp_6 = fmul half %Layer2_Weights_CPU_l_5, %Layer2_Neurons_CPU_l_5" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 251 'hmul' 'tmp_6' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.61>
ST_16 : Operation 252 [3/5] (7.61ns)   --->   "%somme_4 = fadd half %somme_1, %tmp_1" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 252 'hadd' 'somme_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.61>
ST_17 : Operation 253 [2/5] (7.61ns)   --->   "%somme_4 = fadd half %somme_1, %tmp_1" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 253 'hadd' 'somme_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.61>
ST_18 : Operation 254 [1/5] (7.61ns)   --->   "%somme_4 = fadd half %somme_1, %tmp_1" [hlsed_neurons/solution1/.tcls/345.cpp:28]   --->   Operation 254 'hadd' 'somme_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.78>
ST_19 : Operation 255 [5/5] (8.78ns)   --->   "%somme_5 = fadd half %somme_4, %tmp_2" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 255 'hadd' 'somme_5' <Predicate = true> <Delay = 8.78> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.61>
ST_20 : Operation 256 [4/5] (7.61ns)   --->   "%somme_5 = fadd half %somme_4, %tmp_2" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 256 'hadd' 'somme_5' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.61>
ST_21 : Operation 257 [3/5] (7.61ns)   --->   "%somme_5 = fadd half %somme_4, %tmp_2" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 257 'hadd' 'somme_5' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.61>
ST_22 : Operation 258 [2/5] (7.61ns)   --->   "%somme_5 = fadd half %somme_4, %tmp_2" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 258 'hadd' 'somme_5' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.61>
ST_23 : Operation 259 [1/5] (7.61ns)   --->   "%somme_5 = fadd half %somme_4, %tmp_2" [hlsed_neurons/solution1/.tcls/345.cpp:29]   --->   Operation 259 'hadd' 'somme_5' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.78>
ST_24 : Operation 260 [5/5] (8.78ns)   --->   "%somme_6 = fadd half %somme_5, %tmp_3" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 260 'hadd' 'somme_6' <Predicate = true> <Delay = 8.78> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.61>
ST_25 : Operation 261 [4/5] (7.61ns)   --->   "%somme_6 = fadd half %somme_5, %tmp_3" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 261 'hadd' 'somme_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.61>
ST_26 : Operation 262 [3/5] (7.61ns)   --->   "%somme_6 = fadd half %somme_5, %tmp_3" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 262 'hadd' 'somme_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.61>
ST_27 : Operation 263 [2/5] (7.61ns)   --->   "%somme_6 = fadd half %somme_5, %tmp_3" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 263 'hadd' 'somme_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.61>
ST_28 : Operation 264 [1/5] (7.61ns)   --->   "%somme_6 = fadd half %somme_5, %tmp_3" [hlsed_neurons/solution1/.tcls/345.cpp:30]   --->   Operation 264 'hadd' 'somme_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.78>
ST_29 : Operation 265 [5/5] (8.78ns)   --->   "%somme_7 = fadd half %somme_6, %tmp_4" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 265 'hadd' 'somme_7' <Predicate = true> <Delay = 8.78> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.61>
ST_30 : Operation 266 [4/5] (7.61ns)   --->   "%somme_7 = fadd half %somme_6, %tmp_4" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 266 'hadd' 'somme_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.61>
ST_31 : Operation 267 [3/5] (7.61ns)   --->   "%somme_7 = fadd half %somme_6, %tmp_4" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 267 'hadd' 'somme_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.61>
ST_32 : Operation 268 [2/5] (7.61ns)   --->   "%somme_7 = fadd half %somme_6, %tmp_4" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 268 'hadd' 'somme_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.61>
ST_33 : Operation 269 [1/5] (7.61ns)   --->   "%somme_7 = fadd half %somme_6, %tmp_4" [hlsed_neurons/solution1/.tcls/345.cpp:31]   --->   Operation 269 'hadd' 'somme_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.78>
ST_34 : Operation 270 [5/5] (8.78ns)   --->   "%somme_8 = fadd half %somme_7, %tmp_5" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 270 'hadd' 'somme_8' <Predicate = true> <Delay = 8.78> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.61>
ST_35 : Operation 271 [4/5] (7.61ns)   --->   "%somme_8 = fadd half %somme_7, %tmp_5" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 271 'hadd' 'somme_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.61>
ST_36 : Operation 272 [3/5] (7.61ns)   --->   "%somme_8 = fadd half %somme_7, %tmp_5" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 272 'hadd' 'somme_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.61>
ST_37 : Operation 273 [2/5] (7.61ns)   --->   "%somme_8 = fadd half %somme_7, %tmp_5" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 273 'hadd' 'somme_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.61>
ST_38 : Operation 274 [1/5] (7.61ns)   --->   "%somme_8 = fadd half %somme_7, %tmp_5" [hlsed_neurons/solution1/.tcls/345.cpp:32]   --->   Operation 274 'hadd' 'somme_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.78>
ST_39 : Operation 275 [5/5] (8.78ns)   --->   "%somme_9 = fadd half %somme_8, %tmp_6" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 275 'hadd' 'somme_9' <Predicate = true> <Delay = 8.78> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.61>
ST_40 : Operation 276 [4/5] (7.61ns)   --->   "%somme_9 = fadd half %somme_8, %tmp_6" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 276 'hadd' 'somme_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.61>
ST_41 : Operation 277 [3/5] (7.61ns)   --->   "%somme_9 = fadd half %somme_8, %tmp_6" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 277 'hadd' 'somme_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.61>
ST_42 : Operation 278 [2/5] (7.61ns)   --->   "%somme_9 = fadd half %somme_8, %tmp_6" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 278 'hadd' 'somme_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.61>
ST_43 : Operation 279 [1/5] (7.61ns)   --->   "%somme_9 = fadd half %somme_8, %tmp_6" [hlsed_neurons/solution1/.tcls/345.cpp:33]   --->   Operation 279 'hadd' 'somme_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 280 [1/1] (0.00ns)   --->   "br label %.preheader" [hlsed_neurons/solution1/.tcls/345.cpp:26]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 6> <Delay = 3.43>
ST_44 : Operation 281 [1/2] (3.43ns)   --->   "%tmp = fpext half %somme_0 to double" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 281 'hptodp' 'tmp' <Predicate = true> <Delay = 3.43> <Core = "Half2Double">   --->   Core 96 'Half2Double' <Latency = 1> <II = 1> <Delay = 3.43> <FuncUnit> <Opcode : 'hptodp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 7> <Delay = 7.78>
ST_45 : Operation 282 [6/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 282 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 8> <Delay = 7.78>
ST_46 : Operation 283 [5/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 283 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 9> <Delay = 7.78>
ST_47 : Operation 284 [4/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 284 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 10> <Delay = 7.78>
ST_48 : Operation 285 [3/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 285 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 11> <Delay = 7.78>
ST_49 : Operation 286 [2/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 286 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 12> <Delay = 7.78>
ST_50 : Operation 287 [1/6] (7.78ns)   --->   "%x_assign = fmul double %tmp, 0x3FE55555571F7693" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 287 'dmul' 'x_assign' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 13> <Delay = 8.23>
ST_51 : Operation 288 [2/2] (8.23ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %x_assign) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 288 'call' 'tmp_i' <Predicate = true> <Delay = 8.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 14> <Delay = 3.38>
ST_52 : Operation 289 [1/2] (3.38ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %x_assign) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 289 'call' 'tmp_i' <Predicate = true> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 15> <Delay = 7.78>
ST_53 : Operation 290 [6/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 290 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 16> <Delay = 7.78>
ST_54 : Operation 291 [5/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 291 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 17> <Delay = 7.78>
ST_55 : Operation 292 [4/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 292 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 18> <Delay = 7.78>
ST_56 : Operation 293 [3/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 293 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 19> <Delay = 7.78>
ST_57 : Operation 294 [2/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 294 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 20> <Delay = 7.78>
ST_58 : Operation 295 [1/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_i, 1.715900e+00" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 295 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 21> <Delay = 5.70>
ST_59 : Operation 296 [2/2] (5.70ns)   --->   "%tmp_s = fptrunc double %tmp_9 to half" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 296 'dptohp' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "Double2Half">   --->   Core 97 'Double2Half' <Latency = 1> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'dptohp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 22> <Delay = 5.70>
ST_60 : Operation 297 [1/2] (5.70ns)   --->   "%tmp_s = fptrunc double %tmp_9 to half" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 297 'dptohp' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "Double2Half">   --->   Core 97 'Double2Half' <Latency = 1> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'dptohp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 23> <Delay = 3.25>
ST_61 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %add_ln35_1 to i64" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 298 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 299 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_a = getelementptr [1250 x half]* %Layer3_Neurons_CPU, i64 0, i64 %zext_ln35" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 299 'getelementptr' 'Layer3_Neurons_CPU_a' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 300 [1/1] (3.25ns)   --->   "store half %tmp_s, half* %Layer3_Neurons_CPU_a, align 2" [hlsed_neurons/solution1/.tcls/345.cpp:35]   --->   Operation 300 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1250> <RAM>
ST_61 : Operation 301 [1/1] (0.00ns)   --->   "br label %.preheader1" [hlsed_neurons/solution1/.tcls/345.cpp:22]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Layer2_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Layer3_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Layer2_Weights_CPU]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln20                (br               ) [ 01111111111111111111111111111111111111111111111111111111111111]
i_0                    (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000]
phi_mul                (phi              ) [ 00110000000000000000000000000000000000000000000000000000000000]
phi_mul1               (phi              ) [ 00100111111111111111111111111111111111111111111111111111111111]
add_ln35_3             (add              ) [ 01111111111111111111111111111111111111111111111111111111111111]
add_ln35_4             (add              ) [ 01111111111111111111111111111111111111111111111111111111111111]
icmp_ln20              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
i                      (add              ) [ 01111111111111111111111111111111111111111111111111111111111111]
br_ln20                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln23              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a   (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000]
ret_ln37               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000]
or_ln28                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln28_2            (zext             ) [ 00001111111111111111111111111111111111111111111111111111111111]
zext_ln28_3            (zext             ) [ 00001111111111111111111111111111111111111111111111111111111111]
or_ln30                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln30_2            (zext             ) [ 00001111111111111111111111111111111111111111111111111111111111]
somme                  (load             ) [ 00001111111111111111111111111111111111111111111111111111111111]
br_ln21                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
j_0                    (phi              ) [ 00001000000000000000000000000000000000000000000000000000000000]
zext_ln21              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln21              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
empty_34               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
j                      (add              ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln21                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
shl_ln28_1             (bitconcatenate   ) [ 00000111111111111111111111111111111111111111111111111111111111]
shl_ln                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln35               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln35_1            (zext             ) [ 00000111111111111111111111111111111111111111111111111111111111]
br_ln22                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln0                 (br               ) [ 01111111111111111111111111111111111111111111111111111111111111]
k_0                    (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000]
zext_ln22              (zext             ) [ 00000011111111111111111111111111111111111111000000000000000000]
icmp_ln22              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
empty_35               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
k                      (add              ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln22                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
shl_ln1                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln28_4            (zext             ) [ 00000011111111111111111111111111111111111111000000000000000000]
br_ln25                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln0                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
somme_0                (phi              ) [ 00000011111111111111111111111111111111111111100000000000000000]
m_0                    (phi              ) [ 00000010000000000000000000000000000000000000000000000000000000]
zext_ln25              (zext             ) [ 00000001111111111111111111111111111111111111000000000000000000]
icmp_ln25              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
empty_36               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
m                      (add              ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln25                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
shl_ln28_2             (bitconcatenate   ) [ 00000001111111111111111111111111111111111111000000000000000000]
add_ln28               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln28_5            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
mul_ln28               (mul              ) [ 00000001111111111111111111111111111111111111000000000000000000]
add_ln29_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln29_2            (zext             ) [ 00000001111111111111111111111111111111111111000000000000000000]
zext_ln31_2            (zext             ) [ 00000001111111111111111111111111111111111111000000000000000000]
br_ln26                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
add_ln35_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln35_1             (add              ) [ 00000000000000000000000000000000000000000000111111111111111111]
somme_1                (phi              ) [ 00111111111111111110000000000000000000000000111111111111111111]
n_0                    (phi              ) [ 00000001000000000000000000000000000000000000000000000000000000]
zext_ln26              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln26_1            (zext             ) [ 00000000110000000000000000000000000000000000000000000000000000]
zext_ln26_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln26_3            (zext             ) [ 00000000100000000000000000000000000000000000000000000000000000]
icmp_ln26              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
empty_37               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
n                      (add              ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln26                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln28_3             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln28_6            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln28_1             (add              ) [ 00000000100000000000000000000000000000000000000000000000000000]
add_ln28_5             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln28_4             (add              ) [ 00000000100000000000000000000000000000000000000000000000000000]
add_ln31_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln31_2            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln31_3            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln31_3             (add              ) [ 00000000110000000000000000000000000000000000000000000000000000]
add_ln32_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln32_3             (add              ) [ 00000000111000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
shl_ln28_3             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln28_7            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
shl_ln28_4             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln28_8            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
sub_ln28               (sub              ) [ 00000000011000000000000000000000000000000000000000000000000000]
sext_ln28              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln28_1            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln28_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln28_2            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln28              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_1 (getelementptr    ) [ 00000000010000000000000000000000000000000000000000000000000000]
zext_ln28_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a   (getelementptr    ) [ 00000000010000000000000000000000000000000000000000000000000000]
or_ln29                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln29               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln29              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_2 (getelementptr    ) [ 00000000010000000000000000000000000000000000000000000000000000]
add_ln29_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln29_3            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln29_3             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln29_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a_1 (getelementptr    ) [ 00000000010000000000000000000000000000000000000000000000000000]
add_ln30               (add              ) [ 00000000010000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_l   (load             ) [ 00000000001111000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_l   (load             ) [ 00000000001111000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_l_1 (load             ) [ 00000000001111000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_l_1 (load             ) [ 00000000001111000000000000000000000000000000000000000000000000]
sext_ln30              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln30              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_3 (getelementptr    ) [ 00000000001000000000000000000000000000000000000000000000000000]
add_ln30_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln30_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln30_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a_2 (getelementptr    ) [ 00000000001000000000000000000000000000000000000000000000000000]
zext_ln31_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a_3 (getelementptr    ) [ 00000000001000000000000000000000000000000000000000000000000000]
add_ln33_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln33_3             (add              ) [ 00000000001000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_l_2 (load             ) [ 00000000000111100000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_l_2 (load             ) [ 00000000000111100000000000000000000000000000000000000000000000]
add_ln31               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln31              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln31_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln31_1            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln31              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_4 (getelementptr    ) [ 00000000000100000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_l_3 (load             ) [ 00000000000111110000000000000000000000000000000000000000000000]
add_ln32               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln32              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln32_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln32_1            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln32              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_5 (getelementptr    ) [ 00000000000100000000000000000000000000000000000000000000000000]
zext_ln32_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a_4 (getelementptr    ) [ 00000000000100000000000000000000000000000000000000000000000000]
add_ln33               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln33              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln33_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln33_1            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln33              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_a_6 (getelementptr    ) [ 00000000000100000000000000000000000000000000000000000000000000]
sext_ln33_2            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln33_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_a_5 (getelementptr    ) [ 00000000000100000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_l_3 (load             ) [ 00000000000011110000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_l_4 (load             ) [ 00000000000011110000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_l_4 (load             ) [ 00000000000011110000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_l_5 (load             ) [ 00000000000011110000000000000000000000000000000000000000000000]
Layer2_Neurons_CPU_l_5 (load             ) [ 00000000000011110000000000000000000000000000000000000000000000]
tmp_1                  (hmul             ) [ 00000000000000111110000000000000000000000000000000000000000000]
tmp_2                  (hmul             ) [ 00000000000000111111111100000000000000000000000000000000000000]
tmp_3                  (hmul             ) [ 00000000000000011111111111111000000000000000000000000000000000]
tmp_4                  (hmul             ) [ 00000000000000001111111111111111110000000000000000000000000000]
tmp_5                  (hmul             ) [ 00000000000000001111111111111111111111100000000000000000000000]
tmp_6                  (hmul             ) [ 00000000000000001111111111111111111111111111000000000000000000]
somme_4                (hadd             ) [ 00000000000000000001111100000000000000000000000000000000000000]
somme_5                (hadd             ) [ 00000000000000000000000011111000000000000000000000000000000000]
somme_6                (hadd             ) [ 00000000000000000000000000000111110000000000000000000000000000]
somme_7                (hadd             ) [ 00000000000000000000000000000000001111100000000000000000000000]
somme_8                (hadd             ) [ 00000000000000000000000000000000000000011111000000000000000000]
somme_9                (hadd             ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln26                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
tmp                    (hptodp           ) [ 00000000000000000000000000000000000000000000011111100000000000]
x_assign               (dmul             ) [ 00000000000000000000000000000000000000000000000000011000000000]
tmp_i                  (call             ) [ 00000000000000000000000000000000000000000000000000000111111000]
tmp_9                  (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000110]
tmp_s                  (dptohp           ) [ 00000000000000000000000000000000000000000000000000000000000001]
zext_ln35              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
Layer3_Neurons_CPU_a   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln35             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln22                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Layer2_Neurons_CPU">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Neurons_CPU"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Layer3_Neurons_CPU">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Layer2_Weights_CPU">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Weights_CPU"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<double>"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="Layer2_Weights_CPU_a_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="13" slack="0"/>
<pin id="86" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="13" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="16" slack="0"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="8" bw="13" slack="2147483647"/>
<pin id="196" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="1"/>
<pin id="126" dir="1" index="7" bw="16" slack="1"/>
<pin id="198" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="somme/2 Layer2_Weights_CPU_l/8 Layer2_Weights_CPU_l_1/8 Layer2_Weights_CPU_l_2/9 Layer2_Weights_CPU_l_3/10 Layer2_Weights_CPU_l_4/10 Layer2_Weights_CPU_l_5/10 "/>
</bind>
</comp>

<comp id="95" class="1004" name="Layer2_Weights_CPU_a_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_1/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="Layer2_Neurons_CPU_a_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="16" slack="1"/>
<pin id="138" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Layer2_Neurons_CPU_l/8 Layer2_Neurons_CPU_l_1/8 Layer2_Neurons_CPU_l_2/9 Layer2_Neurons_CPU_l_3/9 Layer2_Neurons_CPU_l_4/10 Layer2_Neurons_CPU_l_5/10 "/>
</bind>
</comp>

<comp id="116" class="1004" name="Layer2_Weights_CPU_a_2_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_2/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="Layer2_Neurons_CPU_a_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a_1/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Layer2_Weights_CPU_a_3_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_3/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Layer2_Neurons_CPU_a_2_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="9" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a_2/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Layer2_Neurons_CPU_a_3_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a_3/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="Layer2_Weights_CPU_a_4_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_4/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="Layer2_Weights_CPU_a_5_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_5/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Layer2_Neurons_CPU_a_4_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a_4/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="Layer2_Weights_CPU_a_6_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_a_6/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="Layer2_Neurons_CPU_a_5_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="10" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Neurons_CPU_a_5/10 "/>
</bind>
</comp>

<comp id="208" class="1004" name="Layer3_Neurons_CPU_a_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="11" slack="0"/>
<pin id="212" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer3_Neurons_CPU_a/61 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln35_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="1"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/61 "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="1"/>
<pin id="223" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="phi_mul_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="1"/>
<pin id="234" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="phi_mul_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="13" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="phi_mul1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="1"/>
<pin id="246" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="phi_mul1_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="11" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="j_0_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="j_0_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="267" class="1005" name="k_0_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="1"/>
<pin id="269" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="k_0_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="somme_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="1"/>
<pin id="280" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="somme_0 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="somme_0_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="3"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="16" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="somme_0/6 "/>
</bind>
</comp>

<comp id="288" class="1005" name="m_0_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="1"/>
<pin id="290" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="m_0_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="3" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/6 "/>
</bind>
</comp>

<comp id="299" class="1005" name="somme_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="1"/>
<pin id="301" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="somme_1 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="somme_1_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="16" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="somme_1/7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="n_0_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="1"/>
<pin id="313" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="n_0_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_generic_tanh_double_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="1"/>
<pin id="325" dir="0" index="2" bw="58" slack="0"/>
<pin id="326" dir="0" index="3" bw="26" slack="0"/>
<pin id="327" dir="0" index="4" bw="42" slack="0"/>
<pin id="328" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/51 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign/45 tmp_9/53 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="0" index="1" bw="16" slack="1"/>
<pin id="342" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="somme_4/14 somme_5/19 somme_6/24 somme_7/29 somme_8/34 somme_9/39 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="1"/>
<pin id="346" dir="0" index="1" bw="16" slack="1"/>
<pin id="347" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_1/10 tmp_3/11 tmp_4/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="0" index="1" bw="16" slack="1"/>
<pin id="351" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_2/10 tmp_5/12 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="1"/>
<pin id="354" dir="0" index="1" bw="16" slack="1"/>
<pin id="355" dir="1" index="2" bw="16" slack="24"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="hptodp(540) " fcode="hptodp"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="dptohp(541) " fcode="dptohp"/>
<opset="tmp_s/59 "/>
</bind>
</comp>

<comp id="363" class="1005" name="reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="somme_4 somme_5 somme_6 somme_7 somme_8 "/>
</bind>
</comp>

<comp id="368" class="1005" name="reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign tmp_9 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln35_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln35_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="13" slack="0"/>
<pin id="382" dir="0" index="1" bw="9" slack="0"/>
<pin id="383" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_4/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln20_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="5" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln23_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="13" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="or_ln28_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="13" slack="1"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln28_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln28_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln30_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="13" slack="1"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln30_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="0"/>
<pin id="425" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln21_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln21_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="3" slack="0"/>
<pin id="433" dir="0" index="1" bw="3" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="j_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="shl_ln28_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_1/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="shl_ln_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="3" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln35_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="0" index="1" bw="5" slack="0"/>
<pin id="462" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln35_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln22_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln22_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="0" index="1" bw="3" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="k_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="3" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln28_4_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln25_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln25_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="0"/>
<pin id="503" dir="0" index="1" bw="3" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="m_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="shl_ln28_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="0" index="1" bw="3" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_2/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln28_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="0" index="1" bw="4" slack="2"/>
<pin id="524" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln28_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="mul_ln28_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln29_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="4" slack="1"/>
<pin id="539" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln29_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln31_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln35_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="4"/>
<pin id="551" dir="0" index="1" bw="3" slack="1"/>
<pin id="552" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln35_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="11" slack="0"/>
<pin id="556" dir="0" index="1" bw="5" slack="2"/>
<pin id="557" dir="1" index="2" bw="11" slack="18"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln26_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln26_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="0"/>
<pin id="565" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln26_2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="0"/>
<pin id="569" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln26_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="0"/>
<pin id="573" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln26_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="n_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln28_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="0" index="1" bw="3" slack="1"/>
<pin id="590" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln28_6_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln28_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="1"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln28_5_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="0"/>
<pin id="603" dir="0" index="1" bw="8" slack="1"/>
<pin id="604" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln28_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="2"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln31_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="0"/>
<pin id="613" dir="0" index="1" bw="4" slack="0"/>
<pin id="614" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sext_ln31_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_2/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln31_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln31_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="0" index="1" bw="9" slack="0"/>
<pin id="628" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_3/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln32_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="3" slack="0"/>
<pin id="632" dir="0" index="1" bw="10" slack="0"/>
<pin id="633" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln32_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="0" index="1" bw="10" slack="0"/>
<pin id="639" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="shl_ln28_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="5" slack="1"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_3/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln28_7_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="shl_ln28_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="0" index="1" bw="5" slack="1"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_4/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln28_8_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sub_ln28_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="0" index="1" bw="6" slack="0"/>
<pin id="666" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sext_ln28_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="9" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sext_ln28_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="9" slack="0"/>
<pin id="675" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln28_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="0"/>
<pin id="679" dir="0" index="1" bw="13" slack="5"/>
<pin id="680" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln28_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="15" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_2/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln28_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="15" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln28_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="or_ln29_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="9" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln29_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="13" slack="5"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln29_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln29_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="1"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln29_3_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln29_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="2"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln29_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln30_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="0"/>
<pin id="732" dir="0" index="1" bw="13" slack="5"/>
<pin id="733" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/8 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln30_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="15" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln30_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="15" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/9 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln30_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="3" slack="2"/>
<pin id="745" dir="0" index="1" bw="9" slack="0"/>
<pin id="746" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/9 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln30_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="3"/>
<pin id="750" dir="0" index="1" bw="9" slack="0"/>
<pin id="751" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln30_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="9" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/9 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln31_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="2"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/9 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln33_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="2"/>
<pin id="764" dir="0" index="1" bw="9" slack="0"/>
<pin id="765" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/9 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln33_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="3"/>
<pin id="769" dir="0" index="1" bw="9" slack="0"/>
<pin id="770" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_3/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln31_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="9" slack="2"/>
<pin id="774" dir="0" index="1" bw="3" slack="0"/>
<pin id="775" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/10 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sext_ln31_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="9" slack="0"/>
<pin id="779" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/10 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln31_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="13" slack="7"/>
<pin id="783" dir="0" index="1" bw="9" slack="0"/>
<pin id="784" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="sext_ln31_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="15" slack="0"/>
<pin id="788" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_1/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln31_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="15" slack="0"/>
<pin id="792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/10 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln32_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="9" slack="2"/>
<pin id="797" dir="0" index="1" bw="4" slack="0"/>
<pin id="798" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/10 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sext_ln32_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="9" slack="0"/>
<pin id="802" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/10 "/>
</bind>
</comp>

<comp id="804" class="1004" name="add_ln32_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="13" slack="7"/>
<pin id="806" dir="0" index="1" bw="9" slack="0"/>
<pin id="807" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/10 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sext_ln32_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="15" slack="0"/>
<pin id="811" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/10 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln32_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="15" slack="0"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="zext_ln32_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="10" slack="3"/>
<pin id="820" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="add_ln33_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="9" slack="2"/>
<pin id="824" dir="0" index="1" bw="4" slack="0"/>
<pin id="825" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/10 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sext_ln33_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="9" slack="0"/>
<pin id="829" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/10 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln33_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="13" slack="7"/>
<pin id="833" dir="0" index="1" bw="9" slack="0"/>
<pin id="834" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/10 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sext_ln33_1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="15" slack="0"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/10 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln33_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="15" slack="0"/>
<pin id="842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/10 "/>
</bind>
</comp>

<comp id="845" class="1004" name="sext_ln33_2_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="9" slack="1"/>
<pin id="847" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_2/10 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln33_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="9" slack="0"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln35_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="11" slack="18"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/61 "/>
</bind>
</comp>

<comp id="857" class="1005" name="add_ln35_3_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="11" slack="0"/>
<pin id="859" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35_3 "/>
</bind>
</comp>

<comp id="862" class="1005" name="add_ln35_4_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="13" slack="0"/>
<pin id="864" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35_4 "/>
</bind>
</comp>

<comp id="870" class="1005" name="i_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="6" slack="0"/>
<pin id="872" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="875" class="1005" name="Layer2_Weights_CPU_a_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="13" slack="1"/>
<pin id="877" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a "/>
</bind>
</comp>

<comp id="880" class="1005" name="zext_ln28_2_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="5"/>
<pin id="882" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln28_2 "/>
</bind>
</comp>

<comp id="885" class="1005" name="zext_ln28_3_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="15" slack="5"/>
<pin id="887" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln28_3 "/>
</bind>
</comp>

<comp id="893" class="1005" name="zext_ln30_2_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="15" slack="5"/>
<pin id="895" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln30_2 "/>
</bind>
</comp>

<comp id="898" class="1005" name="somme_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="3"/>
<pin id="900" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="somme "/>
</bind>
</comp>

<comp id="906" class="1005" name="j_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="3" slack="0"/>
<pin id="908" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="911" class="1005" name="shl_ln28_1_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="2"/>
<pin id="913" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln28_1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="zext_ln35_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="11" slack="2"/>
<pin id="918" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="zext_ln22_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="11" slack="1"/>
<pin id="923" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="929" class="1005" name="k_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="3" slack="0"/>
<pin id="931" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="934" class="1005" name="zext_ln28_4_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="1"/>
<pin id="936" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_4 "/>
</bind>
</comp>

<comp id="940" class="1005" name="zext_ln25_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="4" slack="1"/>
<pin id="942" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="948" class="1005" name="m_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="3" slack="0"/>
<pin id="950" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="953" class="1005" name="shl_ln28_2_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="5" slack="1"/>
<pin id="955" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln28_2 "/>
</bind>
</comp>

<comp id="958" class="1005" name="mul_ln28_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="1"/>
<pin id="960" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="963" class="1005" name="zext_ln29_2_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="9" slack="2"/>
<pin id="965" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln29_2 "/>
</bind>
</comp>

<comp id="970" class="1005" name="zext_ln31_2_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="10" slack="1"/>
<pin id="972" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_2 "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln35_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="11" slack="18"/>
<pin id="978" dir="1" index="1" bw="11" slack="18"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="981" class="1005" name="zext_ln26_1_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="9" slack="2"/>
<pin id="983" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="987" class="1005" name="zext_ln26_3_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="1"/>
<pin id="989" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_3 "/>
</bind>
</comp>

<comp id="995" class="1005" name="n_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="3" slack="0"/>
<pin id="997" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1000" class="1005" name="add_ln28_1_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="5" slack="1"/>
<pin id="1002" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="add_ln28_4_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="1"/>
<pin id="1008" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_4 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="add_ln31_3_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="10" slack="2"/>
<pin id="1013" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln31_3 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="add_ln32_3_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="10" slack="3"/>
<pin id="1018" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln32_3 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="sub_ln28_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="9" slack="2"/>
<pin id="1023" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln28 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="Layer2_Weights_CPU_a_1_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="13" slack="1"/>
<pin id="1030" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_1 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="Layer2_Neurons_CPU_a_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="10" slack="1"/>
<pin id="1035" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a "/>
</bind>
</comp>

<comp id="1038" class="1005" name="Layer2_Weights_CPU_a_2_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="13" slack="1"/>
<pin id="1040" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_2 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="Layer2_Neurons_CPU_a_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="10" slack="1"/>
<pin id="1045" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="add_ln30_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="15" slack="1"/>
<pin id="1050" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="Layer2_Weights_CPU_l_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="16" slack="1"/>
<pin id="1055" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_l "/>
</bind>
</comp>

<comp id="1058" class="1005" name="Layer2_Neurons_CPU_l_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="1"/>
<pin id="1060" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_l "/>
</bind>
</comp>

<comp id="1063" class="1005" name="Layer2_Weights_CPU_l_1_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="16" slack="1"/>
<pin id="1065" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_l_1 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="Layer2_Neurons_CPU_l_1_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="1"/>
<pin id="1070" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_l_1 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="Layer2_Weights_CPU_a_3_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="13" slack="1"/>
<pin id="1075" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_3 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="Layer2_Neurons_CPU_a_2_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="10" slack="1"/>
<pin id="1080" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a_2 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="Layer2_Neurons_CPU_a_3_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="10" slack="1"/>
<pin id="1085" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a_3 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="add_ln33_3_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="9" slack="1"/>
<pin id="1090" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_3 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="Layer2_Weights_CPU_l_2_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="16" slack="1"/>
<pin id="1095" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_l_2 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="Layer2_Neurons_CPU_l_2_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="1"/>
<pin id="1100" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_l_2 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="Layer2_Weights_CPU_a_4_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="13" slack="1"/>
<pin id="1105" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_4 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="Layer2_Neurons_CPU_l_3_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="2"/>
<pin id="1110" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_l_3 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="Layer2_Weights_CPU_a_5_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="13" slack="1"/>
<pin id="1115" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_5 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="Layer2_Neurons_CPU_a_4_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="10" slack="1"/>
<pin id="1120" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a_4 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="Layer2_Weights_CPU_a_6_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="13" slack="1"/>
<pin id="1125" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_a_6 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="Layer2_Neurons_CPU_a_5_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="10" slack="1"/>
<pin id="1130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_a_5 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="Layer2_Weights_CPU_l_3_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="1"/>
<pin id="1135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_l_3 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="Layer2_Weights_CPU_l_4_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="16" slack="1"/>
<pin id="1140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_l_4 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="Layer2_Neurons_CPU_l_4_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="16" slack="1"/>
<pin id="1145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_l_4 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="Layer2_Weights_CPU_l_5_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="1"/>
<pin id="1150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_l_5 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="Layer2_Neurons_CPU_l_5_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="16" slack="1"/>
<pin id="1155" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_l_5 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="tmp_1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="16" slack="1"/>
<pin id="1160" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="tmp_2_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="16" slack="6"/>
<pin id="1165" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="tmp_3_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="16" slack="10"/>
<pin id="1170" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="tmp_4_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="16" slack="14"/>
<pin id="1175" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="tmp_5_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="16" slack="19"/>
<pin id="1180" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="tmp_6_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="16" slack="24"/>
<pin id="1185" dir="1" index="1" bw="16" slack="24"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="somme_9_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="16" slack="1"/>
<pin id="1190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="somme_9 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="tmp_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="64" slack="1"/>
<pin id="1195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1198" class="1005" name="tmp_i_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="64" slack="1"/>
<pin id="1200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1203" class="1005" name="tmp_s_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="16" slack="1"/>
<pin id="1205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="89" pin=5"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="287"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="309"><net_src comp="278" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="329"><net_src comp="78" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="6" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="8" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="332"><net_src comp="10" pin="0"/><net_sink comp="322" pin=4"/></net>

<net id="337"><net_src comp="76" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="338"><net_src comp="80" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="299" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="359"><net_src comp="281" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="339" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="371"><net_src comp="333" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="378"><net_src comp="248" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="18" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="236" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="20" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="225" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="22" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="225" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="236" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="407"><net_src comp="232" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="32" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="403" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="232" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="34" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="260" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="260" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="38" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="260" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="44" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="260" pin="4"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="48" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="260" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="50" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="427" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="451" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="271" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="271" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="38" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="271" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="42" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="44" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="271" pin="4"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="292" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="292" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="38" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="292" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="42" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="48" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="292" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="50" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="497" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="52" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="536" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="244" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="315" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="315" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="315" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="315" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="315" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="38" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="315" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="42" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="567" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="571" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="567" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="54" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="559" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="56" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="58" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="36" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="651"><net_src comp="641" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="60" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="46" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="662"><net_src comp="652" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="648" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="659" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="694"><net_src comp="691" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="699"><net_src comp="669" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="62" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="701" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="715"><net_src comp="64" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="711" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="720" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="734"><net_src comp="673" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="747"><net_src comp="66" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="761"><net_src comp="758" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="766"><net_src comp="68" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="762" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="70" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="772" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="777" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="781" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="786" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="799"><net_src comp="72" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="803"><net_src comp="795" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="804" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="821"><net_src comp="818" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="826"><net_src comp="74" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="822" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="827" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="839"><net_src comp="831" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="836" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="856"><net_src comp="853" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="860"><net_src comp="374" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="865"><net_src comp="380" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="873"><net_src comp="392" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="878"><net_src comp="82" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="883"><net_src comp="409" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="888"><net_src comp="413" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="896"><net_src comp="423" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="901"><net_src comp="89" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="909"><net_src comp="437" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="914"><net_src comp="443" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="919"><net_src comp="465" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="924"><net_src comp="469" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="932"><net_src comp="479" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="937"><net_src comp="493" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="943"><net_src comp="497" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="951"><net_src comp="507" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="956"><net_src comp="513" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="961"><net_src comp="530" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="966"><net_src comp="541" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="969"><net_src comp="963" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="973"><net_src comp="545" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="979"><net_src comp="554" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="984"><net_src comp="563" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="990"><net_src comp="571" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="998"><net_src comp="581" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1003"><net_src comp="596" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1009"><net_src comp="606" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1014"><net_src comp="625" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1019"><net_src comp="636" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1024"><net_src comp="663" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1027"><net_src comp="1021" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1031"><net_src comp="95" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1036"><net_src comp="103" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="1041"><net_src comp="116" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="1046"><net_src comp="128" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="1051"><net_src comp="730" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1056"><net_src comp="89" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1061"><net_src comp="110" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1066"><net_src comp="89" pin="7"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1071"><net_src comp="110" pin="7"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1076"><net_src comp="140" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1081"><net_src comp="148" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="1086"><net_src comp="156" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="1091"><net_src comp="767" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1096"><net_src comp="89" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1101"><net_src comp="110" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1106"><net_src comp="164" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1111"><net_src comp="110" pin="7"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1116"><net_src comp="172" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="1121"><net_src comp="180" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="1126"><net_src comp="188" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="89" pin=5"/></net>

<net id="1131"><net_src comp="200" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="1136"><net_src comp="89" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1141"><net_src comp="89" pin="7"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1146"><net_src comp="110" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1151"><net_src comp="89" pin="11"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1156"><net_src comp="110" pin="7"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1161"><net_src comp="344" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1166"><net_src comp="348" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1171"><net_src comp="344" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1176"><net_src comp="344" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1181"><net_src comp="348" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1186"><net_src comp="352" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1191"><net_src comp="339" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1196"><net_src comp="356" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1201"><net_src comp="322" pin="5"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1206"><net_src comp="360" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="215" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Layer3_Neurons_CPU | {61 }
 - Input state : 
	Port: calculateLayer3 : Layer2_Neurons_CPU | {8 9 10 11 }
	Port: calculateLayer3 : Layer2_Weights_CPU | {2 3 8 9 10 11 }
	Port: calculateLayer3 : table_exp_Z1_array_s | {51 52 }
	Port: calculateLayer3 : table_f_Z3_array_V | {51 52 }
	Port: calculateLayer3 : table_f_Z2_array_V | {51 52 }
  - Chain level:
	State 1
	State 2
		add_ln35_3 : 1
		add_ln35_4 : 1
		icmp_ln20 : 1
		i : 1
		br_ln20 : 2
		zext_ln23 : 1
		Layer2_Weights_CPU_a : 2
		somme : 3
	State 3
	State 4
		zext_ln21 : 1
		icmp_ln21 : 1
		j : 1
		br_ln21 : 2
		shl_ln28_1 : 1
		shl_ln : 1
		add_ln35 : 2
		zext_ln35_1 : 3
	State 5
		zext_ln22 : 1
		icmp_ln22 : 1
		k : 1
		br_ln22 : 2
		shl_ln1 : 1
		zext_ln28_4 : 2
	State 6
		zext_ln25 : 1
		icmp_ln25 : 1
		m : 1
		br_ln25 : 2
		shl_ln28_2 : 1
		add_ln28 : 2
		zext_ln28_5 : 3
		mul_ln28 : 4
		add_ln29_1 : 5
		zext_ln29_2 : 6
		zext_ln31_2 : 6
		tmp : 1
		add_ln35_1 : 1
	State 7
		zext_ln26 : 1
		zext_ln26_1 : 1
		zext_ln26_2 : 1
		zext_ln26_3 : 1
		icmp_ln26 : 1
		n : 1
		br_ln26 : 2
		add_ln28_3 : 2
		zext_ln28_6 : 3
		add_ln28_1 : 4
		add_ln28_5 : 2
		add_ln28_4 : 3
		add_ln31_2 : 2
		sext_ln31_2 : 3
		zext_ln31_3 : 4
		add_ln31_3 : 5
		add_ln32_2 : 2
		add_ln32_3 : 3
	State 8
		zext_ln28_7 : 1
		zext_ln28_8 : 1
		sub_ln28 : 2
		sext_ln28 : 3
		sext_ln28_1 : 3
		add_ln28_2 : 4
		sext_ln28_2 : 5
		zext_ln28 : 6
		Layer2_Weights_CPU_a_1 : 7
		Layer2_Weights_CPU_l : 8
		Layer2_Neurons_CPU_a : 1
		Layer2_Neurons_CPU_l : 2
		or_ln29 : 4
		add_ln29 : 4
		zext_ln29 : 5
		Layer2_Weights_CPU_a_2 : 6
		Layer2_Weights_CPU_l_1 : 7
		zext_ln29_3 : 1
		add_ln29_3 : 2
		zext_ln29_1 : 3
		Layer2_Neurons_CPU_a_1 : 4
		Layer2_Neurons_CPU_l_1 : 5
		add_ln30 : 4
	State 9
		zext_ln30 : 1
		Layer2_Weights_CPU_a_3 : 2
		Layer2_Weights_CPU_l_2 : 3
		add_ln30_2 : 1
		zext_ln30_1 : 2
		Layer2_Neurons_CPU_a_2 : 3
		Layer2_Neurons_CPU_l_2 : 4
		Layer2_Neurons_CPU_a_3 : 1
		Layer2_Neurons_CPU_l_3 : 2
		add_ln33_3 : 1
	State 10
		sext_ln31 : 1
		add_ln31_1 : 2
		sext_ln31_1 : 3
		zext_ln31 : 4
		Layer2_Weights_CPU_a_4 : 5
		Layer2_Weights_CPU_l_3 : 6
		sext_ln32 : 1
		add_ln32_1 : 2
		sext_ln32_1 : 3
		zext_ln32 : 4
		Layer2_Weights_CPU_a_5 : 5
		Layer2_Weights_CPU_l_4 : 6
		Layer2_Neurons_CPU_a_4 : 1
		Layer2_Neurons_CPU_l_4 : 2
		sext_ln33 : 1
		add_ln33_1 : 2
		sext_ln33_1 : 3
		zext_ln33 : 4
		Layer2_Weights_CPU_a_6 : 5
		Layer2_Weights_CPU_l_5 : 6
		zext_ln33_1 : 1
		Layer2_Neurons_CPU_a_5 : 2
		Layer2_Neurons_CPU_l_5 : 3
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		Layer3_Neurons_CPU_a : 1
		store_ln35 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_tanh_double_s_fu_322 |    19   | 26.9257 |   7904  |   9474  |
|----------|----------------------------------|---------|---------|---------|---------|
|   dmul   |            grp_fu_333            |    11   |    0    |   317   |   578   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         add_ln35_3_fu_374        |    0    |    0    |    0    |    13   |
|          |         add_ln35_4_fu_380        |    0    |    0    |    0    |    17   |
|          |             i_fu_392             |    0    |    0    |    0    |    15   |
|          |             j_fu_437             |    0    |    0    |    0    |    12   |
|          |          add_ln35_fu_459         |    0    |    0    |    0    |    15   |
|          |             k_fu_479             |    0    |    0    |    0    |    12   |
|          |             m_fu_507             |    0    |    0    |    0    |    12   |
|          |          add_ln28_fu_521         |    0    |    0    |    0    |    13   |
|          |         add_ln29_1_fu_536        |    0    |    0    |    0    |    15   |
|          |         add_ln35_2_fu_549        |    0    |    0    |    0    |    11   |
|          |         add_ln35_1_fu_554        |    0    |    0    |    0    |    11   |
|          |             n_fu_581             |    0    |    0    |    0    |    12   |
|          |         add_ln28_3_fu_587        |    0    |    0    |    0    |    12   |
|          |         add_ln28_1_fu_596        |    0    |    0    |    0    |    15   |
|          |         add_ln28_5_fu_601        |    0    |    0    |    0    |    11   |
|          |         add_ln28_4_fu_606        |    0    |    0    |    0    |    11   |
|          |         add_ln31_2_fu_611        |    0    |    0    |    0    |    13   |
|    add   |         add_ln31_3_fu_625        |    0    |    0    |    0    |    15   |
|          |         add_ln32_2_fu_630        |    0    |    0    |    0    |    11   |
|          |         add_ln32_3_fu_636        |    0    |    0    |    0    |    11   |
|          |         add_ln28_2_fu_677        |    0    |    0    |    0    |    17   |
|          |          add_ln29_fu_701         |    0    |    0    |    0    |    39   |
|          |         add_ln29_2_fu_711        |    0    |    0    |    0    |    15   |
|          |         add_ln29_3_fu_720        |    0    |    0    |    0    |    15   |
|          |          add_ln30_fu_730         |    0    |    0    |    0    |    17   |
|          |         add_ln30_1_fu_743        |    0    |    0    |    0    |    11   |
|          |         add_ln30_2_fu_748        |    0    |    0    |    0    |    11   |
|          |         add_ln33_2_fu_762        |    0    |    0    |    0    |    11   |
|          |         add_ln33_3_fu_767        |    0    |    0    |    0    |    11   |
|          |          add_ln31_fu_772         |    0    |    0    |    0    |    15   |
|          |         add_ln31_1_fu_781        |    0    |    0    |    0    |    17   |
|          |          add_ln32_fu_795         |    0    |    0    |    0    |    15   |
|          |         add_ln32_1_fu_804        |    0    |    0    |    0    |    17   |
|          |          add_ln33_fu_822         |    0    |    0    |    0    |    15   |
|          |         add_ln33_1_fu_831        |    0    |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_344            |    2    |    0    |    91   |    36   |
|   hmul   |            grp_fu_348            |    2    |    0    |    91   |    36   |
|          |            grp_fu_352            |    2    |    0    |    91   |    36   |
|----------|----------------------------------|---------|---------|---------|---------|
|   hadd   |            grp_fu_339            |    2    |    0    |   109   |   116   |
|----------|----------------------------------|---------|---------|---------|---------|
|  dptohp  |            grp_fu_360            |    0    |    0    |    96   |    30   |
|----------|----------------------------------|---------|---------|---------|---------|
|  hptodp  |            grp_fu_356            |    0    |    0    |    55   |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         icmp_ln20_fu_386         |    0    |    0    |    0    |    11   |
|          |         icmp_ln21_fu_431         |    0    |    0    |    0    |    9    |
|   icmp   |         icmp_ln22_fu_473         |    0    |    0    |    0    |    9    |
|          |         icmp_ln25_fu_501         |    0    |    0    |    0    |    9    |
|          |         icmp_ln26_fu_575         |    0    |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|    mul   |          mul_ln28_fu_530         |    0    |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|---------|
|    sub   |          sub_ln28_fu_663         |    0    |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         zext_ln23_fu_398         |    0    |    0    |    0    |    0    |
|          |        zext_ln28_2_fu_409        |    0    |    0    |    0    |    0    |
|          |        zext_ln28_3_fu_413        |    0    |    0    |    0    |    0    |
|          |        zext_ln30_2_fu_423        |    0    |    0    |    0    |    0    |
|          |         zext_ln21_fu_427         |    0    |    0    |    0    |    0    |
|          |        zext_ln35_1_fu_465        |    0    |    0    |    0    |    0    |
|          |         zext_ln22_fu_469         |    0    |    0    |    0    |    0    |
|          |        zext_ln28_4_fu_493        |    0    |    0    |    0    |    0    |
|          |         zext_ln25_fu_497         |    0    |    0    |    0    |    0    |
|          |        zext_ln28_5_fu_526        |    0    |    0    |    0    |    0    |
|          |        zext_ln29_2_fu_541        |    0    |    0    |    0    |    0    |
|          |        zext_ln31_2_fu_545        |    0    |    0    |    0    |    0    |
|          |         zext_ln26_fu_559         |    0    |    0    |    0    |    0    |
|          |        zext_ln26_1_fu_563        |    0    |    0    |    0    |    0    |
|          |        zext_ln26_2_fu_567        |    0    |    0    |    0    |    0    |
|          |        zext_ln26_3_fu_571        |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln28_6_fu_592        |    0    |    0    |    0    |    0    |
|          |        zext_ln31_3_fu_621        |    0    |    0    |    0    |    0    |
|          |        zext_ln28_7_fu_648        |    0    |    0    |    0    |    0    |
|          |        zext_ln28_8_fu_659        |    0    |    0    |    0    |    0    |
|          |         zext_ln28_fu_686         |    0    |    0    |    0    |    0    |
|          |        zext_ln28_1_fu_691        |    0    |    0    |    0    |    0    |
|          |         zext_ln29_fu_706         |    0    |    0    |    0    |    0    |
|          |        zext_ln29_3_fu_716        |    0    |    0    |    0    |    0    |
|          |        zext_ln29_1_fu_725        |    0    |    0    |    0    |    0    |
|          |         zext_ln30_fu_738         |    0    |    0    |    0    |    0    |
|          |        zext_ln30_1_fu_753        |    0    |    0    |    0    |    0    |
|          |        zext_ln31_1_fu_758        |    0    |    0    |    0    |    0    |
|          |         zext_ln31_fu_790         |    0    |    0    |    0    |    0    |
|          |         zext_ln32_fu_813         |    0    |    0    |    0    |    0    |
|          |        zext_ln32_1_fu_818        |    0    |    0    |    0    |    0    |
|          |         zext_ln33_fu_840         |    0    |    0    |    0    |    0    |
|          |        zext_ln33_1_fu_848        |    0    |    0    |    0    |    0    |
|          |         zext_ln35_fu_853         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          or_ln28_fu_403          |    0    |    0    |    0    |    0    |
|    or    |          or_ln30_fu_417          |    0    |    0    |    0    |    0    |
|          |          or_ln29_fu_695          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         shl_ln28_1_fu_443        |    0    |    0    |    0    |    0    |
|          |           shl_ln_fu_451          |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln1_fu_485          |    0    |    0    |    0    |    0    |
|          |         shl_ln28_2_fu_513        |    0    |    0    |    0    |    0    |
|          |         shl_ln28_3_fu_641        |    0    |    0    |    0    |    0    |
|          |         shl_ln28_4_fu_652        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        sext_ln31_2_fu_617        |    0    |    0    |    0    |    0    |
|          |         sext_ln28_fu_669         |    0    |    0    |    0    |    0    |
|          |        sext_ln28_1_fu_673        |    0    |    0    |    0    |    0    |
|          |        sext_ln28_2_fu_682        |    0    |    0    |    0    |    0    |
|          |         sext_ln30_fu_735         |    0    |    0    |    0    |    0    |
|   sext   |         sext_ln31_fu_777         |    0    |    0    |    0    |    0    |
|          |        sext_ln31_1_fu_786        |    0    |    0    |    0    |    0    |
|          |         sext_ln32_fu_800         |    0    |    0    |    0    |    0    |
|          |        sext_ln32_1_fu_809        |    0    |    0    |    0    |    0    |
|          |         sext_ln33_fu_827         |    0    |    0    |    0    |    0    |
|          |        sext_ln33_1_fu_836        |    0    |    0    |    0    |    0    |
|          |        sext_ln33_2_fu_845        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    38   | 26.9257 |   8754  |  10894  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|Layer2_Neurons_CPU_a_1_reg_1043|   10   |
|Layer2_Neurons_CPU_a_2_reg_1078|   10   |
|Layer2_Neurons_CPU_a_3_reg_1083|   10   |
|Layer2_Neurons_CPU_a_4_reg_1118|   10   |
|Layer2_Neurons_CPU_a_5_reg_1128|   10   |
| Layer2_Neurons_CPU_a_reg_1033 |   10   |
|Layer2_Neurons_CPU_l_1_reg_1068|   16   |
|Layer2_Neurons_CPU_l_2_reg_1098|   16   |
|Layer2_Neurons_CPU_l_3_reg_1108|   16   |
|Layer2_Neurons_CPU_l_4_reg_1143|   16   |
|Layer2_Neurons_CPU_l_5_reg_1153|   16   |
| Layer2_Neurons_CPU_l_reg_1058 |   16   |
|Layer2_Weights_CPU_a_1_reg_1028|   13   |
|Layer2_Weights_CPU_a_2_reg_1038|   13   |
|Layer2_Weights_CPU_a_3_reg_1073|   13   |
|Layer2_Weights_CPU_a_4_reg_1103|   13   |
|Layer2_Weights_CPU_a_5_reg_1113|   13   |
|Layer2_Weights_CPU_a_6_reg_1123|   13   |
|  Layer2_Weights_CPU_a_reg_875 |   13   |
|Layer2_Weights_CPU_l_1_reg_1063|   16   |
|Layer2_Weights_CPU_l_2_reg_1093|   16   |
|Layer2_Weights_CPU_l_3_reg_1133|   16   |
|Layer2_Weights_CPU_l_4_reg_1138|   16   |
|Layer2_Weights_CPU_l_5_reg_1148|   16   |
| Layer2_Weights_CPU_l_reg_1053 |   16   |
|      add_ln28_1_reg_1000      |    5   |
|      add_ln28_4_reg_1006      |    8   |
|       add_ln30_reg_1048       |   15   |
|      add_ln31_3_reg_1011      |   10   |
|      add_ln32_3_reg_1016      |   10   |
|      add_ln33_3_reg_1088      |    9   |
|       add_ln35_1_reg_976      |   11   |
|       add_ln35_3_reg_857      |   11   |
|       add_ln35_4_reg_862      |   13   |
|          i_0_reg_221          |    6   |
|           i_reg_870           |    6   |
|          j_0_reg_256          |    3   |
|           j_reg_906           |    3   |
|          k_0_reg_267          |    3   |
|           k_reg_929           |    3   |
|          m_0_reg_288          |    3   |
|           m_reg_948           |    3   |
|        mul_ln28_reg_958       |    8   |
|          n_0_reg_311          |    3   |
|           n_reg_995           |    3   |
|        phi_mul1_reg_244       |   11   |
|        phi_mul_reg_232        |   13   |
|            reg_363            |   16   |
|            reg_368            |   64   |
|       shl_ln28_1_reg_911      |    4   |
|       shl_ln28_2_reg_953      |    5   |
|        somme_0_reg_278        |   16   |
|        somme_1_reg_299        |   16   |
|        somme_9_reg_1188       |   16   |
|         somme_reg_898         |   16   |
|       sub_ln28_reg_1021       |    9   |
|         tmp_1_reg_1158        |   16   |
|         tmp_2_reg_1163        |   16   |
|         tmp_3_reg_1168        |   16   |
|         tmp_4_reg_1173        |   16   |
|         tmp_5_reg_1178        |   16   |
|         tmp_6_reg_1183        |   16   |
|         tmp_i_reg_1198        |   64   |
|          tmp_reg_1193         |   64   |
|         tmp_s_reg_1203        |   16   |
|       zext_ln22_reg_921       |   11   |
|       zext_ln25_reg_940       |    4   |
|      zext_ln26_1_reg_981      |    9   |
|      zext_ln26_3_reg_987      |    8   |
|      zext_ln28_2_reg_880      |   32   |
|      zext_ln28_3_reg_885      |   15   |
|      zext_ln28_4_reg_934      |    8   |
|      zext_ln29_2_reg_963      |    9   |
|      zext_ln30_2_reg_893      |   15   |
|      zext_ln31_2_reg_970      |   10   |
|      zext_ln35_1_reg_916      |   11   |
+-------------------------------+--------+
|             Total             |  1037  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   8  |  13  |   104  ||    41   |
|  grp_access_fu_89 |  p2  |   4  |   0  |    0   ||    21   |
|  grp_access_fu_89 |  p5  |   2  |  16  |   32   ||    9    |
| grp_access_fu_110 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_110 |  p2  |   6  |   0  |    0   ||    33   |
|  phi_mul_reg_232  |  p0  |   2  |  13  |   26   ||    9    |
|  phi_mul1_reg_244 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_333    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_333    |  p1  |   2  |  64  |   128  |
|     grp_fu_339    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_339    |  p1  |   6  |  16  |   96   ||    33   |
|     grp_fu_344    |  p0  |   3  |  16  |   48   ||    15   |
|     grp_fu_344    |  p1  |   3  |  16  |   48   ||    15   |
|     grp_fu_348    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_348    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   788  || 27.4994 ||   254   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   38   |   26   |  8754  |  10894 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   27   |    -   |   254  |
|  Register |    -   |    -   |  1037  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   38   |   54   |  9791  |  11148 |
+-----------+--------+--------+--------+--------+
