{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Generate ADF4351 registers related funcitons\n",
    "- https://www.analog.com/media/en/technical-documentation/data-sheets/ADF4351.pdf"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os, sys\n",
    "\n",
    "def gen_relative_path(target_path): \n",
    "    \n",
    "    def del_same_parents(target_path, current_path):\n",
    "        if len(target_path) * len(current_path) > 0:\n",
    "            if target_path[0] == current_path[0]:\n",
    "                target_path.pop(0)\n",
    "                current_path.pop(0)\n",
    "                del_same_parents(target_path, current_path)\n",
    "            \n",
    "    current_path = os.getcwd().replace('\\\\', '/').split('/')\n",
    "    target_path = target_path.replace('\\\\', '/').split('/')\n",
    "    del_same_parents(target_path, current_path)\n",
    "    \n",
    "    return ['..'] * len(current_path) + target_path\n",
    "\n",
    "\n",
    "def append_source_relative_path(source_relative_path):\n",
    "    sys.path.append(os.sep.join(source_relative_path))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# paths = [' ']\n",
    "# paths = [gen_relative_path(p) for p in paths]\n",
    "# print(paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "paths = [['..', '..', '..', '..', '..', '..', 'Utilities', 'bitbucket', 'github', 'codes'],          \n",
    "         ['..', '..', '..', 'codes']]\n",
    "\n",
    "for path in paths:\n",
    "    append_source_relative_path(path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Populating the interactive namespace from numpy and matplotlib\n"
     ]
    }
   ],
   "source": [
    "%pylab inline\n",
    "\n",
    "from signal_generators.adf435x.registers_map import _get_registers_map"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "map = _get_registers_map()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [],
   "source": [
    "import textwrap\n",
    "\n",
    "def gen_set_fun_n_property(registers_map):\n",
    "\n",
    "    def check_char(string):\n",
    "        string = string.replace('-', '_')\n",
    "        return string\n",
    "\n",
    "    def gen_comment(string, width = 90):\n",
    "        lines = textwrap.wrap( string,   width=width)\n",
    "        lines = ['\\t# {}'.format(l) for l in lines]\n",
    "        return '\\n'.join(lines)\n",
    "\n",
    "    def gen_set_fun(ele):\n",
    "        fun_str = \"def _set_{}(self, value  = True):\\n\".format(check_char(ele.name.lower()))\n",
    "        fun_str += gen_comment(ele.description)\n",
    "        fun_str += '\\n\\n'\n",
    "        fun_str += \"\\tself._adf._write_element_by_name('{}', int(bool(value)))\\n\".format(ele.name)\n",
    "        return fun_str\n",
    "\n",
    "    def gen_property(ele):    \n",
    "        fun_str = \"@property\\n\"\n",
    "        fun_str += \"def {}(self):\\n\".format(check_char(ele.name.lower())) \n",
    "        # fun_str += gen_comment(ele.description)\n",
    "        # fun_str += '\\n\\n'\n",
    "        fun_str += \"\\treturn self._adf.map.elements['{}']['element'].value\\n\".format(ele.name)\n",
    "        return fun_str\n",
    "\n",
    "    i = 0\n",
    "    \n",
    "    for reg in map._registers:\n",
    "\n",
    "        for ele in reg._elements:\n",
    "\n",
    "            if ele.name != 'index':\n",
    "                print (gen_set_fun(ele))\n",
    "                print (gen_property(ele)) \n",
    "                \n",
    "                i += 1\n",
    "    print(i)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "def _set_int(self, value  = True):\n",
      "\t# The 16 INT bits (Bits[DB30:DB15]) set the INT value, which determines the integer part of\n",
      "\t# the feedback division factor. The INT value is used in Equation 1 (see the INT, FRAC, MOD,\n",
      "\t# and R Counter Relationship section). Integer values from 23 to 65,535 are allowed for the\n",
      "\t# 4/5 prescaler; for the 8/9 prescaler, the minimum integer value is 75.\n",
      "\n",
      "\tself._adf._write_element_by_name('INT', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def int(self):\n",
      "\treturn self._adf.map.elements['INT']['element'].value\n",
      "\n",
      "def _set_frac(self, value  = True):\n",
      "\t# The 12 FRAC bits (Bits[DB14:DB3]) set the numerator of the fraction that is input to the\n",
      "\t# Σ-Δ modulator. This fraction, along with the INT value, specifies the new frequency\n",
      "\t# channel that the synthesizer locks to, as shown in the RF Synthesizer—A Worked Example\n",
      "\t# section. FRAC values from 0 to (MOD ? 1) cover channels over a frequency range equal to\n",
      "\t# the PFD refer- ence frequency.\n",
      "\n",
      "\tself._adf._write_element_by_name('FRAC', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def frac(self):\n",
      "\treturn self._adf.map.elements['FRAC']['element'].value\n",
      "\n",
      "def _set_phase_adjust(self, value  = True):\n",
      "\t# The phase adjust bit (Bit DB28) enables adjustment of the output phase of a given output\n",
      "\t# frequency. When phase adjustment is enabled (Bit DB28 is set to 1), the part does not\n",
      "\t# perform VCO band selection or phase resync when Register 0 is updated. When phase\n",
      "\t# adjustment is disabled (Bit DB28 is set to 0), the part performs VCO band selection and\n",
      "\t# phase resync (if phase resync is enabled in Register 3, Bits[DB16:DB15]) when Register 0\n",
      "\t# is updated. Disabling VCO band selection is recommended only for fixed frequency\n",
      "\t# applications or for frequency deviations of <1 MHz from the originally selected frequency.\n",
      "\n",
      "\tself._adf._write_element_by_name('Phase_Adjust', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def phase_adjust(self):\n",
      "\treturn self._adf.map.elements['Phase_Adjust']['element'].value\n",
      "\n",
      "def _set_prescaler_value(self, value  = True):\n",
      "\t# The dual-modulus prescaler (P/P + 1), along with the INT, FRAC, and MOD values, determines\n",
      "\t# the overall division ratio from the VCO output to the PFD input. The PR1 bit (DB27) in\n",
      "\t# Register 1 sets the prescaler value. Operating at CML levels, the prescaler takes the\n",
      "\t# clock from the VCO output and divides it down for the counters. The prescaler is based on\n",
      "\t# a synchronous 4/5 core. When the prescaler is set to 4/5, the maximum RF frequency allowed\n",
      "\t# is 3.6 GHz. Therefore, when operating the ADF4351 above 3.6 GHz, the prescaler must be set\n",
      "\t# to 8/9. The prescaler limits the INT value as follows: · Prescaler = 4/5: NMIN = 23 ·\n",
      "\t# Prescaler = 8/9: NMIN = 75\n",
      "\n",
      "\tself._adf._write_element_by_name('Prescaler_Value', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def prescaler_value(self):\n",
      "\treturn self._adf.map.elements['Prescaler_Value']['element'].value\n",
      "\n",
      "def _set_phase_value(self, value  = True):\n",
      "\t# Bits[DB26:DB15] control the phase word. The phase word must be less than the MOD value\n",
      "\t# programmed in Register 1. The phase word is used to program the RF output phase from 0° to\n",
      "\t# 360° with a resolution of 360°/MOD (see the Phase Resync section). In most applications,\n",
      "\t# the phase relationship between the RF signal and the reference is not important. In such\n",
      "\t# applications, the phase value can be used to optimize the fractional and sub- fractional\n",
      "\t# spur levels. For more information, see the Spur Consistency and Fractional Spur\n",
      "\t# Optimization section. If neither the phase resync nor the spurious optimization func- tion\n",
      "\t# is used, it is recommended that the phase word be set to 1.\n",
      "\n",
      "\tself._adf._write_element_by_name('Phase_Value', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def phase_value(self):\n",
      "\treturn self._adf.map.elements['Phase_Value']['element'].value\n",
      "\n",
      "def _set_mod(self, value  = True):\n",
      "\t# The 12 MOD bits (Bits[DB14:DB3]) set the fractional modulus. The fractional modulus is the\n",
      "\t# ratio of the PFD frequency to the channel step resolution on the RF output. For more\n",
      "\t# information, see the 12-Bit Programmable Modulus section.\n",
      "\n",
      "\tself._adf._write_element_by_name('MOD', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def mod(self):\n",
      "\treturn self._adf.map.elements['MOD']['element'].value\n",
      "\n",
      "def _set_low_noise_and_low_spur_modes(self, value  = True):\n",
      "\t# The noise mode on the ADF4351 is controlled by setting Bits[DB30:DB29] in Register 2 (see\n",
      "\t# Figure 26). The noise mode allows the user to optimize a design either for improved\n",
      "\t# spurious performance or for improved phase noise performance. When the low spur mode is\n",
      "\t# selected, dither is enabled. Dither randomizes the fractional quantization noise so that\n",
      "\t# it resembles white noise rather than spurious noise. As a result, the part is optimized\n",
      "\t# for improved spurious performance. Low spur mode is normally used for fast-locking\n",
      "\t# applications when the PLL closed-loop bandwidth is wide. Wide loop bandwidth is a loop\n",
      "\t# bandwidth greater than 1/10 of the RFOUT channel step resolu- tion (fRES). A wide loop\n",
      "\t# filter does not attenuate the spurs to the same level as a narrow loop bandwidth. For best\n",
      "\t# noise performance, use the low noise mode option. When the low noise mode is selected,\n",
      "\t# dither is disabled. This mode ensures that the charge pump operates in an optimum region\n",
      "\t# for noise performance. Low noise mode is extremely useful when a narrow loop filter\n",
      "\t# bandwidth is available. The synthesizer ensures extremely low noise, and the filter\n",
      "\t# attenuates the spurs. Figure 10 through Figure 12 show the trade-offs in a typical W-CDMA\n",
      "\t# setup for different noise and spur settings.\n",
      "\n",
      "\tself._adf._write_element_by_name('Low_Noise_and_Low_Spur_Modes', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def low_noise_and_low_spur_modes(self):\n",
      "\treturn self._adf.map.elements['Low_Noise_and_Low_Spur_Modes']['element'].value\n",
      "\n",
      "def _set_muxout(self, value  = True):\n",
      "\t# The on-chip multiplexer is controlled by Bits[DB28:DB26] (see Figure 26). Note that N\n",
      "\t# counter output must be disabled for VCO band selection to operate correctly.\n",
      "\n",
      "\tself._adf._write_element_by_name('MUXOUT', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def muxout(self):\n",
      "\treturn self._adf.map.elements['MUXOUT']['element'].value\n",
      "\n",
      "def _set_reference_doubler(self, value  = True):\n",
      "\t# Setting the DB25 bit to 0 disables the doubler and feeds the REFIN signal directly into\n",
      "\t# the 10-bit R counter. Setting this bit to 1 multi- plies the REFIN frequency by a factor\n",
      "\t# of 2 before feeding it into the 10-bit R counter. When the doubler is disabled, the REFIN\n",
      "\t# falling edge is the active edge at the PFD input to the fractional synthesizer. When the\n",
      "\t# doubler is enabled, both the rising and falling edges of REFIN become active edges at the\n",
      "\t# PFD input. When the doubler is enabled and the low spur mode is selected, the in-band\n",
      "\t# phase noise performance is sensitive to the REFIN duty cycle. The phase noise degradation\n",
      "\t# can be as much as 5 dB for REFIN duty cycles outside a 45% to 55% range. The phase noise\n",
      "\t# is insensitive to the REFIN duty cycle in the low noise mode and when the doubler is\n",
      "\t# disabled. The maximum allowable REFIN frequency when the doubler is enabled is 30 MHz.\n",
      "\n",
      "\tself._adf._write_element_by_name('Reference_Doubler', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def reference_doubler(self):\n",
      "\treturn self._adf.map.elements['Reference_Doubler']['element'].value\n",
      "\n",
      "def _set_rdiv2(self, value  = True):\n",
      "\t# Setting the DB24 bit to 1 inserts a divide-by-2 toggle flip-flop between the R counter and\n",
      "\t# the PFD, which extends the maximum REFIN input rate. This function allows a 50% duty cycle\n",
      "\t# signal to appear at the PFD input, which is necessary for cycle slip reduction.\n",
      "\n",
      "\tself._adf._write_element_by_name('RDIV2', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def rdiv2(self):\n",
      "\treturn self._adf.map.elements['RDIV2']['element'].value\n",
      "\n",
      "def _set_r_counter(self, value  = True):\n",
      "\t# The 10-bit R counter (Bits[DB23:DB14]) allows the input reference frequency (REFIN) to be\n",
      "\t# divided down to produce the reference clock to the PFD. Division ratios from 1 to 1023 are\n",
      "\t# allowed.\n",
      "\n",
      "\tself._adf._write_element_by_name('R_Counter', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def r_counter(self):\n",
      "\treturn self._adf.map.elements['R_Counter']['element'].value\n",
      "\n",
      "def _set_double_buffer(self, value  = True):\n",
      "\t# The DB13 bit enables or disables double buffering of Bits[DB22:DB20] in Register 4. For\n",
      "\t# information about how double buffering works, see the Program Modes section.\n",
      "\n",
      "\tself._adf._write_element_by_name('Double_Buffer', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def double_buffer(self):\n",
      "\treturn self._adf.map.elements['Double_Buffer']['element'].value\n",
      "\n",
      "def _set_charge_pump_current_setting(self, value  = True):\n",
      "\t# Bits[DB12:DB9] set the charge pump current. This value should be set to the charge pump\n",
      "\t# current that the loop filter is designed with (see Figure 26).\n",
      "\n",
      "\tself._adf._write_element_by_name('Charge_Pump_Current_Setting', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def charge_pump_current_setting(self):\n",
      "\treturn self._adf.map.elements['Charge_Pump_Current_Setting']['element'].value\n",
      "\n",
      "def _set_ldf(self, value  = True):\n",
      "\t# The DB8 bit configures the lock detect function (LDF). The LDF controls the number of PFD\n",
      "\t# cycles monitored by the lock detect circuit to ascertain whether lock has been achieved.\n",
      "\t# When DB8 is set to 0, the number of PFD cycles monitored is 40. When DB8 is set to 1, the\n",
      "\t# number of PFD cycles monitored is 5. It is recom- mended that the DB8 bit be set to 0 for\n",
      "\t# fractional-N mode and to 1 for integer-N mode.\n",
      "\n",
      "\tself._adf._write_element_by_name('LDF', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def ldf(self):\n",
      "\treturn self._adf.map.elements['LDF']['element'].value\n",
      "\n",
      "def _set_ldp(self, value  = True):\n",
      "\t# The lock detect precision bit (Bit DB7) sets the comparison window in the lock detect\n",
      "\t# circuit. When DB7 is set to 0, the comparison window is 10 ns; when DB7 is set to 1, the\n",
      "\t# window is 6 ns. The lock detect circuit goes high when n consecutive PFD cycles are less\n",
      "\t# than the comparison window value; n is set by the LDF bit (DB8). For example, with DB8 = 0\n",
      "\t# and DB7 = 0, 40 consecutive PFD cycles of 10 ns or less must occur before digital lock\n",
      "\t# detect goes high. For fractional-N applications, the recommended setting for Bits[DB8:DB7]\n",
      "\t# is 00; for integer-N applications, the recom- mended setting for Bits[DB8:DB7] is 11.\n",
      "\n",
      "\tself._adf._write_element_by_name('LDP', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def ldp(self):\n",
      "\treturn self._adf.map.elements['LDP']['element'].value\n",
      "\n",
      "def _set_phase_detector_polarity(self, value  = True):\n",
      "\t# The DB6 bit sets the phase detector polarity. When a passive loop filter or a noninverting\n",
      "\t# active loop filter is used, this bit should be set to 1. If an active filter with an\n",
      "\t# inverting charac- teristic is used, this bit should be set to 0.\n",
      "\n",
      "\tself._adf._write_element_by_name('Phase_Detector_Polarity', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def phase_detector_polarity(self):\n",
      "\treturn self._adf.map.elements['Phase_Detector_Polarity']['element'].value\n",
      "\n",
      "def _set_power_down(self, value  = True):\n",
      "\t# The DB5 bit provides the programmable power-down mode. Setting this bit to 1 performs a\n",
      "\t# power-down. Setting this bit to 0 returns the synthesizer to normal operation. In software\n",
      "\t# power- down mode, the part retains all information in its registers. The register contents\n",
      "\t# are lost only if the supply voltages are removed. When power-down is activated, the\n",
      "\t# following events occur: · Synthesizer counters are forced to their load state conditions.\n",
      "\t# · VCO is powered down. · Charge pump is forced into three-state mode. · Digital lock\n",
      "\t# detect circuitry is reset. · RFOUT buffers are disabled. · Input registers remain active\n",
      "\t# and capable of loading and latching data.\n",
      "\n",
      "\tself._adf._write_element_by_name('Power_Down', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def power_down(self):\n",
      "\treturn self._adf.map.elements['Power_Down']['element'].value\n",
      "\n",
      "def _set_charge_pump_three_state(self, value  = True):\n",
      "\t# Setting the DB4 bit to 1 puts the charge pump into three-state mode. This bit should be\n",
      "\t# set to 0 for normal operation.\n",
      "\n",
      "\tself._adf._write_element_by_name('Charge_Pump_Three_State', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def charge_pump_three_state(self):\n",
      "\treturn self._adf.map.elements['Charge_Pump_Three_State']['element'].value\n",
      "\n",
      "def _set_counter_reset(self, value  = True):\n",
      "\t# The DB3 bit is the reset bit for the R counter and the N counter of the ADF4351. When this\n",
      "\t# bit is set to 1, the RF synthesizer N counter and R counter are held in reset. For normal\n",
      "\t# opera- tion, this bit should be set to 0.\n",
      "\n",
      "\tself._adf._write_element_by_name('Counter_Reset', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def counter_reset(self):\n",
      "\treturn self._adf.map.elements['Counter_Reset']['element'].value\n",
      "\n",
      "def _set_band_select_clock_mode(self, value  = True):\n",
      "\t# Setting the DB23 bit to 1 selects a faster logic sequence of band selection, which is\n",
      "\t# suitable for high PFD frequencies and is necessary for fast lock applications. Setting the\n",
      "\t# DB23 bit to 0 is recommended for low PFD (<125 kHz) values. For the faster band select\n",
      "\t# logic modes (DB23 set to 1), the value of the band select clock divider must be less than\n",
      "\t# or equal to 254.\n",
      "\n",
      "\tself._adf._write_element_by_name('Band_Select_Clock_Mode', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def band_select_clock_mode(self):\n",
      "\treturn self._adf.map.elements['Band_Select_Clock_Mode']['element'].value\n",
      "\n",
      "def _set_abp(self, value  = True):\n",
      "\t# Bit DB22 sets the PFD antibacklash pulse width. When Bit DB22 is set to 0, the PFD\n",
      "\t# antibacklash pulse width is 6 ns. This setting is recommended for fractional-N use. When\n",
      "\t# Bit DB22 is set to 1, the PFD antibacklash pulse width is 3 ns, which results in phase\n",
      "\t# noise and spur improvements in integer-N operation. For fractional-N operation, the 3 ns\n",
      "\t# setting is not recommended.\n",
      "\n",
      "\tself._adf._write_element_by_name('ABP', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def abp(self):\n",
      "\treturn self._adf.map.elements['ABP']['element'].value\n",
      "\n",
      "def _set_charge_cancelation(self, value  = True):\n",
      "\t# Setting the DB21 bit to 1 enables charge pump charge cancel- ation. This has the effect of\n",
      "\t# reducing PFD spurs in integer-N mode. In fractional-N mode, this bit should be set to 0.\n",
      "\n",
      "\tself._adf._write_element_by_name('Charge_Cancelation', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def charge_cancelation(self):\n",
      "\treturn self._adf.map.elements['Charge_Cancelation']['element'].value\n",
      "\n",
      "def _set_csr_enable(self, value  = True):\n",
      "\t# Setting the DB18 bit to 1 enables cycle slip reduction. CSR is a method for improving lock\n",
      "\t# times. Note that the signal at the phase frequency detector (PFD) must have a 50% duty\n",
      "\t# cycle for cycle slip reduction to work. The charge pump current setting must also be set\n",
      "\t# to a minimum. For more information, see the Cycle Slip Reduction for Faster Lock Times\n",
      "\t# section.\n",
      "\n",
      "\tself._adf._write_element_by_name('CSR_Enable', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def csr_enable(self):\n",
      "\treturn self._adf.map.elements['CSR_Enable']['element'].value\n",
      "\n",
      "def _set_clock_divider_mode(self, value  = True):\n",
      "\t# Bits[DB16:DB15] must be set to 10 to activate phase resync (see the Phase Resync section).\n",
      "\t# These bits must be set to 01 to activate fast lock (see the Fast Lock Timer and Register\n",
      "\t# Sequences section). Setting Bits[DB16:DB15] to 00 disables the clock divider (see Figure\n",
      "\t# 27).\n",
      "\n",
      "\tself._adf._write_element_by_name('Clock_Divider_Mode', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def clock_divider_mode(self):\n",
      "\treturn self._adf.map.elements['Clock_Divider_Mode']['element'].value\n",
      "\n",
      "def _set_clock_divider_value(self, value  = True):\n",
      "\t# Bits[DB14:DB3] set the 12-bit clock divider value. This value is the timeout counter for\n",
      "\t# activation of phase resync (see the Phase Resync section). The clock divider value also\n",
      "\t# sets the timeout counter for fast lock (see the Fast Lock Timer and Register Sequences\n",
      "\t# section).\n",
      "\n",
      "\tself._adf._write_element_by_name('Clock_Divider_Value', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def clock_divider_value(self):\n",
      "\treturn self._adf.map.elements['Clock_Divider_Value']['element'].value\n",
      "\n",
      "def _set_feedback_select(self, value  = True):\n",
      "\t# The DB23 bit selects the feedback from the VCO output to the N counter. When this bit is\n",
      "\t# set to 1, the signal is taken directly from the VCO. When this bit is set to 0, the signal\n",
      "\t# is taken from the output of the output dividers. The dividers enable coverage of the wide\n",
      "\t# frequency band (34.375 MHz to 4.4 GHz). When the dividers are enabled and the feedback\n",
      "\t# signal is taken from the output, the RF output signals of two separately configured PLLs\n",
      "\t# are in phase. This is useful in some applications where the positive interference of\n",
      "\t# signals is required to increase the power.\n",
      "\n",
      "\tself._adf._write_element_by_name('Feedback_Select', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def feedback_select(self):\n",
      "\treturn self._adf.map.elements['Feedback_Select']['element'].value\n",
      "\n",
      "def _set_rf_divider_select(self, value  = True):\n",
      "\t# Bits[DB22:DB20] select the value of the RF output divider (see Figure 28).\n",
      "\n",
      "\tself._adf._write_element_by_name('RF_Divider_Select', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def rf_divider_select(self):\n",
      "\treturn self._adf.map.elements['RF_Divider_Select']['element'].value\n",
      "\n",
      "def _set_band_select_clock_divider_value(self, value  = True):\n",
      "\t# Bits[DB19:DB12] set a divider for the band select logic clock input. By default, the\n",
      "\t# output of the R counter is the value used to clock the band select logic, but, if this\n",
      "\t# value is too high (>125 kHz), a divider can be switched on to divide the R counter output\n",
      "\t# to a smaller value (see Figure 28).\n",
      "\n",
      "\tself._adf._write_element_by_name('Band_Select_Clock_Divider_Value', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def band_select_clock_divider_value(self):\n",
      "\treturn self._adf.map.elements['Band_Select_Clock_Divider_Value']['element'].value\n",
      "\n",
      "def _set_vco_power_down(self, value  = True):\n",
      "\t# Setting the DB11 bit to 0 powers the VCO up; setting this bit to 1 powers the VCO down.\n",
      "\n",
      "\tself._adf._write_element_by_name('VCO_Power-Down', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def vco_power_down(self):\n",
      "\treturn self._adf.map.elements['VCO_Power-Down']['element'].value\n",
      "\n",
      "def _set_mtld(self, value  = True):\n",
      "\t# When the DB10 bit is set to 1, the supply current to the RF output stage is shut down\n",
      "\t# until the part achieves lock, as measured by the digital lock detect circuitry.\n",
      "\n",
      "\tself._adf._write_element_by_name('MTLD', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def mtld(self):\n",
      "\treturn self._adf.map.elements['MTLD']['element'].value\n",
      "\n",
      "def _set_aux_output_select(self, value  = True):\n",
      "\t# The DB9 bit sets the auxiliary RF output. If DB9 is set to 0, the auxiliary RF output is\n",
      "\t# the output of the RF dividers; if DB9 is set to 1, the auxiliary RF output is the\n",
      "\t# fundamental VCO frequency.\n",
      "\n",
      "\tself._adf._write_element_by_name('AUX_Output_Select', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def aux_output_select(self):\n",
      "\treturn self._adf.map.elements['AUX_Output_Select']['element'].value\n",
      "\n",
      "def _set_aux_output_enable(self, value  = True):\n",
      "\t# The DB8 bit enables or disables the auxiliary RF output. If DB8 is set to 0, the auxiliary\n",
      "\t# RF output is disabled; if DB8 is set to 1, the auxiliary RF output is enabled.\n",
      "\n",
      "\tself._adf._write_element_by_name('AUX_Output_Enable', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def aux_output_enable(self):\n",
      "\treturn self._adf.map.elements['AUX_Output_Enable']['element'].value\n",
      "\n",
      "def _set_aux_output_power(self, value  = True):\n",
      "\t# Bits[DB7:DB6] set the value of the auxiliary RF output power level (see Figure 28).\n",
      "\n",
      "\tself._adf._write_element_by_name('AUX_Output_Power', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def aux_output_power(self):\n",
      "\treturn self._adf.map.elements['AUX_Output_Power']['element'].value\n",
      "\n",
      "def _set_rf_output_enable(self, value  = True):\n",
      "\t# The DB5 bit enables or disables the primary RF output. If DB5 is set to 0, the primary RF\n",
      "\t# output is disabled; if DB5 is set to 1, the primary RF output is enabled.\n",
      "\n",
      "\tself._adf._write_element_by_name('RF_Output_Enable', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def rf_output_enable(self):\n",
      "\treturn self._adf.map.elements['RF_Output_Enable']['element'].value\n",
      "\n",
      "def _set_output_power(self, value  = True):\n",
      "\t# Bits[DB4:DB3] set the value of the primary RF output power level (see Figure 28).\n",
      "\n",
      "\tself._adf._write_element_by_name('Output_Power', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def output_power(self):\n",
      "\treturn self._adf.map.elements['Output_Power']['element'].value\n",
      "\n",
      "def _set_lock_detect_pin_operation(self, value  = True):\n",
      "\t# Bits[DB23:DB22] set the operation of the lock detect (LD) pin (see Figure 29).\n",
      "\n",
      "\tself._adf._write_element_by_name('Lock_Detect_Pin_Operation', int(bool(value)))\n",
      "\n",
      "@property\n",
      "def lock_detect_pin_operation(self):\n",
      "\treturn self._adf.map.elements['Lock_Detect_Pin_Operation']['element'].value\n",
      "\n",
      "36\n"
     ]
    }
   ],
   "source": [
    "gen_set_fun_n_property(map)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
