0.7
2020.2
Nov 18 2020
09:47:47
D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/imports/new/tb_uart.v,1715852980,verilog,,,,tb_uart,,,,,,,,
D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/button.v,1715850318,verilog,,D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v,,button,,,,,,,,
D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v,1715904890,verilog,,D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/imports/new/tb_uart.v,,baudrate_generator;transmitter;uart,,,,,,,,
D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart_test.v,1715847610,verilog,,,,uart_test,,,,,,,,
