# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../adder.srcs/sources_1/ip/ila_0_1/sim/ila_0.v" \
"../../../../adder.srcs/sources_1/new/adder.v" \
"../../../../adder.srcs/sources_1/new/adder_.v" \
"../../../../adder.srcs/sim_2/new/_adderTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
