# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do spi_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/git/open-fpga/FpgaProjects/spi {C:/git/open-fpga/FpgaProjects/spi/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:46 on Dec 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/git/open-fpga/FpgaProjects/spi" C:/git/open-fpga/FpgaProjects/spi/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:04:46 on Dec 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/git/open-fpga/FpgaProjects/spi/db {C:/git/open-fpga/FpgaProjects/spi/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:46 on Dec 12,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/git/open-fpga/FpgaProjects/spi/db" C:/git/open-fpga/FpgaProjects/spi/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 18:04:46 on Dec 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/git/open-fpga/FpgaProjects/spi {C:/git/open-fpga/FpgaProjects/spi/spi_if.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:46 on Dec 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/git/open-fpga/FpgaProjects/spi" C:/git/open-fpga/FpgaProjects/spi/spi_if.sv 
# -- Compiling interface spi_if
# 
# Top level modules:
# 	--none--
# End time: 18:04:46 on Dec 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/git/open-fpga/FpgaProjects/spi {C:/git/open-fpga/FpgaProjects/spi/max7219.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:46 on Dec 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/git/open-fpga/FpgaProjects/spi" C:/git/open-fpga/FpgaProjects/spi/max7219.sv 
# -- Compiling module max7219
# 
# Top level modules:
# 	max7219
# End time: 18:04:46 on Dec 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/git/open-fpga/FpgaProjects/spi {C:/git/open-fpga/FpgaProjects/spi/spi_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:46 on Dec 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/git/open-fpga/FpgaProjects/spi" C:/git/open-fpga/FpgaProjects/spi/spi_top.sv 
# -- Compiling module spi_top
# 
# Top level modules:
# 	spi_top
# End time: 18:04:46 on Dec 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/git/open-fpga/FpgaProjects/spi {C:/git/open-fpga/FpgaProjects/spi/spi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:46 on Dec 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/git/open-fpga/FpgaProjects/spi" C:/git/open-fpga/FpgaProjects/spi/spi.sv 
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 18:04:47 on Dec 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/git/open-fpga/FpgaProjects/spi {C:/git/open-fpga/FpgaProjects/spi/w25q32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:47 on Dec 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/git/open-fpga/FpgaProjects/spi" C:/git/open-fpga/FpgaProjects/spi/w25q32.sv 
# -- Compiling module w25q32
# 
# Top level modules:
# 	w25q32
# End time: 18:04:47 on Dec 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do spi.do
# 
#  set PRJ_DIR "c:/git/open-fpga/FpgaProjects/spi"
# c:/git/open-fpga/FpgaProjects/spi
#  set UVM_DIR "c:/Projects/uvm-1.2/src" 
# c:/Projects/uvm-1.2/src
#  set TB_DIR $PRJ_DIR/UTB/spi
# c:/git/open-fpga/FpgaProjects/spi/UTB/spi
#  
#  vlib $TB_DIR/work
# ** Warning: (vlib-34) Library already exists at "c:/git/open-fpga/FpgaProjects/spi/UTB/spi/work".
# 
# 
#  vlog -sv -novopt +define+UVM_NO_DPI +incdir+$UVM_DIR $UVM_DIR/uvm.sv $PRJ_DIR/spi_if.sv $PRJ_DIR/spi.sv $TB_DIR/tb_spi.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:55 on Dec 12,2021
# vlog -reportprogress 300 -sv -novopt "+define+UVM_NO_DPI" "+incdir+c:/Projects/uvm-1.2/src" c:/Projects/uvm-1.2/src/uvm.sv c:/git/open-fpga/FpgaProjects/spi/spi_if.sv c:/git/open-fpga/FpgaProjects/spi/spi.sv c:/git/open-fpga/FpgaProjects/spi/UTB/spi/tb_spi.sv 
# -- Compiling package uvm_pkg
# ** Warning: ** while parsing file included at c:/Projects/uvm-1.2/src/uvm.sv(23)
# ** at c:/Projects/uvm-1.2/src/seq/uvm_sequencer_base.svh(1499): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ** while parsing file included at c:/Projects/uvm-1.2/src/uvm.sv(23)
# ** at c:/Projects/uvm-1.2/src/seq/uvm_sequencer_base.svh(1662): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ** while parsing file included at c:/Projects/uvm-1.2/src/uvm.sv(23)
# ** at c:/Projects/uvm-1.2/src/seq/uvm_sequence_base.svh(1333): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling interface spi_if
# -- Compiling module spi
# -- Compiling package tb_pkg
# -- Importing package uvm_pkg
# -- Compiling package tb_spi_sv_unit
# -- Importing package uvm_pkg
# -- Importing package tb_pkg
# ** Warning: ../../UTB/spi/UTestSpi.svh(169): (vlog-2240) Treating stand-alone use of function 'set_mode' as an implicit VOID cast.
# -- Compiling module tb_spi
# 
# Top level modules:
# 	tb_spi
# End time: 18:05:57 on Dec 12,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
#  
#  
#  vsim tb_spi
# vsim tb_spi 
# Start time: 18:05:58 on Dec 12,2021
# Loading C:/Users/user/AppData/Local/Temp\user@DESKTOP-K7IUQ5A_dpi_22424\win32pe_gcc-4.2.1\export_tramp.dll
# Loading sv_std.std
# Loading work.spi_if
# Loading work.uvm_pkg
# Loading work.tb_pkg
# ** Error (suppressible): (vsim-19) Failed to access library 'c:/Projects/tst/work' at "c:/Projects/tst/work".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.tb_spi_sv_unit
# Loading work.tb_spi
# Loading work.spi
# Compiling C:/Users/user/AppData/Local/Temp\user@DESKTOP-K7IUQ5A_dpi_22424\win32pe_gcc-4.2.1\exportwrapper.c
# Loading C:/Users/user/AppData/Local/Temp\user@DESKTOP-K7IUQ5A_dpi_22424\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# ** Warning: Design size of 53321 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#  
#  add wave /tb_spi/clk
#  add wave /tb_spi/_if/sclk
#  add wave /tb_spi/_if/ss
#  add wave /tb_spi/_if/mosi
#  add wave /tb_spi/_if/miso
#  add wave /tb_spi/_if/in_data
#  add wave /tb_spi/_if/out_data
# 
#  run 84000
# UVM_INFO c:/Projects/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test UTTest_3...
# UVM_INFO ../../UTB/spi/UTestSpi.svh(100) @ 0: uvm_test_top.env [UTEnv] DUT interface found: /tb_spi/_if
# UVM_INFO c:/Projects/uvm-1.2/src/base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
# UVM_INFO ../../UTB/spi/UTestSpi.svh(181) @ 0: uvm_test_top [UTTest_3] 
# 
# 
# ********** UTTest_mode 3 **********
# 
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 2590: uvm_test_top.env.scoreboard [UTScoreBoard] [0] in_data = 7716d85d  out_data = 7716d85d  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 5190: uvm_test_top.env.scoreboard [UTScoreBoard] [1] in_data = 200c78cc  out_data = 200c78cc  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 7790: uvm_test_top.env.scoreboard [UTScoreBoard] [2] in_data = 793707a0  out_data = 793707a0  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 10390: uvm_test_top.env.scoreboard [UTScoreBoard] [3] in_data = 20d57ca0  out_data = 20d57ca0  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 12990: uvm_test_top.env.scoreboard [UTScoreBoard] [4] in_data = 1c585661  out_data = 1c585661  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 15590: uvm_test_top.env.scoreboard [UTScoreBoard] [5] in_data = c247a5dc  out_data = c247a5dc  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 18190: uvm_test_top.env.scoreboard [UTScoreBoard] [6] in_data = d35476b9  out_data = d35476b9  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 20790: uvm_test_top.env.scoreboard [UTScoreBoard] [7] in_data = f0822596  out_data = f0822596  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 23390: uvm_test_top.env.scoreboard [UTScoreBoard] [8] in_data = dd82001c  out_data = dd82001c  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 25990: uvm_test_top.env.scoreboard [UTScoreBoard] [9] in_data = 1aff5261  out_data = 1aff5261  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 28590: uvm_test_top.env.scoreboard [UTScoreBoard] [10] in_data = 675d569b  out_data = 675d569b  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 31190: uvm_test_top.env.scoreboard [UTScoreBoard] [11] in_data = dbe2ec8c  out_data = dbe2ec8c  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 33790: uvm_test_top.env.scoreboard [UTScoreBoard] [12] in_data = 7bc9c8e7  out_data = 7bc9c8e7  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 36390: uvm_test_top.env.scoreboard [UTScoreBoard] [13] in_data = 84830f86  out_data = 84830f86  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 38990: uvm_test_top.env.scoreboard [UTScoreBoard] [14] in_data = 5479b505  out_data = 5479b505  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 41590: uvm_test_top.env.scoreboard [UTScoreBoard] [15] in_data = a037e4b8  out_data = a037e4b8  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 44190: uvm_test_top.env.scoreboard [UTScoreBoard] [16] in_data = 87c525a3  out_data = 87c525a3  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 46790: uvm_test_top.env.scoreboard [UTScoreBoard] [17] in_data = f36ad243  out_data = f36ad243  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 49390: uvm_test_top.env.scoreboard [UTScoreBoard] [18] in_data = 3d16536a  out_data = 3d16536a  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 51990: uvm_test_top.env.scoreboard [UTScoreBoard] [19] in_data = 75518718  out_data = 75518718  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 54590: uvm_test_top.env.scoreboard [UTScoreBoard] [20] in_data = c065f135  out_data = c065f135  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 57190: uvm_test_top.env.scoreboard [UTScoreBoard] [21] in_data = 72535eda  out_data = 72535eda  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 59790: uvm_test_top.env.scoreboard [UTScoreBoard] [22] in_data = f6f5bc31  out_data = f6f5bc31  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 62390: uvm_test_top.env.scoreboard [UTScoreBoard] [23] in_data = d1150e4d  out_data = d1150e4d  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 64990: uvm_test_top.env.scoreboard [UTScoreBoard] [24] in_data = 38de3f3a  out_data = 38de3f3a  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 67590: uvm_test_top.env.scoreboard [UTScoreBoard] [25] in_data = 5963dbb4  out_data = 5963dbb4  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 70190: uvm_test_top.env.scoreboard [UTScoreBoard] [26] in_data = 35d4756c  out_data = 35d4756c  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 72790: uvm_test_top.env.scoreboard [UTScoreBoard] [27] in_data = 73c75ee9  out_data = 73c75ee9  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 75390: uvm_test_top.env.scoreboard [UTScoreBoard] [28] in_data = a4055620  out_data = a4055620  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 77990: uvm_test_top.env.scoreboard [UTScoreBoard] [29] in_data = 5adf2720  out_data = 5adf2720  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 80590: uvm_test_top.env.scoreboard [UTScoreBoard] [30] in_data = 684b89a3  out_data = 684b89a3  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 83190: uvm_test_top.env.scoreboard [UTScoreBoard] [31] in_data = 658b7d69  out_data = 658b7d69  pass
# 
do spi.do
# 
#  set PRJ_DIR "c:/git/open-fpga/FpgaProjects/spi"
# c:/git/open-fpga/FpgaProjects/spi
#  set UVM_DIR "c:/Projects/uvm-1.2/src" 
# c:/Projects/uvm-1.2/src
#  set TB_DIR $PRJ_DIR/UTB/spi
# c:/git/open-fpga/FpgaProjects/spi/UTB/spi
#  
#  vlib $TB_DIR/work
# ** Warning: (vlib-34) Library already exists at "c:/git/open-fpga/FpgaProjects/spi/UTB/spi/work".
# 
# 
#  vlog -sv -novopt +define+UVM_NO_DPI +incdir+$UVM_DIR $UVM_DIR/uvm.sv $PRJ_DIR/spi_if.sv $PRJ_DIR/spi.sv $TB_DIR/tb_spi.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:33 on Dec 12,2021
# vlog -reportprogress 300 -sv -novopt "+define+UVM_NO_DPI" "+incdir+c:/Projects/uvm-1.2/src" c:/Projects/uvm-1.2/src/uvm.sv c:/git/open-fpga/FpgaProjects/spi/spi_if.sv c:/git/open-fpga/FpgaProjects/spi/spi.sv c:/git/open-fpga/FpgaProjects/spi/UTB/spi/tb_spi.sv 
# -- Compiling package uvm_pkg
# ** Warning: ** while parsing file included at c:/Projects/uvm-1.2/src/uvm.sv(23)
# ** at c:/Projects/uvm-1.2/src/seq/uvm_sequencer_base.svh(1499): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ** while parsing file included at c:/Projects/uvm-1.2/src/uvm.sv(23)
# ** at c:/Projects/uvm-1.2/src/seq/uvm_sequencer_base.svh(1662): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: ** while parsing file included at c:/Projects/uvm-1.2/src/uvm.sv(23)
# ** at c:/Projects/uvm-1.2/src/seq/uvm_sequence_base.svh(1333): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling interface spi_if
# -- Compiling module spi
# -- Compiling package tb_pkg
# -- Importing package uvm_pkg
# -- Compiling package tb_spi_sv_unit
# -- Importing package uvm_pkg
# -- Importing package tb_pkg
# ** Warning: ../../UTB/spi/UTestSpi.svh(169): (vlog-2240) Treating stand-alone use of function 'set_mode' as an implicit VOID cast.
# -- Compiling module tb_spi
# 
# Top level modules:
# 	tb_spi
# End time: 18:06:34 on Dec 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
#  
#  
#  vsim tb_spi
# End time: 18:06:36 on Dec 12,2021, Elapsed time: 0:00:38
# Errors: 1, Warnings: 5
# vsim tb_spi 
# Start time: 18:06:36 on Dec 12,2021
# Loading C:/Users/user/AppData/Local/Temp\user@DESKTOP-K7IUQ5A_dpi_11352\win32pe_gcc-4.2.1\export_tramp.dll
# Loading sv_std.std
# Loading work.spi_if
# Loading work.uvm_pkg
# Loading work.tb_pkg
# ** Error (suppressible): (vsim-19) Failed to access library 'c:/Projects/tst/work' at "c:/Projects/tst/work".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.tb_spi_sv_unit
# Loading work.tb_spi
# Loading work.spi
# Compiling C:/Users/user/AppData/Local/Temp\user@DESKTOP-K7IUQ5A_dpi_11352\win32pe_gcc-4.2.1\exportwrapper.c
# Loading C:/Users/user/AppData/Local/Temp\user@DESKTOP-K7IUQ5A_dpi_11352\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# ** Warning: Design size of 53321 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#  
#  add wave /tb_spi/clk
#  add wave /tb_spi/_if/sclk
#  add wave /tb_spi/_if/ss
#  add wave /tb_spi/_if/mosi
#  add wave /tb_spi/_if/miso
#  add wave /tb_spi/_if/in_data
#  add wave /tb_spi/_if/out_data
# 
#  run 84000
# UVM_INFO c:/Projects/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test UTTest_0...
# UVM_INFO ../../UTB/spi/UTestSpi.svh(100) @ 0: uvm_test_top.env [UTEnv] DUT interface found: /tb_spi/_if
# UVM_INFO c:/Projects/uvm-1.2/src/base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
# UVM_INFO ../../UTB/spi/UTestSpi.svh(181) @ 0: uvm_test_top [UTTest_0] 
# 
# 
# ********** UTTest_mode 0 **********
# 
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 2590: uvm_test_top.env.scoreboard [UTScoreBoard] [0] in_data = 7716d85d  out_data = 7716d85d  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 5190: uvm_test_top.env.scoreboard [UTScoreBoard] [1] in_data = 200c78cc  out_data = 200c78cc  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 7790: uvm_test_top.env.scoreboard [UTScoreBoard] [2] in_data = 793707a0  out_data = 793707a0  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 10390: uvm_test_top.env.scoreboard [UTScoreBoard] [3] in_data = 20d57ca0  out_data = 20d57ca0  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 12990: uvm_test_top.env.scoreboard [UTScoreBoard] [4] in_data = 1c585661  out_data = 1c585661  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 15590: uvm_test_top.env.scoreboard [UTScoreBoard] [5] in_data = c247a5dc  out_data = c247a5dc  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 18190: uvm_test_top.env.scoreboard [UTScoreBoard] [6] in_data = d35476b9  out_data = d35476b9  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 20790: uvm_test_top.env.scoreboard [UTScoreBoard] [7] in_data = f0822596  out_data = f0822596  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 23390: uvm_test_top.env.scoreboard [UTScoreBoard] [8] in_data = dd82001c  out_data = dd82001c  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 25990: uvm_test_top.env.scoreboard [UTScoreBoard] [9] in_data = 1aff5261  out_data = 1aff5261  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 28590: uvm_test_top.env.scoreboard [UTScoreBoard] [10] in_data = 675d569b  out_data = 675d569b  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 31190: uvm_test_top.env.scoreboard [UTScoreBoard] [11] in_data = dbe2ec8c  out_data = dbe2ec8c  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 33790: uvm_test_top.env.scoreboard [UTScoreBoard] [12] in_data = 7bc9c8e7  out_data = 7bc9c8e7  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 36390: uvm_test_top.env.scoreboard [UTScoreBoard] [13] in_data = 84830f86  out_data = 84830f86  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 38990: uvm_test_top.env.scoreboard [UTScoreBoard] [14] in_data = 5479b505  out_data = 5479b505  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 41590: uvm_test_top.env.scoreboard [UTScoreBoard] [15] in_data = a037e4b8  out_data = a037e4b8  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 44190: uvm_test_top.env.scoreboard [UTScoreBoard] [16] in_data = 87c525a3  out_data = 87c525a3  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 46790: uvm_test_top.env.scoreboard [UTScoreBoard] [17] in_data = f36ad243  out_data = f36ad243  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 49390: uvm_test_top.env.scoreboard [UTScoreBoard] [18] in_data = 3d16536a  out_data = 3d16536a  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 51990: uvm_test_top.env.scoreboard [UTScoreBoard] [19] in_data = 75518718  out_data = 75518718  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 54590: uvm_test_top.env.scoreboard [UTScoreBoard] [20] in_data = c065f135  out_data = c065f135  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 57190: uvm_test_top.env.scoreboard [UTScoreBoard] [21] in_data = 72535eda  out_data = 72535eda  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 59790: uvm_test_top.env.scoreboard [UTScoreBoard] [22] in_data = f6f5bc31  out_data = f6f5bc31  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 62390: uvm_test_top.env.scoreboard [UTScoreBoard] [23] in_data = d1150e4d  out_data = d1150e4d  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 64990: uvm_test_top.env.scoreboard [UTScoreBoard] [24] in_data = 38de3f3a  out_data = 38de3f3a  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 67590: uvm_test_top.env.scoreboard [UTScoreBoard] [25] in_data = 5963dbb4  out_data = 5963dbb4  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 70190: uvm_test_top.env.scoreboard [UTScoreBoard] [26] in_data = 35d4756c  out_data = 35d4756c  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 72790: uvm_test_top.env.scoreboard [UTScoreBoard] [27] in_data = 73c75ee9  out_data = 73c75ee9  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 75390: uvm_test_top.env.scoreboard [UTScoreBoard] [28] in_data = a4055620  out_data = a4055620  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 77990: uvm_test_top.env.scoreboard [UTScoreBoard] [29] in_data = 5adf2720  out_data = 5adf2720  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 80590: uvm_test_top.env.scoreboard [UTScoreBoard] [30] in_data = 684b89a3  out_data = 684b89a3  pass
# UVM_INFO ../../UTB/tb_pkg.svh(310) @ 83190: uvm_test_top.env.scoreboard [UTScoreBoard] [31] in_data = 658b7d69  out_data = 658b7d69  pass
# 
# End time: 18:06:45 on Dec 12,2021, Elapsed time: 0:00:09
# Errors: 1, Warnings: 1
