Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b32b34ffa65e48c595d695980f1fe1ca --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port a [D:/PCPU/PCPU.srcs/sources_1/new/imem.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider(k=4)
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.mux4_32
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.pipe_if
Compiling module xil_defaultlib.pipe_if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4_5
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.pipe_id
Compiling module xil_defaultlib.pipe_id_ex
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipe_ex
Compiling module xil_defaultlib.pipe_ex_mem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.pipe_mem
Compiling module xil_defaultlib.pipe_mem_wb
Compiling module xil_defaultlib.pipe_wb
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.seg7x16
Compiling module xil_defaultlib.board_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
