# TemplateRepo

[![Awesome](https://awesome.re/badge.svg)](https://github.com/Chip-Security-Lab/TemplateRepo) 
[![License: MIT](https://img.shields.io/badge/License-MIT-green.svg)](https://opensource.org/licenses/MIT)

## ğŸ“– Overview
[VerilogCoder](https://arxiv.org/abs/2408.08927) is a RTL generation framework LLM-based.

## ğŸ”” News
- **New Reports**

- **2024-07-22 We release a new paper: "[Paper Name](https://arxiv.org/abs/2407.15017)", which reviews how knowledge is acquired, utilized, and evolves in large language models.**
- **2023-05  We release a new analysis paper:"[Paper Name](https://arxiv.org/abs/2305.13172)" based on this repository! We are looking forward to any comments or discussions on this topic :)**
- **2022-12 We create this repository to maintain a template repository.**

(æ›´æ–°ä¿¡æ¯ï¼Œå¦‚æ–°è®ºæ–‡ã€æ–°æ•°æ®é›†ã€æ–°å·¥å…·ç­‰)

---

## ğŸ” Contents

- [TemplateRepo](#templaterepo)
  - [ğŸ“– Overview](#-overview)
  - [ğŸ”” News](#-news)
  - [ğŸ” Contents](#-contents)
  - [ğŸŒ Environment](#-environment)
  - [ğŸ”§ Usage](#-usage)
  - [ğŸ“Œ Citation](#-citation)
    - [BibTex](#bibtex)
  - [ğŸ‰Contribution](#contribution)
    - [Contributors](#contributors)

---

## ğŸŒ Environment

(åˆ—å‡ºä»£ç è¿è¡Œç¯å¢ƒï¼Œå¦‚æ“ä½œç³»ç»Ÿã€ä¾èµ–åº“ç­‰)

In order to use PyHDL-Eval you will need to install iverilog, verilator,
and python3 along with several Python packages. These are the versions
which were used for this project:

 - iverilog (v12)
 - python3 (v3.11.0)


To install Python 3.11:
```
$ conda create -n codex python=3.11
$ conda activate codex
```

Install [ICARUS Verilog](https://github.com/steveicarus/iverilog):
```
$ git clone https://github.com/steveicarus/iverilog.git && cd iverilog \
        && git checkout v12-branch \
        && sh ./autoconf.sh && ./configure && make -j4\
        && make install
```

You will also need the following Python packages:

```
 % pip install langchain langchain-openai langchain-nvidia-ai-endpoints
```

We plan to provide a Dockerfile and backwards compatibility mode with a prebuilt jsonl soon.

---

## ğŸ”§ Usage

(ç»™å‡ºä½¿ç”¨è¯´æ˜ï¼Œå¦‚å¦‚ä½•å®‰è£…ä¾èµ–ã€å¦‚ä½•è¿è¡Œä»£ç ç­‰ï¼›ä»¥åŠä»£ç ç»“æ„ã€ä»£ç æ–‡ä»¶è¯´æ˜ç­‰)

The evalution harness is run using make and various evaluation parameters can be set as below:

```
mkdir -p build/
../configure  --with-task=$task --with-model=$model --with-examples=$shots --with-samples=$samples --with-temperature=$temperature --with-top-p=$top_p
make
```

Evaluation can be sped up by providing the `-j` flag to make, such as `-j4` to run 4 worker processes.

Available tasks are `code-complete-iccad2023` and `spec-to-rtl` with each referencing their corresponding `dataset_$task` directory containig the problems. Problem themselves are identical between the two datasets and only the task format changes.

Valid models are listed at the top of `scripts/sv-generate`. The number of in-context learning examples can be between 0-4, and given with `--with-examples`. Samples to collect per problem are given by `--with-samples`. Finally, model temperature and top_p can be set to --with-temperature and --with-top-p, respectively.

These parameters can be easily swept with a shell script, to create separate build directories for each evaluation harness configuration target. 

---

## ğŸ“Œ Citation

Please cite our paper if find our work useful.

### BibTex
```
@misc{ho2024verilogcoderautonomousverilogcoding,
      title={VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool}, 
      author={Chia-Tung Ho and Haoxing Ren and Brucek Khailany},
      year={2024},
      eprint={2408.08927},
      archivePrefix={arXiv},
      primaryClass={cs.AI},
      url={https://arxiv.org/abs/2408.08927}, 
}
```
## ğŸ‰Contribution
### Contributors

<a href="https://github.com/Chip-Security-Lab/TemplateRepo/graphs/contributors">
  <img src="https://contrib.rocks/image?repo=Chip-Security-Lab/TemplateRepo" />
</a>