// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _acc_HH_
#define _acc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "readCalcData.h"
#include "GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1.h"
#include "GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "GapJunctionIP_mul_27ns_27ns_54_7_1.h"

namespace ap_rtl {

struct acc : public sc_module {
    // Port declarations 82
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<27> > simConfig_rowsToSimulate_V_dout;
    sc_in< sc_logic > simConfig_rowsToSimulate_V_empty_n;
    sc_out< sc_logic > simConfig_rowsToSimulate_V_read;
    sc_in< sc_lv<27> > simConfig_BLOCK_NUMBERS_V_dout;
    sc_in< sc_logic > simConfig_BLOCK_NUMBERS_V_empty_n;
    sc_out< sc_logic > simConfig_BLOCK_NUMBERS_V_read;
    sc_out< sc_lv<27> > simConfig_rowsToSimulate_V_out_din;
    sc_in< sc_logic > simConfig_rowsToSimulate_V_out_full_n;
    sc_out< sc_logic > simConfig_rowsToSimulate_V_out_write;
    sc_out< sc_lv<27> > simConfig_BLOCK_NUMBERS_V_out_din;
    sc_in< sc_logic > simConfig_BLOCK_NUMBERS_V_out_full_n;
    sc_out< sc_logic > simConfig_BLOCK_NUMBERS_V_out_write;
    sc_in< sc_lv<32> > F_V_data_0_dout;
    sc_in< sc_logic > F_V_data_0_empty_n;
    sc_out< sc_logic > F_V_data_0_read;
    sc_in< sc_lv<32> > F_V_data_1_dout;
    sc_in< sc_logic > F_V_data_1_empty_n;
    sc_out< sc_logic > F_V_data_1_read;
    sc_in< sc_lv<32> > F_V_data_2_dout;
    sc_in< sc_logic > F_V_data_2_empty_n;
    sc_out< sc_logic > F_V_data_2_read;
    sc_in< sc_lv<32> > F_V_data_3_dout;
    sc_in< sc_logic > F_V_data_3_empty_n;
    sc_out< sc_logic > F_V_data_3_read;
    sc_in< sc_lv<32> > V_V_data_0_dout;
    sc_in< sc_logic > V_V_data_0_empty_n;
    sc_out< sc_logic > V_V_data_0_read;
    sc_in< sc_lv<32> > V_V_data_1_dout;
    sc_in< sc_logic > V_V_data_1_empty_n;
    sc_out< sc_logic > V_V_data_1_read;
    sc_in< sc_lv<32> > V_V_data_2_dout;
    sc_in< sc_logic > V_V_data_2_empty_n;
    sc_out< sc_logic > V_V_data_2_read;
    sc_in< sc_lv<32> > V_V_data_3_dout;
    sc_in< sc_logic > V_V_data_3_empty_n;
    sc_out< sc_logic > V_V_data_3_read;
    sc_in< sc_lv<32> > C_data_V_data_0_dout;
    sc_in< sc_logic > C_data_V_data_0_empty_n;
    sc_out< sc_logic > C_data_V_data_0_read;
    sc_in< sc_lv<32> > C_data_V_data_1_dout;
    sc_in< sc_logic > C_data_V_data_1_empty_n;
    sc_out< sc_logic > C_data_V_data_1_read;
    sc_in< sc_lv<32> > C_data_V_data_2_dout;
    sc_in< sc_logic > C_data_V_data_2_empty_n;
    sc_out< sc_logic > C_data_V_data_2_read;
    sc_in< sc_lv<32> > C_data_V_data_3_dout;
    sc_in< sc_logic > C_data_V_data_3_empty_n;
    sc_out< sc_logic > C_data_V_data_3_read;
    sc_out< sc_lv<32> > F_acc_V_data_0_din;
    sc_in< sc_logic > F_acc_V_data_0_full_n;
    sc_out< sc_logic > F_acc_V_data_0_write;
    sc_out< sc_lv<32> > F_acc_V_data_1_din;
    sc_in< sc_logic > F_acc_V_data_1_full_n;
    sc_out< sc_logic > F_acc_V_data_1_write;
    sc_out< sc_lv<32> > F_acc_V_data_2_din;
    sc_in< sc_logic > F_acc_V_data_2_full_n;
    sc_out< sc_logic > F_acc_V_data_2_write;
    sc_out< sc_lv<32> > F_acc_V_data_3_din;
    sc_in< sc_logic > F_acc_V_data_3_full_n;
    sc_out< sc_logic > F_acc_V_data_3_write;
    sc_out< sc_lv<32> > V_acc_V_data_0_din;
    sc_in< sc_logic > V_acc_V_data_0_full_n;
    sc_out< sc_logic > V_acc_V_data_0_write;
    sc_out< sc_lv<32> > V_acc_V_data_1_din;
    sc_in< sc_logic > V_acc_V_data_1_full_n;
    sc_out< sc_logic > V_acc_V_data_1_write;
    sc_out< sc_lv<32> > V_acc_V_data_2_din;
    sc_in< sc_logic > V_acc_V_data_2_full_n;
    sc_out< sc_logic > V_acc_V_data_2_write;
    sc_out< sc_lv<32> > V_acc_V_data_3_din;
    sc_in< sc_logic > V_acc_V_data_3_full_n;
    sc_out< sc_logic > V_acc_V_data_3_write;


    // Module declarations
    acc(sc_module_name name);
    SC_HAS_PROCESS(acc);

    ~acc();

    sc_trace_file* mVcdFile;

    readCalcData* grp_readCalcData_fu_181;
    GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1<1,8,32,32,32>* GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U161;
    GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1<1,8,32,32,32>* GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U162;
    GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1<1,8,32,32,32>* GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163;
    GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U164;
    GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U165;
    GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U166;
    GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U167;
    GapJunctionIP_mul_27ns_27ns_54_7_1<1,7,27,27,54>* GapJunctionIP_mul_27ns_27ns_54_7_1_U168;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > simConfig_rowsToSimulate_V_blk_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMBERS_V_blk_n;
    sc_signal< sc_logic > simConfig_rowsToSimulate_V_out_blk_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMBERS_V_out_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_181_F_V_data_0_blk_n;
    sc_signal< sc_logic > F_V_data_0_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_317;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_logic > grp_readCalcData_fu_181_F_V_data_1_blk_n;
    sc_signal< sc_logic > F_V_data_1_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_181_F_V_data_2_blk_n;
    sc_signal< sc_logic > F_V_data_2_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_181_F_V_data_3_blk_n;
    sc_signal< sc_logic > F_V_data_3_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_181_V_V_data_0_blk_n;
    sc_signal< sc_logic > V_V_data_0_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_181_V_V_data_1_blk_n;
    sc_signal< sc_logic > V_V_data_1_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_181_V_V_data_2_blk_n;
    sc_signal< sc_logic > V_V_data_2_blk_n;
    sc_signal< sc_logic > grp_readCalcData_fu_181_V_V_data_3_blk_n;
    sc_signal< sc_logic > V_V_data_3_blk_n;
    sc_signal< sc_logic > C_data_V_data_0_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_logic > C_data_V_data_1_blk_n;
    sc_signal< sc_logic > C_data_V_data_2_blk_n;
    sc_signal< sc_logic > C_data_V_data_3_blk_n;
    sc_signal< sc_logic > F_acc_V_data_0_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_317_pp0_iter3_reg;
    sc_signal< sc_logic > F_acc_V_data_1_blk_n;
    sc_signal< sc_logic > F_acc_V_data_2_blk_n;
    sc_signal< sc_logic > F_acc_V_data_3_blk_n;
    sc_signal< sc_logic > V_acc_V_data_0_blk_n;
    sc_signal< sc_logic > V_acc_V_data_1_blk_n;
    sc_signal< sc_logic > V_acc_V_data_2_blk_n;
    sc_signal< sc_logic > V_acc_V_data_3_blk_n;
    sc_signal< sc_lv<54> > indvar_flatten_reg_170;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<54> > grp_fu_285_p2;
    sc_signal< sc_lv<54> > bound_reg_312;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_291_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_317_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_317_pp0_iter2_reg;
    sc_signal< sc_lv<54> > indvar_flatten_next_fu_296_p2;
    sc_signal< sc_lv<54> > indvar_flatten_next_reg_321;
    sc_signal< sc_lv<32> > F_vector_data_0_reg_326;
    sc_signal< sc_logic > C_data_V_data_00_status;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state25_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > F_vector_data_1_reg_331;
    sc_signal< sc_lv<32> > F_vector_data_2_reg_336;
    sc_signal< sc_lv<32> > F_vector_data_3_reg_341;
    sc_signal< sc_lv<32> > V_vector_data_0_reg_346;
    sc_signal< sc_lv<32> > V_vector_data_1_reg_351;
    sc_signal< sc_lv<32> > V_vector_data_2_reg_356;
    sc_signal< sc_lv<32> > V_vector_data_3_reg_361;
    sc_signal< sc_lv<32> > tmp_data_0_5_reg_366;
    sc_signal< sc_lv<32> > tmp_data_1_5_reg_371;
    sc_signal< sc_lv<32> > tmp_data_2_5_reg_376;
    sc_signal< sc_lv<32> > tmp_data_3_5_reg_381;
    sc_signal< sc_lv<32> > F_vector_data_0_1_reg_386;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state26_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state34_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > F_vector_data_1_1_reg_391;
    sc_signal< sc_lv<32> > F_vector_data_2_1_reg_396;
    sc_signal< sc_lv<32> > F_vector_data_3_1_reg_401;
    sc_signal< sc_lv<32> > V_vector_data_0_1_reg_406;
    sc_signal< sc_lv<32> > V_vector_data_1_1_reg_411;
    sc_signal< sc_lv<32> > V_vector_data_2_1_reg_416;
    sc_signal< sc_lv<32> > V_vector_data_3_1_reg_421;
    sc_signal< sc_lv<32> > tmp_data_0_6_reg_426;
    sc_signal< bool > ap_block_state11_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state27_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state35_pp0_stage3_iter3;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > tmp_data_1_6_reg_431;
    sc_signal< sc_lv<32> > tmp_data_2_6_reg_436;
    sc_signal< sc_lv<32> > tmp_data_3_6_reg_441;
    sc_signal< sc_lv<32> > F_vector_data_0_2_reg_446;
    sc_signal< sc_lv<32> > F_vector_data_1_2_reg_451;
    sc_signal< sc_lv<32> > F_vector_data_2_2_reg_456;
    sc_signal< sc_lv<32> > F_vector_data_3_2_reg_461;
    sc_signal< sc_lv<32> > V_vector_data_0_2_reg_466;
    sc_signal< sc_lv<32> > V_vector_data_1_2_reg_471;
    sc_signal< sc_lv<32> > V_vector_data_2_2_reg_476;
    sc_signal< sc_lv<32> > V_vector_data_3_2_reg_481;
    sc_signal< sc_lv<32> > F_vector_data_0_3_reg_486;
    sc_signal< bool > ap_block_state12_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state28_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state36_pp0_stage4_iter3;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > F_vector_data_1_3_reg_491;
    sc_signal< sc_lv<32> > F_vector_data_2_3_reg_496;
    sc_signal< sc_lv<32> > F_vector_data_3_3_reg_501;
    sc_signal< sc_lv<32> > V_vector_data_0_3_reg_506;
    sc_signal< sc_lv<32> > V_vector_data_1_3_reg_511;
    sc_signal< sc_lv<32> > V_vector_data_2_3_reg_516;
    sc_signal< sc_lv<32> > V_vector_data_3_3_reg_521;
    sc_signal< sc_lv<32> > grp_fu_213_p2;
    sc_signal< sc_lv<32> > tmp_i_i_i_reg_526;
    sc_signal< bool > ap_block_state13_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state29_pp0_stage5_iter2;
    sc_signal< sc_logic > F_acc_V_data_01_status;
    sc_signal< sc_logic > V_acc_V_data_01_status;
    sc_signal< bool > ap_block_state37_pp0_stage5_iter3;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > grp_fu_217_p2;
    sc_signal< sc_lv<32> > tmp_1_i_i_i_reg_531;
    sc_signal< sc_lv<32> > grp_fu_221_p2;
    sc_signal< sc_lv<32> > tmp_2_i_i_i_reg_536;
    sc_signal< sc_lv<32> > grp_fu_225_p2;
    sc_signal< sc_lv<32> > tmp_3_i_i_i_reg_541;
    sc_signal< sc_lv<32> > tmp_data_0_7_reg_546;
    sc_signal< sc_lv<32> > tmp_data_1_7_reg_551;
    sc_signal< sc_lv<32> > tmp_data_2_7_reg_556;
    sc_signal< sc_lv<32> > tmp_data_3_7_reg_561;
    sc_signal< sc_lv<32> > tmp_i204_i_i_reg_566;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state14_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state22_pp0_stage6_iter1;
    sc_signal< bool > ap_block_state30_pp0_stage6_iter2;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<32> > tmp_1_i205_i_i_reg_571;
    sc_signal< sc_lv<32> > tmp_2_i206_i_i_reg_576;
    sc_signal< sc_lv<32> > tmp_3_i207_i_i_reg_581;
    sc_signal< sc_lv<32> > tmp_i223_i_i_reg_586;
    sc_signal< bool > ap_block_state15_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage7_iter1;
    sc_signal< bool > ap_block_state31_pp0_stage7_iter2;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<32> > tmp_1_i224_i_i_reg_591;
    sc_signal< sc_lv<32> > tmp_2_i225_i_i_reg_596;
    sc_signal< sc_lv<32> > tmp_3_i226_i_i_reg_601;
    sc_signal< sc_lv<32> > tmp_data_0_8_reg_606;
    sc_signal< sc_lv<32> > tmp_data_1_8_reg_611;
    sc_signal< sc_lv<32> > tmp_data_2_8_reg_616;
    sc_signal< sc_lv<32> > tmp_data_3_8_reg_621;
    sc_signal< sc_lv<32> > tmp_i230_i_i_reg_626;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > tmp_1_i231_i_i_reg_631;
    sc_signal< sc_lv<32> > tmp_2_i232_i_i_reg_636;
    sc_signal< sc_lv<32> > tmp_3_i233_i_i_reg_641;
    sc_signal< sc_lv<32> > tmp_i249_i_i_reg_646;
    sc_signal< sc_lv<32> > tmp_1_i250_i_i_reg_651;
    sc_signal< sc_lv<32> > tmp_2_i251_i_i_reg_656;
    sc_signal< sc_lv<32> > tmp_3_i252_i_i_reg_661;
    sc_signal< sc_lv<32> > tmp_i256_i_i_reg_666;
    sc_signal< sc_lv<32> > tmp_1_i257_i_i_reg_671;
    sc_signal< sc_lv<32> > tmp_2_i258_i_i_reg_676;
    sc_signal< sc_lv<32> > tmp_3_i259_i_i_reg_681;
    sc_signal< sc_lv<32> > tmp_i275_i_i_reg_686;
    sc_signal< sc_lv<32> > tmp_1_i276_i_i_reg_691;
    sc_signal< sc_lv<32> > tmp_2_i277_i_i_reg_696;
    sc_signal< sc_lv<32> > tmp_3_i278_i_i_reg_701;
    sc_signal< sc_lv<32> > tmp_i282_i_i_reg_706;
    sc_signal< sc_lv<32> > tmp_1_i283_i_i_reg_711;
    sc_signal< sc_lv<32> > tmp_2_i284_i_i_reg_716;
    sc_signal< sc_lv<32> > tmp_3_i285_i_i_reg_721;
    sc_signal< sc_lv<32> > grp_fu_201_p2;
    sc_signal< sc_lv<32> > dataTemp1_reg_726;
    sc_signal< sc_lv<32> > grp_fu_205_p2;
    sc_signal< sc_lv<32> > dataTemp2_reg_731;
    sc_signal< sc_lv<32> > dataTemp1_1_reg_736;
    sc_signal< sc_lv<32> > dataTemp2_1_reg_741;
    sc_signal< sc_lv<32> > dataTemp1_2_reg_746;
    sc_signal< sc_lv<32> > dataTemp2_2_reg_751;
    sc_signal< sc_lv<32> > dataTemp1_3_reg_756;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > dataTemp2_3_reg_761;
    sc_signal< sc_lv<32> > dataTemp1_4_reg_766;
    sc_signal< sc_lv<32> > dataTemp2_4_reg_771;
    sc_signal< sc_lv<32> > dataTemp1_5_reg_776;
    sc_signal< sc_lv<32> > dataTemp2_5_reg_781;
    sc_signal< sc_lv<32> > dataTemp1_6_reg_786;
    sc_signal< sc_lv<32> > dataTemp2_6_reg_791;
    sc_signal< sc_lv<32> > dataTemp1_7_reg_796;
    sc_signal< sc_lv<32> > dataTemp2_7_reg_801;
    sc_signal< sc_lv<32> > grp_fu_209_p2;
    sc_signal< sc_lv<32> > tmp_data_0_reg_806;
    sc_signal< sc_lv<32> > tmp_data_0_4_reg_811;
    sc_signal< sc_lv<32> > tmp_data_1_reg_816;
    sc_signal< sc_lv<32> > tmp_data_1_4_reg_821;
    sc_signal< sc_lv<32> > tmp_data_2_reg_826;
    sc_signal< sc_lv<32> > tmp_data_2_4_reg_831;
    sc_signal< sc_lv<32> > tmp_data_3_reg_836;
    sc_signal< sc_lv<32> > tmp_data_3_4_reg_841;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state8;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< sc_logic > grp_readCalcData_fu_181_ap_start;
    sc_signal< sc_logic > grp_readCalcData_fu_181_ap_done;
    sc_signal< sc_logic > grp_readCalcData_fu_181_ap_idle;
    sc_signal< sc_logic > grp_readCalcData_fu_181_ap_ready;
    sc_signal< sc_logic > grp_readCalcData_fu_181_F_V_data_0_read;
    sc_signal< sc_logic > grp_readCalcData_fu_181_F_V_data_1_read;
    sc_signal< sc_logic > grp_readCalcData_fu_181_F_V_data_2_read;
    sc_signal< sc_logic > grp_readCalcData_fu_181_F_V_data_3_read;
    sc_signal< sc_logic > grp_readCalcData_fu_181_V_V_data_0_read;
    sc_signal< sc_logic > grp_readCalcData_fu_181_V_V_data_1_read;
    sc_signal< sc_logic > grp_readCalcData_fu_181_V_V_data_2_read;
    sc_signal< sc_logic > grp_readCalcData_fu_181_V_V_data_3_read;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_181_ap_return_0;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_181_ap_return_1;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_181_ap_return_2;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_181_ap_return_3;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_181_ap_return_4;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_181_ap_return_5;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_181_ap_return_6;
    sc_signal< sc_lv<32> > grp_readCalcData_fu_181_ap_return_7;
    sc_signal< sc_logic > grp_readCalcData_fu_181_ap_ce;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter0_ignore_call3;
    sc_signal< bool > ap_block_state17_pp0_stage1_iter1_ignore_call3;
    sc_signal< bool > ap_block_state25_pp0_stage1_iter2_ignore_call3;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter3_ignore_call3;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp101;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter0_ignore_call31;
    sc_signal< bool > ap_block_state18_pp0_stage2_iter1_ignore_call31;
    sc_signal< bool > ap_block_state26_pp0_stage2_iter2_ignore_call31;
    sc_signal< bool > ap_block_state34_pp0_stage2_iter3_ignore_call31;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp119;
    sc_signal< bool > ap_block_state11_pp0_stage3_iter0_ignore_call59;
    sc_signal< bool > ap_block_state19_pp0_stage3_iter1_ignore_call59;
    sc_signal< bool > ap_block_state27_pp0_stage3_iter2_ignore_call59;
    sc_signal< bool > ap_block_state35_pp0_stage3_iter3_ignore_call59;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp141;
    sc_signal< bool > ap_block_state12_pp0_stage4_iter0_ignore_call87;
    sc_signal< bool > ap_block_state20_pp0_stage4_iter1_ignore_call87;
    sc_signal< bool > ap_block_state28_pp0_stage4_iter2_ignore_call87;
    sc_signal< bool > ap_block_state36_pp0_stage4_iter3_ignore_call87;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp162;
    sc_signal< sc_lv<54> > ap_phi_mux_indvar_flatten_phi_fu_174_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > grp_readCalcData_fu_181_ap_start_reg;
    sc_signal< sc_logic > C_data_V_data_00_update;
    sc_signal< sc_logic > F_acc_V_data_01_update;
    sc_signal< bool > ap_block_pp0_stage5_01001;
    sc_signal< sc_logic > V_acc_V_data_01_update;
    sc_signal< sc_lv<32> > grp_fu_201_p0;
    sc_signal< sc_lv<32> > grp_fu_201_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<32> > grp_fu_205_p0;
    sc_signal< sc_lv<32> > grp_fu_205_p1;
    sc_signal< sc_lv<32> > grp_fu_209_p0;
    sc_signal< sc_lv<32> > grp_fu_209_p1;
    sc_signal< sc_lv<32> > grp_fu_213_p0;
    sc_signal< sc_lv<32> > grp_fu_213_p1;
    sc_signal< sc_lv<32> > grp_fu_217_p0;
    sc_signal< sc_lv<32> > grp_fu_217_p1;
    sc_signal< sc_lv<32> > grp_fu_221_p0;
    sc_signal< sc_lv<32> > grp_fu_221_p1;
    sc_signal< sc_lv<32> > grp_fu_225_p0;
    sc_signal< sc_lv<32> > grp_fu_225_p1;
    sc_signal< sc_lv<27> > grp_fu_285_p0;
    sc_signal< sc_lv<27> > grp_fu_285_p1;
    sc_signal< sc_logic > grp_fu_201_ce;
    sc_signal< sc_logic > grp_fu_205_ce;
    sc_signal< sc_logic > grp_fu_209_ce;
    sc_signal< sc_logic > grp_fu_213_ce;
    sc_signal< sc_logic > grp_fu_217_ce;
    sc_signal< sc_logic > grp_fu_221_ce;
    sc_signal< sc_logic > grp_fu_225_ce;
    sc_signal< sc_logic > grp_fu_285_ce;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<54> > grp_fu_285_p00;
    sc_signal< sc_lv<54> > grp_fu_285_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_pp0_stage0;
    static const sc_lv<16> ap_ST_fsm_pp0_stage1;
    static const sc_lv<16> ap_ST_fsm_pp0_stage2;
    static const sc_lv<16> ap_ST_fsm_pp0_stage3;
    static const sc_lv<16> ap_ST_fsm_pp0_stage4;
    static const sc_lv<16> ap_ST_fsm_pp0_stage5;
    static const sc_lv<16> ap_ST_fsm_pp0_stage6;
    static const sc_lv<16> ap_ST_fsm_pp0_stage7;
    static const sc_lv<16> ap_ST_fsm_state38;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<54> ap_const_lv54_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_C_data_V_data_00_status();
    void thread_C_data_V_data_00_update();
    void thread_C_data_V_data_0_blk_n();
    void thread_C_data_V_data_0_read();
    void thread_C_data_V_data_1_blk_n();
    void thread_C_data_V_data_1_read();
    void thread_C_data_V_data_2_blk_n();
    void thread_C_data_V_data_2_read();
    void thread_C_data_V_data_3_blk_n();
    void thread_C_data_V_data_3_read();
    void thread_F_V_data_0_blk_n();
    void thread_F_V_data_0_read();
    void thread_F_V_data_1_blk_n();
    void thread_F_V_data_1_read();
    void thread_F_V_data_2_blk_n();
    void thread_F_V_data_2_read();
    void thread_F_V_data_3_blk_n();
    void thread_F_V_data_3_read();
    void thread_F_acc_V_data_01_status();
    void thread_F_acc_V_data_01_update();
    void thread_F_acc_V_data_0_blk_n();
    void thread_F_acc_V_data_0_din();
    void thread_F_acc_V_data_0_write();
    void thread_F_acc_V_data_1_blk_n();
    void thread_F_acc_V_data_1_din();
    void thread_F_acc_V_data_1_write();
    void thread_F_acc_V_data_2_blk_n();
    void thread_F_acc_V_data_2_din();
    void thread_F_acc_V_data_2_write();
    void thread_F_acc_V_data_3_blk_n();
    void thread_F_acc_V_data_3_din();
    void thread_F_acc_V_data_3_write();
    void thread_V_V_data_0_blk_n();
    void thread_V_V_data_0_read();
    void thread_V_V_data_1_blk_n();
    void thread_V_V_data_1_read();
    void thread_V_V_data_2_blk_n();
    void thread_V_V_data_2_read();
    void thread_V_V_data_3_blk_n();
    void thread_V_V_data_3_read();
    void thread_V_acc_V_data_01_status();
    void thread_V_acc_V_data_01_update();
    void thread_V_acc_V_data_0_blk_n();
    void thread_V_acc_V_data_0_din();
    void thread_V_acc_V_data_0_write();
    void thread_V_acc_V_data_1_blk_n();
    void thread_V_acc_V_data_1_din();
    void thread_V_acc_V_data_1_write();
    void thread_V_acc_V_data_2_blk_n();
    void thread_V_acc_V_data_2_din();
    void thread_V_acc_V_data_2_write();
    void thread_V_acc_V_data_3_blk_n();
    void thread_V_acc_V_data_3_din();
    void thread_V_acc_V_data_3_write();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp101();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp119();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp141();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp162();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_01001();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage2_iter0();
    void thread_ap_block_state10_pp0_stage2_iter0_ignore_call31();
    void thread_ap_block_state11_pp0_stage3_iter0();
    void thread_ap_block_state11_pp0_stage3_iter0_ignore_call59();
    void thread_ap_block_state12_pp0_stage4_iter0();
    void thread_ap_block_state12_pp0_stage4_iter0_ignore_call87();
    void thread_ap_block_state13_pp0_stage5_iter0();
    void thread_ap_block_state14_pp0_stage6_iter0();
    void thread_ap_block_state15_pp0_stage7_iter0();
    void thread_ap_block_state16_pp0_stage0_iter1();
    void thread_ap_block_state17_pp0_stage1_iter1();
    void thread_ap_block_state17_pp0_stage1_iter1_ignore_call3();
    void thread_ap_block_state18_pp0_stage2_iter1();
    void thread_ap_block_state18_pp0_stage2_iter1_ignore_call31();
    void thread_ap_block_state19_pp0_stage3_iter1();
    void thread_ap_block_state19_pp0_stage3_iter1_ignore_call59();
    void thread_ap_block_state20_pp0_stage4_iter1();
    void thread_ap_block_state20_pp0_stage4_iter1_ignore_call87();
    void thread_ap_block_state21_pp0_stage5_iter1();
    void thread_ap_block_state22_pp0_stage6_iter1();
    void thread_ap_block_state23_pp0_stage7_iter1();
    void thread_ap_block_state24_pp0_stage0_iter2();
    void thread_ap_block_state25_pp0_stage1_iter2();
    void thread_ap_block_state25_pp0_stage1_iter2_ignore_call3();
    void thread_ap_block_state26_pp0_stage2_iter2();
    void thread_ap_block_state26_pp0_stage2_iter2_ignore_call31();
    void thread_ap_block_state27_pp0_stage3_iter2();
    void thread_ap_block_state27_pp0_stage3_iter2_ignore_call59();
    void thread_ap_block_state28_pp0_stage4_iter2();
    void thread_ap_block_state28_pp0_stage4_iter2_ignore_call87();
    void thread_ap_block_state29_pp0_stage5_iter2();
    void thread_ap_block_state30_pp0_stage6_iter2();
    void thread_ap_block_state31_pp0_stage7_iter2();
    void thread_ap_block_state32_pp0_stage0_iter3();
    void thread_ap_block_state33_pp0_stage1_iter3();
    void thread_ap_block_state33_pp0_stage1_iter3_ignore_call3();
    void thread_ap_block_state34_pp0_stage2_iter3();
    void thread_ap_block_state34_pp0_stage2_iter3_ignore_call31();
    void thread_ap_block_state35_pp0_stage3_iter3();
    void thread_ap_block_state35_pp0_stage3_iter3_ignore_call59();
    void thread_ap_block_state36_pp0_stage4_iter3();
    void thread_ap_block_state36_pp0_stage4_iter3_ignore_call87();
    void thread_ap_block_state37_pp0_stage5_iter3();
    void thread_ap_block_state8_pp0_stage0_iter0();
    void thread_ap_block_state9_pp0_stage1_iter0();
    void thread_ap_block_state9_pp0_stage1_iter0_ignore_call3();
    void thread_ap_condition_pp0_exit_iter0_state8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_174_p4();
    void thread_ap_ready();
    void thread_exitcond_flatten_fu_291_p2();
    void thread_grp_fu_201_ce();
    void thread_grp_fu_201_p0();
    void thread_grp_fu_201_p1();
    void thread_grp_fu_205_ce();
    void thread_grp_fu_205_p0();
    void thread_grp_fu_205_p1();
    void thread_grp_fu_209_ce();
    void thread_grp_fu_209_p0();
    void thread_grp_fu_209_p1();
    void thread_grp_fu_213_ce();
    void thread_grp_fu_213_p0();
    void thread_grp_fu_213_p1();
    void thread_grp_fu_217_ce();
    void thread_grp_fu_217_p0();
    void thread_grp_fu_217_p1();
    void thread_grp_fu_221_ce();
    void thread_grp_fu_221_p0();
    void thread_grp_fu_221_p1();
    void thread_grp_fu_225_ce();
    void thread_grp_fu_225_p0();
    void thread_grp_fu_225_p1();
    void thread_grp_fu_285_ce();
    void thread_grp_fu_285_p0();
    void thread_grp_fu_285_p00();
    void thread_grp_fu_285_p1();
    void thread_grp_fu_285_p10();
    void thread_grp_readCalcData_fu_181_ap_ce();
    void thread_grp_readCalcData_fu_181_ap_start();
    void thread_indvar_flatten_next_fu_296_p2();
    void thread_internal_ap_ready();
    void thread_real_start();
    void thread_simConfig_BLOCK_NUMBERS_V_blk_n();
    void thread_simConfig_BLOCK_NUMBERS_V_out_blk_n();
    void thread_simConfig_BLOCK_NUMBERS_V_out_din();
    void thread_simConfig_BLOCK_NUMBERS_V_out_write();
    void thread_simConfig_BLOCK_NUMBERS_V_read();
    void thread_simConfig_rowsToSimulate_V_blk_n();
    void thread_simConfig_rowsToSimulate_V_out_blk_n();
    void thread_simConfig_rowsToSimulate_V_out_din();
    void thread_simConfig_rowsToSimulate_V_out_write();
    void thread_simConfig_rowsToSimulate_V_read();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
