Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 26 12:02:14 2021
| Host         : DESKTOP-B6P9C05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Board_control_sets_placed.rpt
| Design       : Board
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            2 |
|      4 |            1 |
|     11 |            1 |
|    16+ |           37 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |          102 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |             125 |           37 |
| Yes          | No                    | Yes                    |            1024 |          556 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+------------------------------------------+------------------+------------------+----------------+
|  swb_IBUF_BUFG[6] |                                          |                  |                1 |              1 |
| ~clk_IBUF_BUFG    |                                          |                  |                1 |              3 |
|  swb_IBUF_BUFG[1] |                                          |                  |                1 |              3 |
|  swb_IBUF_BUFG[6] |                                          | cnt6             |                1 |              4 |
|  clk_IBUF_BUFG    |                                          |                  |                3 |             11 |
|  swb_IBUF_BUFG[1] | p_2_out[1]                               |                  |                6 |             29 |
|  swb_IBUF_BUFG[1] | W_Data                                   |                  |               11 |             32 |
|  swb_IBUF_BUFG[6] | Data[32]_i_1_n_1                         |                  |               13 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[10][32]_i_1_n_1     | swb_IBUF[3]      |               13 |             32 |
|  swb_IBUF_BUFG[1] | cnt1                                     |                  |                7 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[0][32]_i_1_n_1      | swb_IBUF[3]      |               16 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[11][32]_i_1_n_1     | swb_IBUF[3]      |               13 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[12][32]_i_1_n_1     | swb_IBUF[3]      |               13 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[13][32]_i_1_n_1     | swb_IBUF[3]      |               16 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[14][32]_i_1_n_1     | swb_IBUF[3]      |                6 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[1][32]_i_1_n_1      | swb_IBUF[3]      |               14 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[3][32]_i_1_n_1      | swb_IBUF[3]      |                8 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[4][32]_i_1_n_1      | swb_IBUF[3]      |                7 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[15][32]_i_1_n_1     | swb_IBUF[3]      |                8 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[6][32]_i_1_n_1      | swb_IBUF[3]      |               17 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[7][32]_i_1_n_1      | swb_IBUF[3]      |               27 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[2][32]_i_1_n_1      | swb_IBUF[3]      |               11 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[5][32]_i_1_n_1      | swb_IBUF[3]      |               14 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[8][32]_i_1_n_1      | swb_IBUF[3]      |               32 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R[9][32]_i_1_n_1      | swb_IBUF[3]      |               32 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_abt                 | swb_IBUF[3]      |               26 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_abt[14][32]_i_1_n_1 | swb_IBUF[3]      |               18 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_fiq[12][32]_i_1_n_1 | swb_IBUF[3]      |               14 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_fiq[9][32]_i_1_n_1  | swb_IBUF[3]      |               16 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_fiq                 | swb_IBUF[3]      |               11 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_fiq[14][32]_i_1_n_1 | swb_IBUF[3]      |               26 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_fiq[13][32]_i_1_n_1 | swb_IBUF[3]      |               11 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_fiq[11][32]_i_1_n_1 | swb_IBUF[3]      |               29 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_hyp                 | swb_IBUF[3]      |               15 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_mon[14][32]_i_1_n_1 | swb_IBUF[3]      |               15 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_fiq[10][32]_i_1_n_1 | swb_IBUF[3]      |               13 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_mon                 | swb_IBUF[3]      |               27 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_irq[14][32]_i_1_n_1 | swb_IBUF[3]      |               16 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_svc                 | swb_IBUF[3]      |               28 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_svc[14][32]_i_1_n_1 | swb_IBUF[3]      |               13 |             32 |
|  clk_IBUF_BUFG    | Multi_Reg_instance/R_irq                 | swb_IBUF[3]      |               31 |             32 |
|  n_0_46_BUFG      |                                          |                  |               96 |             96 |
+-------------------+------------------------------------------+------------------+------------------+----------------+


