#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55fa5c41a9d0 .scope module, "reg_file_tb" "reg_file_tb" 2 7;
 .timescale 0 0;
v0x55fa5c44c020_0 .var "CLK", 0 0;
v0x55fa5c44c0e0_0 .var "IN", 31 0;
v0x55fa5c44c180_0 .var "INADDRESS", 4 0;
v0x55fa5c44c220_0 .net "OUT1", 31 0, v0x55fa5c44b410_0;  1 drivers
v0x55fa5c44c2f0_0 .var "OUT1ADDRESS", 4 0;
v0x55fa5c44c390_0 .net "OUT2", 31 0, v0x55fa5c44b620_0;  1 drivers
v0x55fa5c44c460_0 .var "OUT2ADDRESS", 4 0;
v0x55fa5c44c530_0 .var "RESET", 0 0;
v0x55fa5c44c600_0 .var "WRITE", 0 0;
S_0x55fa5c42ee00 .scope module, "myregfile" "reg_file" 2 14, 3 1 0, S_0x55fa5c41a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT1";
    .port_info 2 /OUTPUT 32 "OUT2";
    .port_info 3 /INPUT 5 "INADDRESS";
    .port_info 4 /INPUT 5 "OUT1ADDRESS";
    .port_info 5 /INPUT 5 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v0x55fa5c3f2c00_0 .net "CLK", 0 0, v0x55fa5c44c020_0;  1 drivers
v0x55fa5c44b270_0 .net "IN", 31 0, v0x55fa5c44c0e0_0;  1 drivers
v0x55fa5c44b350_0 .net "INADDRESS", 4 0, v0x55fa5c44c180_0;  1 drivers
v0x55fa5c44b410_0 .var "OUT1", 31 0;
v0x55fa5c44b4f0_0 .net "OUT1ADDRESS", 4 0, v0x55fa5c44c2f0_0;  1 drivers
v0x55fa5c44b620_0 .var "OUT2", 31 0;
v0x55fa5c44b700_0 .net "OUT2ADDRESS", 4 0, v0x55fa5c44c460_0;  1 drivers
v0x55fa5c44b7e0_0 .net "RESET", 0 0, v0x55fa5c44c530_0;  1 drivers
v0x55fa5c44b8a0_0 .net "WRITE", 0 0, v0x55fa5c44c600_0;  1 drivers
v0x55fa5c44b960_0 .var/i "i", 31 0;
v0x55fa5c44ba40 .array "regFile", 31 0, 31 0;
v0x55fa5c44ba40_0 .array/port v0x55fa5c44ba40, 0;
v0x55fa5c44ba40_1 .array/port v0x55fa5c44ba40, 1;
v0x55fa5c44ba40_2 .array/port v0x55fa5c44ba40, 2;
E_0x55fa5c42b2e0/0 .event edge, v0x55fa5c44b4f0_0, v0x55fa5c44ba40_0, v0x55fa5c44ba40_1, v0x55fa5c44ba40_2;
v0x55fa5c44ba40_3 .array/port v0x55fa5c44ba40, 3;
v0x55fa5c44ba40_4 .array/port v0x55fa5c44ba40, 4;
v0x55fa5c44ba40_5 .array/port v0x55fa5c44ba40, 5;
v0x55fa5c44ba40_6 .array/port v0x55fa5c44ba40, 6;
E_0x55fa5c42b2e0/1 .event edge, v0x55fa5c44ba40_3, v0x55fa5c44ba40_4, v0x55fa5c44ba40_5, v0x55fa5c44ba40_6;
v0x55fa5c44ba40_7 .array/port v0x55fa5c44ba40, 7;
v0x55fa5c44ba40_8 .array/port v0x55fa5c44ba40, 8;
v0x55fa5c44ba40_9 .array/port v0x55fa5c44ba40, 9;
v0x55fa5c44ba40_10 .array/port v0x55fa5c44ba40, 10;
E_0x55fa5c42b2e0/2 .event edge, v0x55fa5c44ba40_7, v0x55fa5c44ba40_8, v0x55fa5c44ba40_9, v0x55fa5c44ba40_10;
v0x55fa5c44ba40_11 .array/port v0x55fa5c44ba40, 11;
v0x55fa5c44ba40_12 .array/port v0x55fa5c44ba40, 12;
v0x55fa5c44ba40_13 .array/port v0x55fa5c44ba40, 13;
v0x55fa5c44ba40_14 .array/port v0x55fa5c44ba40, 14;
E_0x55fa5c42b2e0/3 .event edge, v0x55fa5c44ba40_11, v0x55fa5c44ba40_12, v0x55fa5c44ba40_13, v0x55fa5c44ba40_14;
v0x55fa5c44ba40_15 .array/port v0x55fa5c44ba40, 15;
v0x55fa5c44ba40_16 .array/port v0x55fa5c44ba40, 16;
v0x55fa5c44ba40_17 .array/port v0x55fa5c44ba40, 17;
v0x55fa5c44ba40_18 .array/port v0x55fa5c44ba40, 18;
E_0x55fa5c42b2e0/4 .event edge, v0x55fa5c44ba40_15, v0x55fa5c44ba40_16, v0x55fa5c44ba40_17, v0x55fa5c44ba40_18;
v0x55fa5c44ba40_19 .array/port v0x55fa5c44ba40, 19;
v0x55fa5c44ba40_20 .array/port v0x55fa5c44ba40, 20;
v0x55fa5c44ba40_21 .array/port v0x55fa5c44ba40, 21;
v0x55fa5c44ba40_22 .array/port v0x55fa5c44ba40, 22;
E_0x55fa5c42b2e0/5 .event edge, v0x55fa5c44ba40_19, v0x55fa5c44ba40_20, v0x55fa5c44ba40_21, v0x55fa5c44ba40_22;
v0x55fa5c44ba40_23 .array/port v0x55fa5c44ba40, 23;
v0x55fa5c44ba40_24 .array/port v0x55fa5c44ba40, 24;
v0x55fa5c44ba40_25 .array/port v0x55fa5c44ba40, 25;
v0x55fa5c44ba40_26 .array/port v0x55fa5c44ba40, 26;
E_0x55fa5c42b2e0/6 .event edge, v0x55fa5c44ba40_23, v0x55fa5c44ba40_24, v0x55fa5c44ba40_25, v0x55fa5c44ba40_26;
v0x55fa5c44ba40_27 .array/port v0x55fa5c44ba40, 27;
v0x55fa5c44ba40_28 .array/port v0x55fa5c44ba40, 28;
v0x55fa5c44ba40_29 .array/port v0x55fa5c44ba40, 29;
v0x55fa5c44ba40_30 .array/port v0x55fa5c44ba40, 30;
E_0x55fa5c42b2e0/7 .event edge, v0x55fa5c44ba40_27, v0x55fa5c44ba40_28, v0x55fa5c44ba40_29, v0x55fa5c44ba40_30;
v0x55fa5c44ba40_31 .array/port v0x55fa5c44ba40, 31;
E_0x55fa5c42b2e0/8 .event edge, v0x55fa5c44ba40_31, v0x55fa5c44b700_0;
E_0x55fa5c42b2e0 .event/or E_0x55fa5c42b2e0/0, E_0x55fa5c42b2e0/1, E_0x55fa5c42b2e0/2, E_0x55fa5c42b2e0/3, E_0x55fa5c42b2e0/4, E_0x55fa5c42b2e0/5, E_0x55fa5c42b2e0/6, E_0x55fa5c42b2e0/7, E_0x55fa5c42b2e0/8;
E_0x55fa5c42afa0 .event posedge, v0x55fa5c3f2c00_0;
    .scope S_0x55fa5c42ee00;
T_0 ;
    %wait E_0x55fa5c42afa0;
    %load/vec4 v0x55fa5c44b7e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa5c44b960_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55fa5c44b960_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55fa5c44b960_0;
    %store/vec4a v0x55fa5c44ba40, 4, 0;
    %load/vec4 v0x55fa5c44b960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa5c44b960_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55fa5c44b8a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %delay 1, 0;
    %load/vec4 v0x55fa5c44b270_0;
    %load/vec4 v0x55fa5c44b350_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55fa5c44ba40, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55fa5c42ee00;
T_1 ;
    %wait E_0x55fa5c42b2e0;
    %delay 2, 0;
    %load/vec4 v0x55fa5c44b4f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55fa5c44ba40, 4;
    %store/vec4 v0x55fa5c44b410_0, 0, 32;
    %load/vec4 v0x55fa5c44b700_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55fa5c44ba40, 4;
    %store/vec4 v0x55fa5c44b620_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55fa5c42ee00;
T_2 ;
    %vpi_call 3 60 "$dumpfile", "cpu_wavedata_with_regFile.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa5c44b960_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55fa5c44b960_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x55fa5c44ba40, v0x55fa5c44b960_0 > {0 0 0};
    %load/vec4 v0x55fa5c44b960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa5c44b960_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x55fa5c41a9d0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fa5c44c020_0, 0, 1;
    %vpi_call 2 21 "$dumpfile", "reg_file_wavedata.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fa5c41a9d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa5c44c530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa5c44c600_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fa5c44c530_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fa5c44c2f0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55fa5c44c460_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa5c44c530_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55fa5c44c180_0, 0, 5;
    %pushi/vec4 95, 0, 32;
    %store/vec4 v0x55fa5c44c0e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fa5c44c600_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa5c44c600_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55fa5c44c2f0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fa5c44c180_0, 0, 5;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x55fa5c44c0e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fa5c44c600_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fa5c44c2f0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa5c44c600_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55fa5c44c180_0, 0, 5;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55fa5c44c0e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fa5c44c600_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x55fa5c44c0e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fa5c44c600_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa5c44c600_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fa5c44c180_0, 0, 5;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x55fa5c44c0e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fa5c44c600_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa5c44c600_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55fa5c41a9d0;
T_4 ;
    %delay 8, 0;
    %load/vec4 v0x55fa5c44c020_0;
    %inv;
    %store/vec4 v0x55fa5c44c020_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "./reg_file.v";
