INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/comp541/project_3/project_3.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/comp541/project_3/project_3.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/comp541/project_3/project_3.srcs/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/comp541/project_3/project_3.srcs/sources_1/new/addsub_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/comp541/project_3/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
