
module bfloat_adder_32 (
 input clk,
 input resetn,
 input en,
 input stall,
 input [32-1:0] a,
 input [32-1:0] b,
 output reg[32-1:0] out
);

always@(posedge clk)begin
  if(!resetn)
    out <= 'h0;
  else
    if(en)
      out <= a + b;
end

endmodule
        