

================================================================
== Vitis HLS Report for 'load_matrix_from_dram'
================================================================
* Date:           Tue Feb 24 22:02:03 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.000 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                                           |                                                                |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_106  |load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2  |   102402|   102402|  1.024 ms|  1.024 ms|  102401|  102401|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_118  |load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4  |        ?|        ?|         ?|         ?|       0|       0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     337|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    8|     237|     689|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|     403|    -|
|Register         |        -|    -|     391|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    8|     628|    1429|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_106  |load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2  |        0|   0|   56|  200|    0|
    |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_118  |load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4  |        0|   0|  181|  444|    0|
    |mul_31ns_31ns_62_1_1_U13                                                   |mul_31ns_31ns_62_1_1                                            |        0|   4|    0|   24|    0|
    |mul_32ns_32ns_63_1_1_U14                                                   |mul_32ns_32ns_63_1_1                                            |        0|   4|    0|   21|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                      |                                                                |        0|   8|  237|  689|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |cmp223_fu_190_p2       |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_fu_164_p2    |      icmp|   0|  0|  39|          32|           7|
    |icmp_ln56_fu_184_p2    |      icmp|   0|  0|  39|          32|           1|
    |M_t_capacity           |    select|   0|  0|  32|           1|           7|
    |empty_39_fu_210_p3     |    select|   0|  0|  63|           1|          63|
    |select_ln56_fu_204_p3  |    select|   0|  0|  63|           1|          63|
    |smax2_fu_223_p3        |    select|   0|  0|  31|           1|          31|
    |smax_fu_217_p3         |    select|   0|  0|  31|           1|          31|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 337|         101|         204|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |M_e_0_address0         |  13|          3|   15|         45|
    |M_e_0_ce0              |  13|          3|    1|          3|
    |M_e_0_d0               |  13|          3|   32|         96|
    |M_e_0_we0              |  13|          3|    1|          3|
    |M_e_1_address0         |  13|          3|   15|         45|
    |M_e_1_ce0              |  13|          3|    1|          3|
    |M_e_1_d0               |  13|          3|   32|         96|
    |M_e_1_we0              |  13|          3|    1|          3|
    |M_e_2_address0         |  13|          3|   15|         45|
    |M_e_2_ce0              |  13|          3|    1|          3|
    |M_e_2_d0               |  13|          3|   32|         96|
    |M_e_2_we0              |  13|          3|    1|          3|
    |M_e_3_address0         |  13|          3|   15|         45|
    |M_e_3_ce0              |  13|          3|    1|          3|
    |M_e_3_d0               |  13|          3|   32|         96|
    |M_e_3_we0              |  13|          3|    1|          3|
    |ap_NS_fsm              |  57|         14|    1|         14|
    |gmem_blk_n_AR          |   9|          2|    1|          2|
    |m_axi_gmem_0_ARADDR    |  13|          3|   64|        192|
    |m_axi_gmem_0_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem_0_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem_0_ARID      |   9|          2|    1|          2|
    |m_axi_gmem_0_ARLEN     |  13|          3|   32|         96|
    |m_axi_gmem_0_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem_0_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem_0_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem_0_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem_0_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem_0_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem_0_ARVALID   |  13|          3|    1|          3|
    |m_axi_gmem_0_RREADY    |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 403|         93|  320|        945|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |  13|   0|   13|          0|
    |cmp223_reg_295                                                                          |   1|   0|    1|          0|
    |empty_38_reg_284                                                                        |  31|   0|   31|          0|
    |empty_39_reg_306                                                                        |  63|   0|   63|          0|
    |empty_reg_279                                                                           |  31|   0|   31|          0|
    |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln56_reg_289                                                                       |   1|   0|    1|          0|
    |mul_ln56_1_reg_336                                                                      |  62|   0|   62|          0|
    |mul_ln56_reg_301                                                                        |  63|   0|   63|          0|
    |smax2_reg_316                                                                           |  31|   0|   31|          0|
    |smax_reg_311                                                                            |  31|   0|   31|          0|
    |trunc_ln_reg_321                                                                        |  62|   0|   62|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 391|   0|  391|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   13|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                   gmem|       pointer|
|A_dram                 |   in|   64|     ap_none|                 A_dram|        scalar|
|rows                   |   in|   32|     ap_none|                   rows|        scalar|
|cols                   |   in|   32|     ap_none|                   cols|        scalar|
|t_capacity             |   in|   32|     ap_none|             t_capacity|        scalar|
|M_rows                 |  out|   32|      ap_vld|                 M_rows|       pointer|
|M_rows_ap_vld          |  out|    1|      ap_vld|                 M_rows|       pointer|
|M_cols                 |  out|   32|      ap_vld|                 M_cols|       pointer|
|M_cols_ap_vld          |  out|    1|      ap_vld|                 M_cols|       pointer|
|M_t                    |  out|   32|      ap_vld|                    M_t|       pointer|
|M_t_ap_vld             |  out|    1|      ap_vld|                    M_t|       pointer|
|M_t_capacity           |  out|   32|      ap_vld|           M_t_capacity|       pointer|
|M_t_capacity_ap_vld    |  out|    1|      ap_vld|           M_t_capacity|       pointer|
|M_e_0_address0         |  out|   15|   ap_memory|                  M_e_0|         array|
|M_e_0_ce0              |  out|    1|   ap_memory|                  M_e_0|         array|
|M_e_0_we0              |  out|    1|   ap_memory|                  M_e_0|         array|
|M_e_0_d0               |  out|   32|   ap_memory|                  M_e_0|         array|
|M_e_1_address0         |  out|   15|   ap_memory|                  M_e_1|         array|
|M_e_1_ce0              |  out|    1|   ap_memory|                  M_e_1|         array|
|M_e_1_we0              |  out|    1|   ap_memory|                  M_e_1|         array|
|M_e_1_d0               |  out|   32|   ap_memory|                  M_e_1|         array|
|M_e_2_address0         |  out|   15|   ap_memory|                  M_e_2|         array|
|M_e_2_ce0              |  out|    1|   ap_memory|                  M_e_2|         array|
|M_e_2_we0              |  out|    1|   ap_memory|                  M_e_2|         array|
|M_e_2_d0               |  out|   32|   ap_memory|                  M_e_2|         array|
|M_e_3_address0         |  out|   15|   ap_memory|                  M_e_3|         array|
|M_e_3_ce0              |  out|    1|   ap_memory|                  M_e_3|         array|
|M_e_3_we0              |  out|    1|   ap_memory|                  M_e_3|         array|
|M_e_3_d0               |  out|   32|   ap_memory|                  M_e_3|         array|
+-----------------------+-----+-----+------------+-----------------------+--------------+

