

================================================================
== Synthesis Summary Report of 'inverter'
================================================================
+ General Information: 
    * Date:           Fri Nov  3 09:49:12 2023
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        Inverter
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+-------+---------+-----------+----------+---------+-------+----------+------+----+----------+-----------+-----+
    |       Modules      | Issue|       | Latency |  Latency  | Iteration|         |  Trip |          |      |    |          |           |     |
    |       & Loops      | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------------+------+-------+---------+-----------+----------+---------+-------+----------+------+----+----------+-----------+-----+
    |+ inverter          |     -|  -4.21|    76802|  7.680e+05|         -|    76803|      -|        no|     -|   -|  76 (~0%)|  165 (~0%)|    -|
    | o VITIS_LOOP_18_1  |     -|  -7.30|    76800|  7.680e+05|         2|        1|  76800|       yes|     -|   -|         -|          -|    -|
    +--------------------+------+-------+---------+-----------+----------+---------+-------+----------+------+----+----------+-----------+-----+

