Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 10:42:37 2020
| Host         : DESKTOP-SLHV2VN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             156 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                  Enable Signal                                  |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ap_CS_fsm_reg[2]_0[0]   | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ap_CS_fsm_reg[2][0]    |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/E[0]                    |                                                                                |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                 |                                                                                |                3 |              5 |         1.67 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/odata_int_reg[4][0]     | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/SR[0]                  |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg01_out               | bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/SR[0]                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_OUT_keep_V_U/ibuf_inst/ireg01_out              | bd_0_i/hls_inst/U0/regslice_both_OUT_keep_V_U/obuf_inst/SR[0]                  |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_OUT_keep_V_U/obuf_inst/odata_int[3]_i_1__2_n_1 | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/SR[0]                  |                1 |              5 |         5.00 |
|  ap_clk      |                                                                                 | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/SR[0]                  |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg01_out              | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/odata_int_reg[32]_0[0] |               10 |             33 |         3.30 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/odata_int_reg[32][0]    | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/SR[0]                  |                6 |             33 |         5.50 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/odata_int[31]_i_2_n_1   | bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/obuf_inst/SR[0]                  |                8 |             33 |         4.13 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg01_out               | bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/obuf_inst/SR[0]                   |                9 |             33 |         3.67 |
+--------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+


