https://scholar.google.com/citations?hl=en&user=x05pUHsAAAAJ
Total Citations = 2398

1. High-level synthesis for FPGAs: From prototyping to deployment
Citations:571
Authors: J Cong, B Liu, S Neuendorffer, J Noguera, K Vissers, Z Zhang
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

2. Application-specific instruction generation for configurable processor architectures
Citations:273
Authors: J Cong, Y Fan, G Han, Z Zhang
Publication: Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field …

3. Accelerating binarized convolutional neural networks with software-programmable fpgas
Citations:139
Authors: R Zhao, W Song, W Zhang, T Xing, JH Lin, M Srivastava, R Gupta, ...
Publication: Proceedings of the 2017 ACM/SIGDA International Symposium on Field …

4. AutoPilot: A platform-based ESL synthesis system
Citations:127
Authors: Z Zhang, Y Fan, W Jiang, G Han, C Yang, J Cong
Publication: High-Level Synthesis, 99-112

5. An efficient and versatile scheduling algorithm based on SDC formulation
Citations:122
Authors: J Cong, Z Zhang
Publication: Proceedings of the 43rd annual Design Automation Conference, 433-438

6. Platform-based behavior-level and system-level synthesis
Citations:88
Authors: J Cong, Y Fan, G Han, W Jiang, Z Zhang
Publication: 2006 IEEE International SOC Conference, 199-202

7. Architecture and synthesis for on-chip multicycle communication
Citations:86
Authors: J Cong, Y Fan, G Han, X Yang, Z Zhang
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

8. Instruction set extension with shadow registers for configurable processors
Citations:71
Authors: J Cong, Y Fan, G Han, A Jagannathan, G Reinman, Z Zhang
Publication: Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field …

9. Bitwidth-aware scheduling and binding in high-level synthesis
Citations:57
Authors: J Cong, Y Fan, G Han, Y Lin, J Xu, Z Zhang, X Cheng
Publication: Proceedings of the 2005 Asia and South Pacific Design Automation Conference …

10. High-level power estimation and low-power design space exploration for FPGAs
Citations:56
Authors: D Chen, J Cong, Y Fan, Z Zhang
Publication: Proceedings of the 2007 Asia and South Pacific Design Automation Conference …

11. SDC-based modulo scheduling for pipeline synthesis
Citations:45
Authors: Z Zhang, B Liu
Publication: Proceedings of the International Conference on Computer-Aided Design, 211-218

12. Architecture-level synthesis for automatic interconnect pipelining
Citations:40
Authors: J Cong, Y Fan, Z Zhang
Publication: Proceedings of the 41st annual Design Automation Conference, 602-607

13. xpilot: A platform-based behavioral synthesis system
Citations:38
Authors: D Chen, J Cong, Y Fan, G Han, W Jiang, Z Zhang
Publication: SRC TechCon 5

14. Bit-level optimization for high-level synthesis and FPGA-based acceleration
Citations:33
Authors: J Zhang, Z Zhang, S Zhou, M Tan, X Liu, X Cheng, J Cong
Publication: Proceedings of the 18th annual ACM/SIGDA international symposium on Field …

15. Architecture and synthesis for multi-cycle communication
Citations:31
Authors: J Cong, Y Fan, X Yang, Z Zhang
Publication: Proceedings of the 2003 international symposium on Physical design, 190-196

16. ElasticFlow: A Complexity-Effective Approach for Pipelining Irregular Loop Nests
Citations:29
Authors: M Tan, G Liu, R Zhao, S Dai, Z Zhang
Publication: Proceedings of the IEEE/ACM International Conference on Computer-Aided …

17. Evaluation of static analysis techniques for fixed-point precision optimization
Citations:27
Authors: J Cong, K Gururaj, B Liu, C Liu, Z Zhang, S Zhou, Y Zou
Publication: Field Programmable Custom Computing Machines, 2009. FCCM'09. 17th IEEE …

18. Architectural specialization for inter-iteration loop dependence patterns
Citations:26
Authors: S Srinath, B Ilbeyi, M Tan, G Liu, Z Zhang, C Batten
Publication: 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture, 583-595

19. Multithreaded pipeline synthesis for data-parallel kernels
Citations:25
Authors: M Tan, B Liu, S Dai, Z Zhang
Publication: Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided …

20. Scheduling with soft constraints
Citations:25
Authors: J Cong, B Liu, Z Zhang
Publication: Proceedings of the 2009 International Conference on Computer-Aided Design, 47-54

21. Architectural synthesis integrated with global placement for multi-cycle communication
Citations:25
Authors: J Cong, Y Fan, G Han, X Yang, Z Zhang
Publication: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided …

22. Flushing-enabled loop pipelining for high-level synthesis
Citations:22
Authors: S Dai, M Tan, K Hao, Z Zhang
Publication: 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6

23. Scheduling with integer time budgeting for low-power optimization
Citations:22
Authors: W Jiang, Z Zhang, M Potkonjak, J Cong
Publication: Proceedings of the 2008 Asia and South Pacific Design Automation Conference …

24. High-level synthesis for low-power design
Citations:20
Authors: Z Zhang, D Chen, S Dai, K Campbell
Publication: IPSJ Transactions on System LSI Design Methodology 8, 12-25

25. Architecture and compilation for data bandwidth improvement in configurable embedded processors
Citations:20
Authors: J Cong, G Han, Z Zhang
Publication: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided …

26. Behavior and communication co-optimization for systems with sequential communication media
Citations:18
Authors: J Cong, Y Fan, G Han, W Jiang, Z Zhang
Publication: Proceedings of the 43rd annual Design Automation Conference, 675-678

27. Reverse engineering convolutional neural networks through side-channel information leaks
Citations:16
Authors: W Hua, Z Zhang, GE Suh
Publication: 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), 1-6

28. Dynamic Hazard Resolution for Pipelining Irregular Loops in High-Level Synthesis
Citations:16
Authors: S Dai, R Zhao, G Liu, S Srinath, U Gupta, C Batten, Z Zhang
Publication: Proceedings of the 2017 ACM/SIGDA International Symposium on Field …

29. Platform choices and design demands for IoT platforms: cost, power, and performance tradeoffs
Citations:15
Authors: D Chen, J Cong, S Gurumani, W Hwu, K Rupnow, Z Zhang
Publication: IET Cyber-Physical Systems: Theory & Applications 1 (1), 70-77

30. Architecture and compiler optimizations for data bandwidth improvement in configurable processors
Citations:15
Authors: J Cong, G Han, Z Zhang
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 14 (9), 986-997

31. The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric: Fast Architectures and Design Methodologies for Fast Chips
Citations:14
Authors: S Davidson, S Xie, C Torng, K Al-Hawai, A Rovinski, T Ajayi, L Vega, ...
Publication: IEEE Micro 38 (2), 30-41

32. Celerity: An Open Source RISC-V Tiered Accelerator Fabric
Citations:14
Authors: T Ajayi, K Al-Hawaj, A Amarnath, S Dai, S Davidson, P Gao, G Liu, A Lotfi, ...
Publication: Symp. on High Performance Chips (Hot Chips)

33. A New Approach to Automatic Memory Banking using Trace-Based Address Mining
Citations:14
Authors: Y Zhou, KM Al-Hawaj, Z Zhang
Publication: Proceedings of the 2017 ACM/SIGDA International Symposium on Field …

34. A parallel bandit-based approach for autotuning fpga compilation
Citations:14
Authors: C Xu, G Liu, R Zhao, S Yang, G Luo, Z Zhang
Publication: Proceedings of the 2017 ACM/SIGDA International Symposium on Field …

35. CASA: Correlation-aware speculative adders
Citations:14
Authors: G Liu, Y Tao, M Tan, Z Zhang
Publication: 2014 IEEE/ACM International Symposium on Low Power Electronics and Design …

36. Soft constraints in scheduling
Citations:14
Authors: B Liu, Z Zhang, C Jason
Publication: US Patent 8,296,710

37. Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software Programmable FPGAs
Citations:13
Authors: Y Zhou, U Gupta, S Dai, R Zhao, N Srivastava, H Jin, J Featherston, ...
Publication: Proceedings of the 2018 ACM/SIGDA International Symposium on Field …

38. Binarized Convolutional Neural Networks with Separable Filters for Efficient Hardware Acceleration
Citations:13
Authors: JH Lin, T Xing, R Zhao, Z Zhang, M Srivastava, Z Tu, RK Gupta
Publication: Computer Vision and Pattern Recognition Workshops (CVPRW), 2017 IEEE …

39. Behavior-Level Observability Analysis for Operation Gating in Low-Power Behavioral Synthesis
Citations:13
Authors: J Cong, B Liu, R Majumdar, Z Zhang
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 16 (1), 4

40. Performance visualization system
Citations:13
Authors: MD Hutton, D Karchmer, Z Zhang
Publication: US Patent 7,784,008

41. Statistically Certified Approximate Logic Synthesis
Citations:11
Authors: G Liu, Z Zhang
Publication: International Conference on Computer-Aided Design (ICCAD)

42. A Parallelized Iterative Improvement Approach to Area Optimization for LUT-Based Technology Mapping
Citations:11
Authors: G Liu, Z Zhang
Publication: Proceedings of the 2017 ACM/SIGDA International Symposium on Field …

43. Area-efficient pipelining for FPGA-targeted high-level synthesis
Citations:11
Authors: R Zhao, M Tan, S Dai, Z Zhang
Publication: Proceedings of the 52nd Annual Design Automation Conference, 157

44. Behavior-level observability don't-cares and application to low-power behavioral synthesis
Citations:11
Authors: J Cong, B Liu, Z Zhang
Publication: Proceedings of the 2009 ACM/IEEE international symposium on Low power …

45. Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning
Citations:10
Authors: S Dai, Y Zhou, H Zhang, E Ustun, EFY Young, Z Zhang
Publication: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom …

46. Improving high-level synthesis with decoupled data structure optimization
Citations:10
Authors: R Zhao, G Liu, S Srinath, C Batten, Z Zhang
Publication: Proceedings of the 53rd Annual Design Automation Conference, 137

47. Behavioral synthesis with activating unused flip-flops for reducing glitch power in FPGA
Citations:10
Authors: CT Hsieh, J Cong, Z Zhang, SC Chang
Publication: 2008 Asia and South Pacific Design Automation Conference, 10-15

48. Mapping-Aware Constrained Scheduling for LUT-Based FPGAs
Citations:9
Authors: M Tan, S Dai, U Gupta, Z Zhang
Publication: Proceedings of the 2015 ACM/SIGDA International Symposium on Field …

49. Architecture and synthesis for multi-cycle on-chip communication
Citations:8
Authors: J Cong, Y Fan, G Han, X Yang, Z Zhang
Publication: Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware …

50. Architecture and Synthesis for Area-Efficient Pipelining of Irregular Loop Nests
Citations:7
Authors: G Liu, M Tan, S Dai, R Zhao, Z Zhang
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

51. Characterizing the Benefits and Limitations of Smart Building Meeting Room Scheduling
Citations:7
Authors: A Majumdar, Z Zhang, DH Albonesi
Publication: 2016 ACM/IEEE 7th International Conference on Cyber-Physical Systems (ICCPS …

52. Gradual relaxation techniques with applications to behavioral synthesis
Citations:7
Authors: Z Zhang, Y Fan, M Potkonjak, J Cong
Publication: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided …

53. A Scalable Approach to Exact Resource-Constrained Scheduling Based on a Joint SDC and SAT Formulation
Citations:6
Authors: S Dai, G Liu, Z Zhang
Publication: Proceedings of the 2018 ACM/SIGDA International Symposium on Field …

54. Accelerating Face Detection on Programmable SoC Using C-Based Synthesis
Citations:6
Authors: NK Srivastava, S Dai, R Manohar, Z Zhang
Publication: Proceedings of the 2017 ACM/SIGDA International Symposium on Field …

55. A reconfigurable analog substrate for highly efficient maximum flow computation
Citations:5
Authors: G Liu, Z Zhang
Publication: Proceedings of the 52nd Annual Design Automation Conference, 17

56. Bit-Level Transformation and Optimization for Hardware Synthesis of Algorithmic Descriptions
Citations:5
Authors: J Zhang, Z Zhang, S Zhou, M Tan, X Liu, X Cheng, J Cong
Publication: Aug

57. Pilot-a Platform-based HW/SW synthesis system for FPSoC
Citations:5
Authors: Z Chen, J Cong, Y Fan, X Yang, Z Zhang
Publication: Workshop on Software support for Reconfigurable systems

58. Channel Gating Neural Networks
Citations:4
Authors: W Hua, C De Sa, Z Zhang, GE Suh
Publication: arXiv preprint arXiv:1805.12549

59. HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing
Citations:3
Authors: YH Lai, Y Chi, Y Hu, J Wang, CH Yu, Y Zhou, J Cong, Z Zhang
Publication: Proceedings of the 2019 ACM/SIGDA International Symposium on Field …

60. Building efficient deep neural networks with unitary group convolutions
Citations:3
Authors: R Zhao, Y Hu, J Dotzel, CD Sa, Z Zhang
Publication: Proceedings of the IEEE Conference on Computer Vision and Pattern …

61. Enabling adaptive loop pipelining in high-level synthesis
Citations:3
Authors: S Dai, G Liu, R Zhao, Z Zhang
Publication: Signals, Systems, and Computers, 2017 51st Asilomar Conference on, 131-135

62. High-level synthesis with timing-sensitive information flow enforcement
Citations:2
Authors: Z Jiang, S Dai, GE Suh, Z Zhang
Publication: 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8

63. DA systemization of knowledge: A catalog of prior forward-looking initiatives
Citations:2
Authors: F Koushanfar, A Mirhoseini, G Qu, Z Zhang
Publication: Proceedings of the IEEE/ACM International Conference on Computer-Aided …

64. FPGA-based Real-time Charged Particle Trajectory Reconstruction at the Large Hadron Collider
Citations:2
Authors: E Bartz, J Chaves, Y Gershtein, E Halkiadakis, M Hildreth, S Kyriacou, ...
Publication: 

65. Improving Scalability of Exact Modulo Scheduling with Specialized Conflict-Driven Learning
Citations:1
Authors: S Dai, Z Zhang
Publication: Proceedings of the 56th Annual Design Automation Conference 2019, 127

66. Improving Neural Network Quantization without Retraining using Outlier Channel Splitting
Citations:1
Authors: R Zhao, Y Hu, J Dotzel, C De Sa, Z Zhang
Publication: International Conference on Machine Learning, 7543-7552

67. LAMDA: Learning-Assisted Multi-stage Autotuning for FPGA Design Closure
Citations:1
Authors: E Ustun, S Xiang, J Gui, C Yu, Z Zhang
Publication: 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom …

68. Improving Neural Network Quantization using Outlier Channel Splitting
Citations:1
Authors: R Zhao, Y Hu, J Dotzel, C De Sa, Z Zhang
Publication: arXiv preprint arXiv:1901.09504

69. Rosetta: A Realistic Benchmark Suite for Software Programmable FPGAs
Citations:1
Authors: U Gupta, S Dai, Z Zhang
Publication: Suite of Embedded Applications and Kernels Workshop (SEAK)

70. Challenges and opportunities of ESL design automation
Citations:1
Authors: Z Zhang, D Chen
Publication: Solid-State and Integrated Circuit Technology (ICSICT), 2012 IEEE 11th …

71. A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor With Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS
Citations:
Authors: A Rovinski, C Zhao, K Al-Hawaj, P Gao, S Xie, C Torng, S Davidson, ...
Publication: 2019 Symposium on VLSI Circuits, C30-C31

72. PRIMAL: Power Inference using Machine Learning
Citations:
Authors: Y Zhou, H Ren, Y Zhang, B Keller, B Khailany, Z Zhang
Publication: Proceedings of the 56th Annual Design Automation Conference 2019, 39

73. Rapid Generation of High-Qality RISC-V Processors from Functional Instruction Set Specifications
Citations:
Authors: G Liu, J Primmer, Z Zhang
Publication: Proceedings of the 56th Annual Design Automation Conference 2019, 122

74. Designing Secure Cryptographic Accelerators with Information Flow Enforcement: A Case Study on AES
Citations:
Authors: Z Jiang, H Jin, GE Suh, Z Zhang
Publication: Proceedings of the 56th Annual Design Automation Conference 2019, 59

75. T2S-Tensor: Productively Generating High-Performance Spatial Hardware for Dense Tensor Computations
Citations:
Authors: N Srivastava, H Rong, P Barua, G Feng, H Cao, Z Zhang, D Albonesi, ...
Publication: 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom …

76. Painting on Placement: Forecasting Routing Congestion using Conditional Generative Adversarial Nets
Citations:
Authors: C Yu, Z Zhang
Publication: arXiv preprint arXiv:1904.07077

77. DATuner: An Extensible Distributed Autotuning Framework for FPGA Design and Design Automation
Citations:
Authors: G Liu, E Ustun, S Xiang, C Xu, G Luo, Z Zhang
Publication: Proceedings of the 2018 ACM/SIGDA International Symposium on Field …

78. ESL Design Methodology
Citations:
Authors: Z Zhang, K Choi, Y Xie, D Chen, P Coussy
Publication: Journal of Electrical and Computer Engineering 2012

79. Revisiting bitwidth optimizations
Citations:
Authors: J Cong, K Gururaj, B Liu, C Liu, Y Zou, Z Zhang, S Zhou
Publication: Proceedings of the ACM/SIGDA international symposium on Field programmable …

80. System Synthesis and Automated Verification: Design Demands for IoT Devices
Citations:
Authors: D Chen, J Cong, S Gurumani, W Hwu, K Rupnow, Z Zhang
Publication: 

81. XLOOPS: Explicit Loop Specialization
Citations:
Authors: S Srinath, B Ilbeyi, M Tan, G Liu, Z Zhang, C Batten
Publication: 

