\hypertarget{struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields}{}\section{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+:\+:\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields Struct Reference}
\label{struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields}\index{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields@{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields_a94410b3b8e61c9d344b0ac16a1581bdd}{S\+O\+U\+R\+CE}\+: 6
\item 
uint8\+\_\+t \hyperlink{struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields_a996a467955917bbdc0eaa4a4f4d4c189}{T\+R\+IG}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields_a4cc5d37b335399090b11d81d961a9751}{E\+N\+BL}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields@{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields}!E\+N\+BL@{E\+N\+BL}}
\index{E\+N\+BL@{E\+N\+BL}!\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields@{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+N\+BL}{ENBL}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields\+::\+E\+N\+BL}\hypertarget{struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields_a4cc5d37b335399090b11d81d961a9751}{}\label{struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields_a4cc5d37b335399090b11d81d961a9751}
\mbox{[}7\mbox{]} D\+MA Channel Enable \index{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields@{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields}!S\+O\+U\+R\+CE@{S\+O\+U\+R\+CE}}
\index{S\+O\+U\+R\+CE@{S\+O\+U\+R\+CE}!\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields@{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+O\+U\+R\+CE}{SOURCE}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields\+::\+S\+O\+U\+R\+CE}\hypertarget{struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields_a94410b3b8e61c9d344b0ac16a1581bdd}{}\label{struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields_a94410b3b8e61c9d344b0ac16a1581bdd}
\mbox{[}5\+:0\mbox{]} D\+MA Channel Source (Slot) \index{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields@{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields}!T\+R\+IG@{T\+R\+IG}}
\index{T\+R\+IG@{T\+R\+IG}!\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields@{\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+R\+IG}{TRIG}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+::\+\_\+hw\+\_\+dmamux\+\_\+chcfgn\+\_\+bitfields\+::\+T\+R\+IG}\hypertarget{struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields_a996a467955917bbdc0eaa4a4f4d4c189}{}\label{struct__hw__dmamux__chcfgn_1_1__hw__dmamux__chcfgn__bitfields_a996a467955917bbdc0eaa4a4f4d4c189}
\mbox{[}6\mbox{]} D\+MA Channel Trigger Enable 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dmamux.\+h\end{DoxyCompactItemize}
