`include "defines.v"
module i_tcLoad(
	input [`tcAddrLen-1:0] tcAddr,
	input [`tcNumbers-1:0] dnIn, ttIn, cuIn, cdIn,
	input dnSel, ttSel, cuSel, cdSel,
	input [7:0] tcLoadOut,
	input DEFAULT_CLOCK, DEFAULT_RESET
);

assert property(@(posedge clk) (dnIn[tcAddr] == 1) |-> (tcLoadOut[0] == 1));
assert property(@(posedge clk) (dnIn[tcAddr] == 0) |-> (tcLoadOut[0] == 0));
assert property(@(posedge clk) (ttIn[tcAddr] == 1) |-> (tcLoadOut[1] == 1));
assert property(@(posedge clk) (ttIn[tcAddr] == 0) |-> (tcLoadOut[1] == 0));
assert property(@(posedge clk) (cuIn[tcAddr] == 1) |-> (tcLoadOut[2] == 1));
assert property(@(posedge clk) (cuIn[tcAddr] == 0) |-> (tcLoadOut[2] == 0));
assert property(@(posedge clk) (cdIn[tcAddr] == 1) |-> (tcLoadOut[3] == 1));
assert property(@(posedge clk) (cdIn[tcAddr] == 0) |-> (tcLoadOut[3] == 0));
endmodule