# **IIIT-DELHI**  
# **OAI-321-Domino-Logic**  
**OAI-321: Complex Gate using Domino Logic**  

### **Instructor:**  
Dr. Anuj Grover  

### **Course:**  
Digital VLSI Design (DVD)  

### **Semester:**  
Monsoon 2024  

---

## **Abstract**  
This project involves the layout and implementation of a complex gate, followed by Power, Performance, and Area (PPA) analysis.  

---

## **Tools Used**  
- **Virtuoso**  
- **ELDO**  
- **XCircuit**  
- **Magic**  

---

## **Designs Implemented**  
1. **OAI-321 Domino Logic Complex and its Layout**  
2. **OAI-321 Logic Non-Complex and its Layout**  

---

## **Comparison Parameters**  
The following parameters are analyzed across different stages and scenarios:  
- **Pre-Layout vs. Post-Layout Analysis** (with Parasitic Extraction included)  
- **Performance Across Different PVT Corners** (Process, Voltage, Temperature)  

---

## **Figures of Merit Compared**  
The project evaluates the following metrics:  
- **Leakage Current**  
- **Power Consumption**  
- **Rise/Fall Times**  
- **Delays**  
- **Area**  

--- 
