$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 1 O clk $end
   $var wire 8 3 DOUT [7:0] $end
   $scope module dut $end
    $var wire 1 O clk $end
    $var wire 4 P MSG_LEN [3:0] $end
    $var wire 8 3 OUT [7:0] $end
    $var wire 4 4 Q_ADDR [3:0] $end
    $scope module ctr $end
     $var wire 1 O clk $end
     $var wire 4 P D [3:0] $end
     $var wire 4 4 Q [3:0] $end
     $var wire 1 5 CONTROL $end
     $var wire 4 6 YD [3:0] $end
     $var wire 4 7 SA [3:0] $end
     $scope module dff $end
      $var wire 1 O clk $end
      $var wire 4 6 D [3:0] $end
      $var wire 4 4 Q [3:0] $end
      $scope module unnamedblk1 $end
       $var wire 32 8 i [31:0] $end
      $upscope $end
     $upscope $end
     $scope module mux $end
      $var wire 4 7 A [3:0] $end
      $var wire 4 P B [3:0] $end
      $var wire 1 5 S $end
      $var wire 4 6 Y [3:0] $end
      $scope module gen_muxes[0] $end
       $scope module mux $end
        $var wire 1 5 S $end
        $var wire 1 9 A $end
        $var wire 1 Q B $end
        $var wire 1 : Y $end
       $upscope $end
      $upscope $end
      $scope module gen_muxes[1] $end
       $scope module mux $end
        $var wire 1 5 S $end
        $var wire 1 ; A $end
        $var wire 1 Q B $end
        $var wire 1 < Y $end
       $upscope $end
      $upscope $end
      $scope module gen_muxes[2] $end
       $scope module mux $end
        $var wire 1 5 S $end
        $var wire 1 = A $end
        $var wire 1 R B $end
        $var wire 1 > Y $end
       $upscope $end
      $upscope $end
      $scope module gen_muxes[3] $end
       $scope module mux $end
        $var wire 1 5 S $end
        $var wire 1 ? A $end
        $var wire 1 Q B $end
        $var wire 1 @ Y $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module n $end
      $var wire 4 4 A [3:0] $end
      $var wire 1 5 OUT $end
     $upscope $end
     $scope module rca $end
      $var wire 4 4 A [3:0] $end
      $var wire 4 S B [3:0] $end
      $var wire 1 Q CIN $end
      $var wire 4 7 S [3:0] $end
      $var wire 1 A COUT $end
      $var wire 5 B carry [4:0] $end
      $scope module genblk1[0] $end
       $scope module fa $end
        $var wire 1 C A $end
        $var wire 1 R B $end
        $var wire 1 Q CIN $end
        $var wire 1 C COUT $end
        $var wire 1 9 S $end
        $var wire 1 C COUT1 $end
        $var wire 1 Q COUT2 $end
        $var wire 1 9 SUM1 $end
        $scope module ha1 $end
         $var wire 1 C A $end
         $var wire 1 R B $end
         $var wire 1 9 S $end
         $var wire 1 C C $end
        $upscope $end
        $scope module ha2 $end
         $var wire 1 9 A $end
         $var wire 1 Q B $end
         $var wire 1 9 S $end
         $var wire 1 Q C $end
        $upscope $end
       $upscope $end
      $upscope $end
      $scope module genblk1[1] $end
       $scope module fa $end
        $var wire 1 D A $end
        $var wire 1 R B $end
        $var wire 1 C CIN $end
        $var wire 1 E COUT $end
        $var wire 1 ; S $end
        $var wire 1 D COUT1 $end
        $var wire 1 F COUT2 $end
        $var wire 1 G SUM1 $end
        $scope module ha1 $end
         $var wire 1 D A $end
         $var wire 1 R B $end
         $var wire 1 G S $end
         $var wire 1 D C $end
        $upscope $end
        $scope module ha2 $end
         $var wire 1 G A $end
         $var wire 1 C B $end
         $var wire 1 ; S $end
         $var wire 1 F C $end
        $upscope $end
       $upscope $end
      $upscope $end
      $scope module genblk1[2] $end
       $scope module fa $end
        $var wire 1 H A $end
        $var wire 1 R B $end
        $var wire 1 E CIN $end
        $var wire 1 I COUT $end
        $var wire 1 = S $end
        $var wire 1 H COUT1 $end
        $var wire 1 J COUT2 $end
        $var wire 1 K SUM1 $end
        $scope module ha1 $end
         $var wire 1 H A $end
         $var wire 1 R B $end
         $var wire 1 K S $end
         $var wire 1 H C $end
        $upscope $end
        $scope module ha2 $end
         $var wire 1 K A $end
         $var wire 1 E B $end
         $var wire 1 = S $end
         $var wire 1 J C $end
        $upscope $end
       $upscope $end
      $upscope $end
      $scope module genblk1[3] $end
       $scope module fa $end
        $var wire 1 L A $end
        $var wire 1 R B $end
        $var wire 1 I CIN $end
        $var wire 1 A COUT $end
        $var wire 1 ? S $end
        $var wire 1 L COUT1 $end
        $var wire 1 M COUT2 $end
        $var wire 1 N SUM1 $end
        $scope module ha1 $end
         $var wire 1 L A $end
         $var wire 1 R B $end
         $var wire 1 N S $end
         $var wire 1 L C $end
        $upscope $end
        $scope module ha2 $end
         $var wire 1 N A $end
         $var wire 1 I B $end
         $var wire 1 ? S $end
         $var wire 1 M C $end
        $upscope $end
       $upscope $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module r $end
     $var wire 32 T ADDR_WIDTH [31:0] $end
     $var wire 32 U DATA_WIDTH [31:0] $end
     $var wire 8 V INIT_DATA[0] [7:0] $end
     $var wire 8 W INIT_DATA[1] [7:0] $end
     $var wire 8 X INIT_DATA[2] [7:0] $end
     $var wire 8 Y INIT_DATA[3] [7:0] $end
     $var wire 8 Z INIT_DATA[4] [7:0] $end
     $var wire 8 [ INIT_DATA[5] [7:0] $end
     $var wire 8 \ INIT_DATA[6] [7:0] $end
     $var wire 8 ] INIT_DATA[7] [7:0] $end
     $var wire 8 ^ INIT_DATA[8] [7:0] $end
     $var wire 8 _ INIT_DATA[9] [7:0] $end
     $var wire 8 ` INIT_DATA[10] [7:0] $end
     $var wire 8 a INIT_DATA[11] [7:0] $end
     $var wire 8 b INIT_DATA[12] [7:0] $end
     $var wire 8 c INIT_DATA[13] [7:0] $end
     $var wire 8 d INIT_DATA[14] [7:0] $end
     $var wire 8 e INIT_DATA[15] [7:0] $end
     $var wire 1 O clk $end
     $var wire 4 4 ADDR [3:0] $end
     $var wire 8 3 DOUT [7:0] $end
     $var wire 8 # storage[0] [7:0] $end
     $var wire 8 $ storage[1] [7:0] $end
     $var wire 8 % storage[2] [7:0] $end
     $var wire 8 & storage[3] [7:0] $end
     $var wire 8 ' storage[4] [7:0] $end
     $var wire 8 ( storage[5] [7:0] $end
     $var wire 8 ) storage[6] [7:0] $end
     $var wire 8 * storage[7] [7:0] $end
     $var wire 8 + storage[8] [7:0] $end
     $var wire 8 , storage[9] [7:0] $end
     $var wire 8 - storage[10] [7:0] $end
     $var wire 8 . storage[11] [7:0] $end
     $var wire 8 / storage[12] [7:0] $end
     $var wire 8 0 storage[13] [7:0] $end
     $var wire 8 1 storage[14] [7:0] $end
     $var wire 8 2 storage[15] [7:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b01000110 #
b01010000 $
b01000111 %
b01000001 &
b00000000 '
b00000000 (
b00000000 )
b00000000 *
b00000000 +
b00000000 ,
b00000000 -
b00000000 .
b00000000 /
b00000000 0
b00000000 1
b00000000 2
b00000000 3
b0000 4
15
b0100 6
b1111 7
b00000000000000000000000000000000 8
19
0:
1;
0<
1=
1>
1?
0@
0A
b00000 B
0C
0D
0E
0F
1G
0H
0I
0J
1K
0L
0M
1N
0O
b0100 P
0Q
1R
b1111 S
b00000000000000000000000000000100 T
b00000000000000000000000000001000 U
b01000110 V
b01010000 W
b01000111 X
b01000001 Y
b00000000 Z
b00000000 [
b00000000 \
b00000000 ]
b00000000 ^
b00000000 _
b00000000 `
b00000000 a
b00000000 b
b00000000 c
b00000000 d
b00000000 e
#5
b01000110 3
b0100 4
05
b0011 6
b0011 7
b00000000000000000000000000000100 8
1:
1<
0=
0>
0?
1A
b11000 B
1H
1I
0K
1M
1O
#10
0O
#15
b00000000 3
b0011 4
b0010 6
b0010 7
09
0:
b11110 B
1C
1D
1E
0G
0H
1J
1K
1O
#20
0O
#25
b01000001 3
b0010 4
b0001 6
b0001 7
19
1:
0;
0<
b11100 B
0C
1O
#30
0O
#35
b01000111 3
b0001 4
b0000 6
b0000 7
09
0:
b11110 B
1C
0D
1F
1G
1O
#40
0O
#45
b01010000 3
b0000 4
15
b0100 6
b1111 7
19
1;
1=
1>
1?
0A
b00000 B
0C
0E
0F
0I
0J
0M
1O
#50
0O
#55
b01000110 3
b0100 4
05
b0011 6
b0011 7
1:
1<
0=
0>
0?
1A
b11000 B
1H
1I
0K
1M
1O
#60
0O
#65
b00000000 3
b0011 4
b0010 6
b0010 7
09
0:
b11110 B
1C
1D
1E
0G
0H
1J
1K
1O
#70
0O
#75
b01000001 3
b0010 4
b0001 6
b0001 7
19
1:
0;
0<
b11100 B
0C
1O
#80
0O
#85
b01000111 3
b0001 4
b0000 6
b0000 7
09
0:
b11110 B
1C
0D
1F
1G
1O
#90
0O
#95
b01010000 3
b0000 4
15
b0100 6
b1111 7
19
1;
1=
1>
1?
0A
b00000 B
0C
0E
0F
0I
0J
0M
1O
#100
0O
