Reading OpenROAD database at '/workspaces/tt25a_openram_testchip/runs/wokwi/31-openroad-repairdesignpostgpl/tt_um_openram_top.odb'…
Reading library file at '/home/vscode/ttsetup/pdk/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at 'src/project.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           23987.5 u
legalized HPWL          24220.2 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 125 instances
[INFO DPL-0021] HPWL before           24220.2 u
[INFO DPL-0022] HPWL after            23987.5 u
[INFO DPL-0023] HPWL delta               -1.0 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
SRAM matched with SRAM
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1   52060.65
  Fill cell                               162     608.08
  Tap cell                                200     250.24
  Buffer                                    2      10.01
  Timing Repair Buffer                     55     354.09
  Sequential cell                         144    3678.53
  Multi-Input combinational cell          272    2892.77
  Total                                   836   59854.37
Writing OpenROAD database to '/workspaces/tt25a_openram_testchip/runs/wokwi/33-openroad-detailedplacement/tt_um_openram_top.odb'…
Writing netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/33-openroad-detailedplacement/tt_um_openram_top.nl.v'…
Writing powered netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/33-openroad-detailedplacement/tt_um_openram_top.pnl.v'…
Writing layout to '/workspaces/tt25a_openram_testchip/runs/wokwi/33-openroad-detailedplacement/tt_um_openram_top.def'…
Writing timing constraints to '/workspaces/tt25a_openram_testchip/runs/wokwi/33-openroad-detailedplacement/tt_um_openram_top.sdc'…
