$date
  Sun Apr  4 21:33:46 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module rest1b_tb $end
$var reg 1 ! a_tb $end
$var reg 1 " b_tb $end
$var reg 1 # ci_tb $end
$var reg 1 $ r_tb $end
$var reg 1 % co_tb $end
$scope module dut $end
$var reg 1 & a_i $end
$var reg 1 ' b_i $end
$var reg 1 ( c_i $end
$var reg 1 ) r_o $end
$var reg 1 * c_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#10000000
1!
1$
1&
1)
#20000000
0!
1"
1%
0&
1'
1*
#30000000
1!
0$
0%
1&
0)
0*
#40000000
0!
0"
1#
1$
1%
0&
0'
1(
1)
1*
#50000000
1!
0$
0%
1&
0)
0*
#60000000
0!
1"
1%
0&
1'
1*
#70000000
1!
1$
1&
1)
#80000000
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#90000000
1!
1$
1&
1)
#100000000
0!
1"
1%
0&
1'
1*
#110000000
1!
0$
0%
1&
0)
0*
#120000000
0!
0"
1#
1$
1%
0&
0'
1(
1)
1*
#130000000
1!
0$
0%
1&
0)
0*
#140000000
0!
1"
1%
0&
1'
1*
#150000000
1!
1$
1&
1)
#160000000
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#170000000
1!
1$
1&
1)
#180000000
0!
1"
1%
0&
1'
1*
#190000000
1!
0$
0%
1&
0)
0*
#200000000
0!
0"
1#
1$
1%
0&
0'
1(
1)
1*
#210000000
1!
0$
0%
1&
0)
0*
#220000000
0!
1"
1%
0&
1'
1*
#230000000
1!
1$
1&
1)
#240000000
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#250000000
1!
1$
1&
1)
