csr_base,ddrphy,0xe0005800,,
csr_base,ethmac,0xe0008000,,
csr_base,ethphy,0xe0007800,,
csr_base,info,0xe0006000,,
csr_base,leds,0xe0006800,,
csr_base,rgb_leds,0xe0007000,,
csr_base,sdram,0xe0004000,,
csr_base,spiflash,0xe0005000,,
csr_base,timer0,0xe0002000,,
csr_base,uart,0xe0001000,,
csr_base,uart_phy,0xe0000800,,
csr_register,ddrphy_dly_sel,0xe0005800,1,rw
csr_register,ddrphy_rdly_dq_rst,0xe0005804,1,rw
csr_register,ddrphy_rdly_dq_inc,0xe0005808,1,rw
csr_register,ddrphy_rdly_dq_bitslip,0xe000580c,1,rw
csr_register,ethmac_sram_writer_slot,0xe0008000,1,ro
csr_register,ethmac_sram_writer_length,0xe0008004,4,ro
csr_register,ethmac_sram_writer_ev_status,0xe0008014,1,rw
csr_register,ethmac_sram_writer_ev_pending,0xe0008018,1,rw
csr_register,ethmac_sram_writer_ev_enable,0xe000801c,1,rw
csr_register,ethmac_sram_reader_start,0xe0008020,1,rw
csr_register,ethmac_sram_reader_ready,0xe0008024,1,ro
csr_register,ethmac_sram_reader_slot,0xe0008028,1,rw
csr_register,ethmac_sram_reader_length,0xe000802c,2,rw
csr_register,ethmac_sram_reader_ev_status,0xe0008034,1,rw
csr_register,ethmac_sram_reader_ev_pending,0xe0008038,1,rw
csr_register,ethmac_sram_reader_ev_enable,0xe000803c,1,rw
csr_register,ethmac_preamble_crc,0xe0008040,1,ro
csr_register,ethphy_crg_reset,0xe0007800,1,rw
csr_register,ethphy_mdio_w,0xe0007804,1,rw
csr_register,ethphy_mdio_r,0xe0007808,1,ro
csr_register,info_dna_id,0xe0006000,8,ro
csr_register,info_git_commit,0xe0006020,20,ro
csr_register,info_platform_platform,0xe0006070,8,ro
csr_register,info_platform_target,0xe0006090,8,ro
csr_register,info_xadc_temperature,0xe00060b0,2,ro
csr_register,info_xadc_vccint,0xe00060b8,2,ro
csr_register,info_xadc_vccaux,0xe00060c0,2,ro
csr_register,info_xadc_vccbram,0xe00060c8,2,ro
csr_register,leds_out,0xe0006800,1,rw
csr_register,rgb_leds_r0_enable,0xe0007000,1,rw
csr_register,rgb_leds_r0_width,0xe0007004,4,rw
csr_register,rgb_leds_r0_period,0xe0007014,4,rw
csr_register,rgb_leds_g0_enable,0xe0007024,1,rw
csr_register,rgb_leds_g0_width,0xe0007028,4,rw
csr_register,rgb_leds_g0_period,0xe0007038,4,rw
csr_register,rgb_leds_b0_enable,0xe0007048,1,rw
csr_register,rgb_leds_b0_width,0xe000704c,4,rw
csr_register,rgb_leds_b0_period,0xe000705c,4,rw
csr_register,rgb_leds_r1_enable,0xe000706c,1,rw
csr_register,rgb_leds_r1_width,0xe0007070,4,rw
csr_register,rgb_leds_r1_period,0xe0007080,4,rw
csr_register,rgb_leds_g1_enable,0xe0007090,1,rw
csr_register,rgb_leds_g1_width,0xe0007094,4,rw
csr_register,rgb_leds_g1_period,0xe00070a4,4,rw
csr_register,rgb_leds_b1_enable,0xe00070b4,1,rw
csr_register,rgb_leds_b1_width,0xe00070b8,4,rw
csr_register,rgb_leds_b1_period,0xe00070c8,4,rw
csr_register,rgb_leds_r2_enable,0xe00070d8,1,rw
csr_register,rgb_leds_r2_width,0xe00070dc,4,rw
csr_register,rgb_leds_r2_period,0xe00070ec,4,rw
csr_register,rgb_leds_g2_enable,0xe00070fc,1,rw
csr_register,rgb_leds_g2_width,0xe0007100,4,rw
csr_register,rgb_leds_g2_period,0xe0007110,4,rw
csr_register,rgb_leds_b2_enable,0xe0007120,1,rw
csr_register,rgb_leds_b2_width,0xe0007124,4,rw
csr_register,rgb_leds_b2_period,0xe0007134,4,rw
csr_register,rgb_leds_r3_enable,0xe0007144,1,rw
csr_register,rgb_leds_r3_width,0xe0007148,4,rw
csr_register,rgb_leds_r3_period,0xe0007158,4,rw
csr_register,rgb_leds_g3_enable,0xe0007168,1,rw
csr_register,rgb_leds_g3_width,0xe000716c,4,rw
csr_register,rgb_leds_g3_period,0xe000717c,4,rw
csr_register,rgb_leds_b3_enable,0xe000718c,1,rw
csr_register,rgb_leds_b3_width,0xe0007190,4,rw
csr_register,rgb_leds_b3_period,0xe00071a0,4,rw
csr_register,sdram_dfii_control,0xe0004000,1,rw
csr_register,sdram_dfii_pi0_command,0xe0004004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0xe0004008,1,rw
csr_register,sdram_dfii_pi0_address,0xe000400c,2,rw
csr_register,sdram_dfii_pi0_baddress,0xe0004014,1,rw
csr_register,sdram_dfii_pi0_wrdata,0xe0004018,4,rw
csr_register,sdram_dfii_pi0_rddata,0xe0004028,4,ro
csr_register,sdram_dfii_pi1_command,0xe0004038,1,rw
csr_register,sdram_dfii_pi1_command_issue,0xe000403c,1,rw
csr_register,sdram_dfii_pi1_address,0xe0004040,2,rw
csr_register,sdram_dfii_pi1_baddress,0xe0004048,1,rw
csr_register,sdram_dfii_pi1_wrdata,0xe000404c,4,rw
csr_register,sdram_dfii_pi1_rddata,0xe000405c,4,ro
csr_register,sdram_dfii_pi2_command,0xe000406c,1,rw
csr_register,sdram_dfii_pi2_command_issue,0xe0004070,1,rw
csr_register,sdram_dfii_pi2_address,0xe0004074,2,rw
csr_register,sdram_dfii_pi2_baddress,0xe000407c,1,rw
csr_register,sdram_dfii_pi2_wrdata,0xe0004080,4,rw
csr_register,sdram_dfii_pi2_rddata,0xe0004090,4,ro
csr_register,sdram_dfii_pi3_command,0xe00040a0,1,rw
csr_register,sdram_dfii_pi3_command_issue,0xe00040a4,1,rw
csr_register,sdram_dfii_pi3_address,0xe00040a8,2,rw
csr_register,sdram_dfii_pi3_baddress,0xe00040b0,1,rw
csr_register,sdram_dfii_pi3_wrdata,0xe00040b4,4,rw
csr_register,sdram_dfii_pi3_rddata,0xe00040c4,4,ro
csr_register,sdram_controller_bandwidth_update,0xe00040d4,1,rw
csr_register,sdram_controller_bandwidth_nreads,0xe00040d8,3,ro
csr_register,sdram_controller_bandwidth_nwrites,0xe00040e4,3,ro
csr_register,sdram_controller_bandwidth_data_width,0xe00040f0,1,ro
csr_register,spiflash_bitbang,0xe0005000,1,rw
csr_register,spiflash_miso,0xe0005004,1,ro
csr_register,spiflash_bitbang_en,0xe0005008,1,rw
csr_register,timer0_load,0xe0002000,4,rw
csr_register,timer0_reload,0xe0002010,4,rw
csr_register,timer0_en,0xe0002020,1,rw
csr_register,timer0_update_value,0xe0002024,1,rw
csr_register,timer0_value,0xe0002028,4,ro
csr_register,timer0_ev_status,0xe0002038,1,rw
csr_register,timer0_ev_pending,0xe000203c,1,rw
csr_register,timer0_ev_enable,0xe0002040,1,rw
csr_register,uart_rxtx,0xe0001000,1,rw
csr_register,uart_txfull,0xe0001004,1,ro
csr_register,uart_rxempty,0xe0001008,1,ro
csr_register,uart_ev_status,0xe000100c,1,rw
csr_register,uart_ev_pending,0xe0001010,1,rw
csr_register,uart_ev_enable,0xe0001014,1,rw
csr_register,uart_phy_tuning_word,0xe0000800,4,rw
constant,nmi_interrupt,0,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,2,,
constant,ethmac_interrupt,3,,
constant,csr_data_width,8,,
constant,system_clock_frequency,100000000,,
constant,spiflash_page_size,256,,
constant,spiflash_sector_size,65536,,
constant,a7ddrphy_bitslip,2,,
constant,a7ddrphy_delay,6,,
constant,l2_size,8192,,
constant,localip1,192,,
constant,localip2,168,,
constant,localip3,100,,
constant,localip4,50,,
constant,remoteip1,192,,
constant,remoteip2,168,,
constant,remoteip3,100,,
constant,remoteip4,100,,
constant,config_clock_frequency,100000000,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type,LM32,,
constant,config_csr_data_width,8,,
memory_region,rom,0x00000000,32768,
memory_region,sram,0x10000000,32768,
memory_region,spiflash,0xa0000000,16777216,
memory_region,main_ram,0x40000000,268435456,
memory_region,ethmac,0xb0000000,8192,
