
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000028  00800100  0000202a  000020be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000202a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000012b  00800128  00800128  000020e6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000020e6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002118  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000470  00000000  00000000  00002154  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000461a  00000000  00000000  000025c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001e1f  00000000  00000000  00006bde  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002638  00000000  00000000  000089fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b7c  00000000  00000000  0000b038  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000012f4  00000000  00000000  0000bbb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000288d  00000000  00000000  0000cea8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000348  00000000  00000000  0000f735  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 37 00 	jmp	0x6e	; 0x6e <__ctors_end>
       4:	0c 94 7f 04 	jmp	0x8fe	; 0x8fe <__vector_1>
       8:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
       c:	0c 94 92 01 	jmp	0x324	; 0x324 <__vector_3>
      10:	0c 94 c1 01 	jmp	0x382	; 0x382 <__vector_4>
      14:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      18:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      1c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      20:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      24:	0c 94 3e 01 	jmp	0x27c	; 0x27c <__vector_9>
      28:	0c 94 fc 0c 	jmp	0x19f8	; 0x19f8 <__vector_10>
      2c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      30:	0c 94 29 09 	jmp	0x1252	; 0x1252 <__vector_12>
      34:	0c 94 bc 09 	jmp	0x1378	; 0x1378 <__vector_13>
      38:	0c 94 20 0b 	jmp	0x1640	; 0x1640 <__vector_14>
      3c:	0c 94 6f 00 	jmp	0xde	; 0xde <__vector_15>
      40:	0c 94 45 03 	jmp	0x68a	; 0x68a <__vector_16>
      44:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      48:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      4c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>

00000050 <__trampolines_end>:
      50:	01 00       	.word	0x0001	; ????
      52:	00 00       	nop
      54:	2d 00       	.word	0x002d	; ????
      56:	87 00       	.word	0x0087	; ????
      58:	ca 08       	sbc	r12, r10
      5a:	ee 02       	muls	r30, r30
      5c:	1e 00       	.word	0x001e	; ????
      5e:	01 00       	.word	0x0001	; ????
      60:	00 01       	movw	r0, r0
	...
      6a:	00 05       	cpc	r16, r0
	...

0000006e <__ctors_end>:
      6e:	11 24       	eor	r1, r1
      70:	1f be       	out	0x3f, r1	; 63
      72:	cf ef       	ldi	r28, 0xFF	; 255
      74:	d2 e0       	ldi	r29, 0x02	; 2
      76:	de bf       	out	0x3e, r29	; 62
      78:	cd bf       	out	0x3d, r28	; 61

0000007a <__do_copy_data>:
      7a:	11 e0       	ldi	r17, 0x01	; 1
      7c:	a0 e0       	ldi	r26, 0x00	; 0
      7e:	b1 e0       	ldi	r27, 0x01	; 1
      80:	ea e2       	ldi	r30, 0x2A	; 42
      82:	f0 e2       	ldi	r31, 0x20	; 32
      84:	02 c0       	rjmp	.+4      	; 0x8a <__do_copy_data+0x10>
      86:	05 90       	lpm	r0, Z+
      88:	0d 92       	st	X+, r0
      8a:	a8 32       	cpi	r26, 0x28	; 40
      8c:	b1 07       	cpc	r27, r17
      8e:	d9 f7       	brne	.-10     	; 0x86 <__do_copy_data+0xc>

00000090 <__do_clear_bss>:
      90:	22 e0       	ldi	r18, 0x02	; 2
      92:	a8 e2       	ldi	r26, 0x28	; 40
      94:	b1 e0       	ldi	r27, 0x01	; 1
      96:	01 c0       	rjmp	.+2      	; 0x9a <.do_clear_bss_start>

00000098 <.do_clear_bss_loop>:
      98:	1d 92       	st	X+, r1

0000009a <.do_clear_bss_start>:
      9a:	a3 35       	cpi	r26, 0x53	; 83
      9c:	b2 07       	cpc	r27, r18
      9e:	e1 f7       	brne	.-8      	; 0x98 <.do_clear_bss_loop>
      a0:	0e 94 f5 07 	call	0xfea	; 0xfea <main>
      a4:	0c 94 13 10 	jmp	0x2026	; 0x2026 <_exit>

000000a8 <__bad_interrupt>:
      a8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ac <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
      ac:	ec e7       	ldi	r30, 0x7C	; 124
      ae:	f0 e0       	ldi	r31, 0x00	; 0
      b0:	80 81       	ld	r24, Z
      b2:	8f 7b       	andi	r24, 0xBF	; 191
      b4:	80 83       	st	Z, r24
      b6:	a7 e7       	ldi	r26, 0x77	; 119
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	8b 7f       	andi	r24, 0xFB	; 251
      be:	8c 93       	st	X, r24
      c0:	80 81       	ld	r24, Z
      c2:	88 60       	ori	r24, 0x08	; 8
      c4:	80 83       	st	Z, r24
      c6:	80 81       	ld	r24, Z
      c8:	88 7f       	andi	r24, 0xF8	; 248
      ca:	80 83       	st	Z, r24
      cc:	ea e7       	ldi	r30, 0x7A	; 122
      ce:	f0 e0       	ldi	r31, 0x00	; 0
      d0:	80 81       	ld	r24, Z
      d2:	88 68       	ori	r24, 0x88	; 136
      d4:	80 83       	st	Z, r24
      d6:	80 81       	ld	r24, Z
      d8:	88 7f       	andi	r24, 0xF8	; 248
      da:	80 83       	st	Z, r24
      dc:	08 95       	ret

000000de <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
      de:	1f 92       	push	r1
      e0:	0f 92       	push	r0
      e2:	0f b6       	in	r0, 0x3f	; 63
      e4:	0f 92       	push	r0
      e6:	11 24       	eor	r1, r1
      e8:	8f 93       	push	r24
      ea:	9f 93       	push	r25
      ec:	ef 93       	push	r30
      ee:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
      f0:	ea e7       	ldi	r30, 0x7A	; 122
      f2:	f0 e0       	ldi	r31, 0x00	; 0
      f4:	80 81       	ld	r24, Z
      f6:	80 61       	ori	r24, 0x10	; 16
      f8:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = ADC;
      fa:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
      fe:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
     102:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     106:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
     10a:	ff 91       	pop	r31
     10c:	ef 91       	pop	r30
     10e:	9f 91       	pop	r25
     110:	8f 91       	pop	r24
     112:	0f 90       	pop	r0
     114:	0f be       	out	0x3f, r0	; 63
     116:	0f 90       	pop	r0
     118:	1f 90       	pop	r1
     11a:	18 95       	reti

0000011c <stop_signal>:

****************************************************************************/
void Release_Analog_Servo(void)
{
    // Stop signal
    stop_signal(NON_EVENT);
     11c:	60 e0       	ldi	r22, 0x00	; 0
     11e:	81 e0       	ldi	r24, 0x01	; 1
     120:	0e 94 fa 09 	call	0x13f4	; 0x13f4 <Set_PWM_Duty_Cycle>
     124:	08 95       	ret

00000126 <Init_Analog_Servo_Driver>:
     126:	60 e0       	ldi	r22, 0x00	; 0
     128:	70 e0       	ldi	r23, 0x00	; 0
     12a:	cb 01       	movw	r24, r22
     12c:	0e 94 8e 00 	call	0x11c	; 0x11c <stop_signal>
     130:	e3 e8       	ldi	r30, 0x83	; 131
     132:	f0 e0       	ldi	r31, 0x00	; 0
     134:	80 81       	ld	r24, Z
     136:	8f 7d       	andi	r24, 0xDF	; 223
     138:	80 83       	st	Z, r24
     13a:	2b 98       	cbi	0x05, 3	; 5
     13c:	10 92 28 01 	sts	0x0128, r1	; 0x800128 <__data_end>
     140:	ef e6       	ldi	r30, 0x6F	; 111
     142:	f0 e0       	ldi	r31, 0x00	; 0
     144:	80 81       	ld	r24, Z
     146:	81 60       	ori	r24, 0x01	; 1
     148:	80 83       	st	Z, r24
     14a:	6e e8       	ldi	r22, 0x8E	; 142
     14c:	70 e0       	ldi	r23, 0x00	; 0
     14e:	89 e2       	ldi	r24, 0x29	; 41
     150:	91 e0       	ldi	r25, 0x01	; 1
     152:	0e 94 44 0c 	call	0x1888	; 0x1888 <Register_Timer>
     156:	08 95       	ret

00000158 <Hold_Analog_Servo_Position>:
     158:	0f 93       	push	r16
     15a:	1f 93       	push	r17
     15c:	cf 93       	push	r28
     15e:	df 93       	push	r29
     160:	8f 3f       	cpi	r24, 0xFF	; 255
     162:	0f ef       	ldi	r16, 0xFF	; 255
     164:	90 07       	cpc	r25, r16
     166:	09 f4       	brne	.+2      	; 0x16a <Hold_Analog_Servo_Position+0x12>
     168:	64 c0       	rjmp	.+200    	; 0x232 <Hold_Analog_Servo_Position+0xda>
     16a:	ec 01       	movw	r28, r24
     16c:	89 e2       	ldi	r24, 0x29	; 41
     16e:	91 e0       	ldi	r25, 0x01	; 1
     170:	0e 94 d2 0c 	call	0x19a4	; 0x19a4 <Stop_Timer>
     174:	ce 01       	movw	r24, r28
     176:	a0 e0       	ldi	r26, 0x00	; 0
     178:	b0 e0       	ldi	r27, 0x00	; 0
     17a:	ac 01       	movw	r20, r24
     17c:	bd 01       	movw	r22, r26
     17e:	44 0f       	add	r20, r20
     180:	55 1f       	adc	r21, r21
     182:	66 1f       	adc	r22, r22
     184:	77 1f       	adc	r23, r23
     186:	44 0f       	add	r20, r20
     188:	55 1f       	adc	r21, r21
     18a:	66 1f       	adc	r22, r22
     18c:	77 1f       	adc	r23, r23
     18e:	44 0f       	add	r20, r20
     190:	55 1f       	adc	r21, r21
     192:	66 1f       	adc	r22, r22
     194:	77 1f       	adc	r23, r23
     196:	8a 01       	movw	r16, r20
     198:	9b 01       	movw	r18, r22
     19a:	00 0f       	add	r16, r16
     19c:	11 1f       	adc	r17, r17
     19e:	22 1f       	adc	r18, r18
     1a0:	33 1f       	adc	r19, r19
     1a2:	00 0f       	add	r16, r16
     1a4:	11 1f       	adc	r17, r17
     1a6:	22 1f       	adc	r18, r18
     1a8:	33 1f       	adc	r19, r19
     1aa:	40 0f       	add	r20, r16
     1ac:	51 1f       	adc	r21, r17
     1ae:	62 1f       	adc	r22, r18
     1b0:	73 1f       	adc	r23, r19
     1b2:	8a 01       	movw	r16, r20
     1b4:	9b 01       	movw	r18, r22
     1b6:	00 0f       	add	r16, r16
     1b8:	11 1f       	adc	r17, r17
     1ba:	22 1f       	adc	r18, r18
     1bc:	33 1f       	adc	r19, r19
     1be:	00 0f       	add	r16, r16
     1c0:	11 1f       	adc	r17, r17
     1c2:	22 1f       	adc	r18, r18
     1c4:	33 1f       	adc	r19, r19
     1c6:	40 0f       	add	r20, r16
     1c8:	51 1f       	adc	r21, r17
     1ca:	62 1f       	adc	r22, r18
     1cc:	73 1f       	adc	r23, r19
     1ce:	8a 01       	movw	r16, r20
     1d0:	9b 01       	movw	r18, r22
     1d2:	00 0f       	add	r16, r16
     1d4:	11 1f       	adc	r17, r17
     1d6:	22 1f       	adc	r18, r18
     1d8:	33 1f       	adc	r19, r19
     1da:	00 0f       	add	r16, r16
     1dc:	11 1f       	adc	r17, r17
     1de:	22 1f       	adc	r18, r18
     1e0:	33 1f       	adc	r19, r19
     1e2:	40 0f       	add	r20, r16
     1e4:	51 1f       	adc	r21, r17
     1e6:	62 1f       	adc	r22, r18
     1e8:	73 1f       	adc	r23, r19
     1ea:	8a 01       	movw	r16, r20
     1ec:	9b 01       	movw	r18, r22
     1ee:	00 0f       	add	r16, r16
     1f0:	11 1f       	adc	r17, r17
     1f2:	22 1f       	adc	r18, r18
     1f4:	33 1f       	adc	r19, r19
     1f6:	00 0f       	add	r16, r16
     1f8:	11 1f       	adc	r17, r17
     1fa:	22 1f       	adc	r18, r18
     1fc:	33 1f       	adc	r19, r19
     1fe:	40 0f       	add	r20, r16
     200:	51 1f       	adc	r21, r17
     202:	62 1f       	adc	r22, r18
     204:	73 1f       	adc	r23, r19
     206:	8a 01       	movw	r16, r20
     208:	9b 01       	movw	r18, r22
     20a:	08 1b       	sub	r16, r24
     20c:	19 0b       	sbc	r17, r25
     20e:	2a 0b       	sbc	r18, r26
     210:	3b 0b       	sbc	r19, r27
     212:	c9 01       	movw	r24, r18
     214:	b8 01       	movw	r22, r16
     216:	28 e8       	ldi	r18, 0x88	; 136
     218:	33 e1       	ldi	r19, 0x13	; 19
     21a:	40 e0       	ldi	r20, 0x00	; 0
     21c:	50 e0       	ldi	r21, 0x00	; 0
     21e:	0e 94 63 0f 	call	0x1ec6	; 0x1ec6 <__udivmodsi4>
     222:	87 e8       	ldi	r24, 0x87	; 135
     224:	93 e1       	ldi	r25, 0x13	; 19
     226:	82 1b       	sub	r24, r18
     228:	93 0b       	sbc	r25, r19
     22a:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
     22e:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
     232:	df 91       	pop	r29
     234:	cf 91       	pop	r28
     236:	1f 91       	pop	r17
     238:	0f 91       	pop	r16
     23a:	08 95       	ret

0000023c <Is_Servo_Position_Valid>:
        Determines if position requested is a valid position,
            based on the slave parameters

****************************************************************************/
bool Is_Servo_Position_Valid(const slave_parameters_t * p_slave_params, position_data_t requested_position)
{
     23c:	fc 01       	movw	r30, r24
    // If requested position is servo stay, the position is immediately invalid
    if (SERVO_STAY == requested_position) return false;
     23e:	6f 3f       	cpi	r22, 0xFF	; 255
     240:	8f ef       	ldi	r24, 0xFF	; 255
     242:	78 07       	cpc	r23, r24
     244:	a9 f0       	breq	.+42     	; 0x270 <Is_Servo_Position_Valid+0x34>

    // If the requested position is greater than both the max and min,
    // or less than the max and min, then the position is invalid
    if  (   (p_slave_params->position_max < requested_position)
     246:	82 85       	ldd	r24, Z+10	; 0x0a
     248:	93 85       	ldd	r25, Z+11	; 0x0b
     24a:	86 17       	cp	r24, r22
     24c:	97 07       	cpc	r25, r23
     24e:	28 f4       	brcc	.+10     	; 0x25a <Is_Servo_Position_Valid+0x1e>
            &&
     250:	20 85       	ldd	r18, Z+8	; 0x08
     252:	31 85       	ldd	r19, Z+9	; 0x09
     254:	26 17       	cp	r18, r22
     256:	37 07       	cpc	r19, r23
     258:	68 f0       	brcs	.+26     	; 0x274 <Is_Servo_Position_Valid+0x38>
            (p_slave_params->position_min < requested_position)
        )
    {
        return false;
    }
    else if (   (p_slave_params->position_max > requested_position)
     25a:	68 17       	cp	r22, r24
     25c:	79 07       	cpc	r23, r25
     25e:	60 f4       	brcc	.+24     	; 0x278 <Is_Servo_Position_Valid+0x3c>
                &&
     260:	81 e0       	ldi	r24, 0x01	; 1
     262:	20 85       	ldd	r18, Z+8	; 0x08
     264:	31 85       	ldd	r19, Z+9	; 0x09
     266:	62 17       	cp	r22, r18
     268:	73 07       	cpc	r23, r19
     26a:	38 f4       	brcc	.+14     	; 0x27a <Is_Servo_Position_Valid+0x3e>
     26c:	80 e0       	ldi	r24, 0x00	; 0
     26e:	08 95       	ret

****************************************************************************/
bool Is_Servo_Position_Valid(const slave_parameters_t * p_slave_params, position_data_t requested_position)
{
    // If requested position is servo stay, the position is immediately invalid
    if (SERVO_STAY == requested_position) return false;
     270:	80 e0       	ldi	r24, 0x00	; 0
     272:	08 95       	ret
    if  (   (p_slave_params->position_max < requested_position)
            &&
            (p_slave_params->position_min < requested_position)
        )
    {
        return false;
     274:	80 e0       	ldi	r24, 0x00	; 0
     276:	08 95       	ret
    {
        return false;
    }
    else
    {
        return true;
     278:	81 e0       	ldi	r24, 0x01	; 1
    }
}
     27a:	08 95       	ret

0000027c <__vector_9>:
        -       TOP Interrupt
        3       Do nothing

****************************************************************************/
ISR(TIMER1_OVF_vect)
{
     27c:	1f 92       	push	r1
     27e:	0f 92       	push	r0
     280:	0f b6       	in	r0, 0x3f	; 63
     282:	0f 92       	push	r0
     284:	11 24       	eor	r1, r1
     286:	8f 93       	push	r24
     288:	ef 93       	push	r30
     28a:	ff 93       	push	r31
    // Switch for fastest execution time
    switch (Step)
     28c:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <__data_end>
     290:	88 23       	and	r24, r24
     292:	19 f0       	breq	.+6      	; 0x29a <__vector_9+0x1e>
     294:	81 30       	cpi	r24, 0x01	; 1
     296:	39 f0       	breq	.+14     	; 0x2a6 <__vector_9+0x2a>
     298:	0c c0       	rjmp	.+24     	; 0x2b2 <__vector_9+0x36>
    {
        case STEP0:
            // Enable PWM out on the analog servo drive pin
            TCCR1D |= (1<<ANALOG_SERVO_PWM_EN);
     29a:	e3 e8       	ldi	r30, 0x83	; 131
     29c:	f0 e0       	ldi	r31, 0x00	; 0
     29e:	80 81       	ld	r24, Z
     2a0:	80 62       	ori	r24, 0x20	; 32
     2a2:	80 83       	st	Z, r24
            break;
     2a4:	06 c0       	rjmp	.+12     	; 0x2b2 <__vector_9+0x36>

        case STEP1:
            // Disable PWM out on the analog servo drive pin
            TCCR1D &= ~(1<<ANALOG_SERVO_PWM_EN);
     2a6:	e3 e8       	ldi	r30, 0x83	; 131
     2a8:	f0 e0       	ldi	r31, 0x00	; 0
     2aa:	80 81       	ld	r24, Z
     2ac:	8f 7d       	andi	r24, 0xDF	; 223
     2ae:	80 83       	st	Z, r24
            // Drive line low (This order is okay because at TOP
            //  the line should be low, this also seems to have
            //  less jitter based on o'scope-ing)
            ANALOG_SERVO_DRV_PORT &= ~(1<<ANALOG_SERVO_DRV_PIN);
     2b0:	2b 98       	cbi	0x05, 3	; 5
        default:
            break;
    }

    // Increment step number for next TOP interrupt
    Step++;
     2b2:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <__data_end>
     2b6:	8f 5f       	subi	r24, 0xFF	; 255
    Step &= STEP_BITS_XOR_MASK;
     2b8:	83 70       	andi	r24, 0x03	; 3
     2ba:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <__data_end>
}
     2be:	ff 91       	pop	r31
     2c0:	ef 91       	pop	r30
     2c2:	8f 91       	pop	r24
     2c4:	0f 90       	pop	r0
     2c6:	0f be       	out	0x3f, r0	; 63
     2c8:	0f 90       	pop	r0
     2ca:	1f 90       	pop	r1
     2cc:	18 95       	reti

000002ce <Init_Buttons>:
    PCMSK1 |= (1<<PINB7);
    DDRB &= ~(1<<PINB7);
    #endif

    // Sample current state of pins
    Current_Port_A_State = PINA;
     2ce:	90 b1       	in	r25, 0x00	; 0
     2d0:	90 93 2e 01 	sts	0x012E, r25	; 0x80012e <Current_Port_A_State>
    Current_Port_B_State = PINB;
     2d4:	83 b1       	in	r24, 0x03	; 3
     2d6:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <Current_Port_B_State>

    // Save current pin state as last pin state
    Last_Port_A_State = Current_Port_A_State;
     2da:	90 93 30 01 	sts	0x0130, r25	; 0x800130 <Last_Port_A_State>
    Last_Port_B_State = Current_Port_B_State;
     2de:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <Last_Port_B_State>

    // Register our debounce timer
    Register_Timer(&Debounce_Timer, Post_Event);
     2e2:	6a eb       	ldi	r22, 0xBA	; 186
     2e4:	73 e0       	ldi	r23, 0x03	; 3
     2e6:	82 e0       	ldi	r24, 0x02	; 2
     2e8:	91 e0       	ldi	r25, 0x01	; 1
     2ea:	0e 94 44 0c 	call	0x1888	; 0x1888 <Register_Timer>

    // Enable the pin change interrupts for both ports
    PCICR |= ((1<<PCIE1)|(1<<PCIE0));
     2ee:	e8 e6       	ldi	r30, 0x68	; 104
     2f0:	f0 e0       	ldi	r31, 0x00	; 0
     2f2:	80 81       	ld	r24, Z
     2f4:	83 60       	ori	r24, 0x03	; 3
     2f6:	80 83       	st	Z, r24
     2f8:	08 95       	ret

000002fa <Run_Buttons>:
        This function runs events related to the buttons.

****************************************************************************/
void Run_Buttons(uint32_t event)
{
    switch (event)
     2fa:	61 15       	cp	r22, r1
     2fc:	70 42       	sbci	r23, 0x20	; 32
     2fe:	81 05       	cpc	r24, r1
     300:	91 05       	cpc	r25, r1
     302:	79 f4       	brne	.+30     	; 0x322 <__stack+0x23>
    {
        case EVT_BTN_DEBOUNCE_TIMEOUT:
            // The debounce period has ended.

            // Sample the pins
            Current_Port_A_State = PINA;
     304:	90 b1       	in	r25, 0x00	; 0
     306:	90 93 2e 01 	sts	0x012E, r25	; 0x80012e <Current_Port_A_State>
            Current_Port_B_State = PINB;
     30a:	83 b1       	in	r24, 0x03	; 3
     30c:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <Current_Port_B_State>

            // Check for differences, and post events for them
            handle_btn_evts();

            // Save current pin state as last pin state
            Last_Port_A_State = Current_Port_A_State;
     310:	90 93 30 01 	sts	0x0130, r25	; 0x800130 <Last_Port_A_State>
            Last_Port_B_State = Current_Port_B_State;
     314:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <Last_Port_B_State>

            // Re-enable pin change interrupts for port A and port B
            PCICR |= ((1<<PCIE1)|(1<<PCIE0));
     318:	e8 e6       	ldi	r30, 0x68	; 104
     31a:	f0 e0       	ldi	r31, 0x00	; 0
     31c:	80 81       	ld	r24, Z
     31e:	83 60       	ori	r24, 0x03	; 3
     320:	80 83       	st	Z, r24
     322:	08 95       	ret

00000324 <__vector_3>:
// #############################################################################
// ------------ INTERRUPT SERVICE ROUTINE
// #############################################################################

ISR(PCINT0_vect)
{
     324:	1f 92       	push	r1
     326:	0f 92       	push	r0
     328:	0f b6       	in	r0, 0x3f	; 63
     32a:	0f 92       	push	r0
     32c:	11 24       	eor	r1, r1
     32e:	2f 93       	push	r18
     330:	3f 93       	push	r19
     332:	4f 93       	push	r20
     334:	5f 93       	push	r21
     336:	6f 93       	push	r22
     338:	7f 93       	push	r23
     33a:	8f 93       	push	r24
     33c:	9f 93       	push	r25
     33e:	af 93       	push	r26
     340:	bf 93       	push	r27
     342:	ef 93       	push	r30
     344:	ff 93       	push	r31
    // Disable pin interrupts for this port
    PCICR &= ~(1<<PCIE0);
     346:	e8 e6       	ldi	r30, 0x68	; 104
     348:	f0 e0       	ldi	r31, 0x00	; 0
     34a:	80 81       	ld	r24, Z
     34c:	8e 7f       	andi	r24, 0xFE	; 254
     34e:	80 83       	st	Z, r24
    // Start debounce timer
    Start_Timer(&Debounce_Timer, DEBOUNCE_TIME_MS);
     350:	4a e0       	ldi	r20, 0x0A	; 10
     352:	50 e0       	ldi	r21, 0x00	; 0
     354:	60 e0       	ldi	r22, 0x00	; 0
     356:	70 e0       	ldi	r23, 0x00	; 0
     358:	82 e0       	ldi	r24, 0x02	; 2
     35a:	91 e0       	ldi	r25, 0x01	; 1
     35c:	0e 94 91 0c 	call	0x1922	; 0x1922 <Start_Timer>
}
     360:	ff 91       	pop	r31
     362:	ef 91       	pop	r30
     364:	bf 91       	pop	r27
     366:	af 91       	pop	r26
     368:	9f 91       	pop	r25
     36a:	8f 91       	pop	r24
     36c:	7f 91       	pop	r23
     36e:	6f 91       	pop	r22
     370:	5f 91       	pop	r21
     372:	4f 91       	pop	r20
     374:	3f 91       	pop	r19
     376:	2f 91       	pop	r18
     378:	0f 90       	pop	r0
     37a:	0f be       	out	0x3f, r0	; 63
     37c:	0f 90       	pop	r0
     37e:	1f 90       	pop	r1
     380:	18 95       	reti

00000382 <__vector_4>:

ISR(PCINT1_vect)
{
     382:	1f 92       	push	r1
     384:	0f 92       	push	r0
     386:	0f b6       	in	r0, 0x3f	; 63
     388:	0f 92       	push	r0
     38a:	11 24       	eor	r1, r1
     38c:	2f 93       	push	r18
     38e:	3f 93       	push	r19
     390:	4f 93       	push	r20
     392:	5f 93       	push	r21
     394:	6f 93       	push	r22
     396:	7f 93       	push	r23
     398:	8f 93       	push	r24
     39a:	9f 93       	push	r25
     39c:	af 93       	push	r26
     39e:	bf 93       	push	r27
     3a0:	ef 93       	push	r30
     3a2:	ff 93       	push	r31
    // Disable pin interrupts for this port
    PCICR &= ~(1<<PCIE1);
     3a4:	e8 e6       	ldi	r30, 0x68	; 104
     3a6:	f0 e0       	ldi	r31, 0x00	; 0
     3a8:	80 81       	ld	r24, Z
     3aa:	8d 7f       	andi	r24, 0xFD	; 253
     3ac:	80 83       	st	Z, r24
    // Start debounce timer
    Start_Timer(&Debounce_Timer, DEBOUNCE_TIME_MS);
     3ae:	4a e0       	ldi	r20, 0x0A	; 10
     3b0:	50 e0       	ldi	r21, 0x00	; 0
     3b2:	60 e0       	ldi	r22, 0x00	; 0
     3b4:	70 e0       	ldi	r23, 0x00	; 0
     3b6:	82 e0       	ldi	r24, 0x02	; 2
     3b8:	91 e0       	ldi	r25, 0x01	; 1
     3ba:	0e 94 91 0c 	call	0x1922	; 0x1922 <Start_Timer>
}
     3be:	ff 91       	pop	r31
     3c0:	ef 91       	pop	r30
     3c2:	bf 91       	pop	r27
     3c4:	af 91       	pop	r26
     3c6:	9f 91       	pop	r25
     3c8:	8f 91       	pop	r24
     3ca:	7f 91       	pop	r23
     3cc:	6f 91       	pop	r22
     3ce:	5f 91       	pop	r21
     3d0:	4f 91       	pop	r20
     3d2:	3f 91       	pop	r19
     3d4:	2f 91       	pop	r18
     3d6:	0f 90       	pop	r0
     3d8:	0f be       	out	0x3f, r0	; 63
     3da:	0f 90       	pop	r0
     3dc:	1f 90       	pop	r1
     3de:	18 95       	reti

000003e0 <CAN_Reset>:
		CAN_Write(MCP_TXB0D0 + i, TX_Data);
	}
	// Transmit message
	TX_Data[0] = 0xFF;
	CAN_Bit_Modify(MCP_TXB0CTRL, (1 << 3), TX_Data);
}
     3e0:	cf 93       	push	r28
     3e2:	df 93       	push	r29
     3e4:	1f 92       	push	r1
     3e6:	cd b7       	in	r28, 0x3d	; 61
     3e8:	de b7       	in	r29, 0x3e	; 62
     3ea:	80 ec       	ldi	r24, 0xC0	; 192
     3ec:	89 83       	std	Y+1, r24	; 0x01
     3ee:	20 e0       	ldi	r18, 0x00	; 0
     3f0:	30 e0       	ldi	r19, 0x00	; 0
     3f2:	ae 01       	movw	r20, r28
     3f4:	4f 5f       	subi	r20, 0xFF	; 255
     3f6:	5f 4f       	sbci	r21, 0xFF	; 255
     3f8:	60 e0       	ldi	r22, 0x00	; 0
     3fa:	81 e0       	ldi	r24, 0x01	; 1
     3fc:	0e 94 a6 0a 	call	0x154c	; 0x154c <Write_SPI>
     400:	0f 90       	pop	r0
     402:	df 91       	pop	r29
     404:	cf 91       	pop	r28
     406:	08 95       	ret

00000408 <CAN_Read>:
     408:	cf 93       	push	r28
     40a:	df 93       	push	r29
     40c:	00 d0       	rcall	.+0      	; 0x40e <CAN_Read+0x6>
     40e:	cd b7       	in	r28, 0x3d	; 61
     410:	de b7       	in	r29, 0x3e	; 62
     412:	9b 01       	movw	r18, r22
     414:	93 e0       	ldi	r25, 0x03	; 3
     416:	99 83       	std	Y+1, r25	; 0x01
     418:	8a 83       	std	Y+2, r24	; 0x02
     41a:	ae 01       	movw	r20, r28
     41c:	4f 5f       	subi	r20, 0xFF	; 255
     41e:	5f 4f       	sbci	r21, 0xFF	; 255
     420:	61 e0       	ldi	r22, 0x01	; 1
     422:	82 e0       	ldi	r24, 0x02	; 2
     424:	0e 94 a6 0a 	call	0x154c	; 0x154c <Write_SPI>
     428:	0f 90       	pop	r0
     42a:	0f 90       	pop	r0
     42c:	df 91       	pop	r29
     42e:	cf 91       	pop	r28
     430:	08 95       	ret

00000432 <CAN_Write>:
     432:	cf 93       	push	r28
     434:	df 93       	push	r29
     436:	00 d0       	rcall	.+0      	; 0x438 <CAN_Write+0x6>
     438:	1f 92       	push	r1
     43a:	cd b7       	in	r28, 0x3d	; 61
     43c:	de b7       	in	r29, 0x3e	; 62
     43e:	92 e0       	ldi	r25, 0x02	; 2
     440:	99 83       	std	Y+1, r25	; 0x01
     442:	8a 83       	std	Y+2, r24	; 0x02
     444:	fb 01       	movw	r30, r22
     446:	80 81       	ld	r24, Z
     448:	8b 83       	std	Y+3, r24	; 0x03
     44a:	20 e0       	ldi	r18, 0x00	; 0
     44c:	30 e0       	ldi	r19, 0x00	; 0
     44e:	ae 01       	movw	r20, r28
     450:	4f 5f       	subi	r20, 0xFF	; 255
     452:	5f 4f       	sbci	r21, 0xFF	; 255
     454:	60 e0       	ldi	r22, 0x00	; 0
     456:	83 e0       	ldi	r24, 0x03	; 3
     458:	0e 94 a6 0a 	call	0x154c	; 0x154c <Write_SPI>
     45c:	0f 90       	pop	r0
     45e:	0f 90       	pop	r0
     460:	0f 90       	pop	r0
     462:	df 91       	pop	r29
     464:	cf 91       	pop	r28
     466:	08 95       	ret

00000468 <CAN_Bit_Modify>:
     468:	cf 93       	push	r28
     46a:	df 93       	push	r29
     46c:	00 d0       	rcall	.+0      	; 0x46e <CAN_Bit_Modify+0x6>
     46e:	00 d0       	rcall	.+0      	; 0x470 <CAN_Bit_Modify+0x8>
     470:	cd b7       	in	r28, 0x3d	; 61
     472:	de b7       	in	r29, 0x3e	; 62
     474:	95 e0       	ldi	r25, 0x05	; 5
     476:	99 83       	std	Y+1, r25	; 0x01
     478:	8a 83       	std	Y+2, r24	; 0x02
     47a:	6b 83       	std	Y+3, r22	; 0x03
     47c:	fa 01       	movw	r30, r20
     47e:	80 81       	ld	r24, Z
     480:	8c 83       	std	Y+4, r24	; 0x04
     482:	20 e0       	ldi	r18, 0x00	; 0
     484:	30 e0       	ldi	r19, 0x00	; 0
     486:	ae 01       	movw	r20, r28
     488:	4f 5f       	subi	r20, 0xFF	; 255
     48a:	5f 4f       	sbci	r21, 0xFF	; 255
     48c:	60 e0       	ldi	r22, 0x00	; 0
     48e:	84 e0       	ldi	r24, 0x04	; 4
     490:	0e 94 a6 0a 	call	0x154c	; 0x154c <Write_SPI>
     494:	0f 90       	pop	r0
     496:	0f 90       	pop	r0
     498:	0f 90       	pop	r0
     49a:	0f 90       	pop	r0
     49c:	df 91       	pop	r29
     49e:	cf 91       	pop	r28
     4a0:	08 95       	ret

000004a2 <CAN_Initialize_1>:
     4a2:	cf 93       	push	r28
     4a4:	df 93       	push	r29
     4a6:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <CAN_Reset>
     4aa:	80 e9       	ldi	r24, 0x90	; 144
     4ac:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <TX_Data>
     4b0:	64 e3       	ldi	r22, 0x34	; 52
     4b2:	71 e0       	ldi	r23, 0x01	; 1
     4b4:	8f e0       	ldi	r24, 0x0F	; 15
     4b6:	0e 94 19 02 	call	0x432	; 0x432 <CAN_Write>
     4ba:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <TX_Data>
     4be:	44 e3       	ldi	r20, 0x34	; 52
     4c0:	51 e0       	ldi	r21, 0x01	; 1
     4c2:	64 e0       	ldi	r22, 0x04	; 4
     4c4:	8f e0       	ldi	r24, 0x0F	; 15
     4c6:	0e 94 34 02 	call	0x468	; 0x468 <CAN_Bit_Modify>
     4ca:	d1 e4       	ldi	r29, 0x41	; 65
     4cc:	d0 93 34 01 	sts	0x0134, r29	; 0x800134 <TX_Data>
     4d0:	44 e3       	ldi	r20, 0x34	; 52
     4d2:	51 e0       	ldi	r21, 0x01	; 1
     4d4:	61 e0       	ldi	r22, 0x01	; 1
     4d6:	8a e2       	ldi	r24, 0x2A	; 42
     4d8:	0e 94 34 02 	call	0x468	; 0x468 <CAN_Bit_Modify>
     4dc:	c1 ef       	ldi	r28, 0xF1	; 241
     4de:	c0 93 34 01 	sts	0x0134, r28	; 0x800134 <TX_Data>
     4e2:	44 e3       	ldi	r20, 0x34	; 52
     4e4:	51 e0       	ldi	r21, 0x01	; 1
     4e6:	67 e0       	ldi	r22, 0x07	; 7
     4e8:	89 e2       	ldi	r24, 0x29	; 41
     4ea:	0e 94 34 02 	call	0x468	; 0x468 <CAN_Bit_Modify>
     4ee:	c0 93 34 01 	sts	0x0134, r28	; 0x800134 <TX_Data>
     4f2:	44 e3       	ldi	r20, 0x34	; 52
     4f4:	51 e0       	ldi	r21, 0x01	; 1
     4f6:	68 e3       	ldi	r22, 0x38	; 56
     4f8:	89 e2       	ldi	r24, 0x29	; 41
     4fa:	0e 94 34 02 	call	0x468	; 0x468 <CAN_Bit_Modify>
     4fe:	c0 93 34 01 	sts	0x0134, r28	; 0x800134 <TX_Data>
     502:	44 e3       	ldi	r20, 0x34	; 52
     504:	51 e0       	ldi	r21, 0x01	; 1
     506:	60 ec       	ldi	r22, 0xC0	; 192
     508:	89 e2       	ldi	r24, 0x29	; 41
     50a:	0e 94 34 02 	call	0x468	; 0x468 <CAN_Bit_Modify>
     50e:	85 e8       	ldi	r24, 0x85	; 133
     510:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <TX_Data>
     514:	64 e3       	ldi	r22, 0x34	; 52
     516:	71 e0       	ldi	r23, 0x01	; 1
     518:	88 e2       	ldi	r24, 0x28	; 40
     51a:	0e 94 19 02 	call	0x432	; 0x432 <CAN_Write>
     51e:	d0 93 34 01 	sts	0x0134, r29	; 0x800134 <TX_Data>
     522:	44 e3       	ldi	r20, 0x34	; 52
     524:	51 e0       	ldi	r21, 0x01	; 1
     526:	60 ec       	ldi	r22, 0xC0	; 192
     528:	8a e2       	ldi	r24, 0x2A	; 42
     52a:	0e 94 34 02 	call	0x468	; 0x468 <CAN_Bit_Modify>
     52e:	df 91       	pop	r29
     530:	cf 91       	pop	r28
     532:	08 95       	ret

00000534 <CAN_Initialize_2>:
     534:	8f ef       	ldi	r24, 0xFF	; 255
     536:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <TX_Data>
     53a:	64 e3       	ldi	r22, 0x34	; 52
     53c:	71 e0       	ldi	r23, 0x01	; 1
     53e:	8b e2       	ldi	r24, 0x2B	; 43
     540:	0e 94 19 02 	call	0x432	; 0x432 <CAN_Write>
     544:	83 e0       	ldi	r24, 0x03	; 3
     546:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <TX_Data>
     54a:	64 e3       	ldi	r22, 0x34	; 52
     54c:	71 e0       	ldi	r23, 0x01	; 1
     54e:	80 e3       	ldi	r24, 0x30	; 48
     550:	0e 94 19 02 	call	0x432	; 0x432 <CAN_Write>
     554:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <TX_Data>
     558:	64 e3       	ldi	r22, 0x34	; 52
     55a:	71 e0       	ldi	r23, 0x01	; 1
     55c:	8d e0       	ldi	r24, 0x0D	; 13
     55e:	0e 94 19 02 	call	0x432	; 0x432 <CAN_Write>
     562:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <TX_Data>
     566:	64 e3       	ldi	r22, 0x34	; 52
     568:	71 e0       	ldi	r23, 0x01	; 1
     56a:	81 e3       	ldi	r24, 0x31	; 49
     56c:	0e 94 19 02 	call	0x432	; 0x432 <CAN_Write>
     570:	80 e2       	ldi	r24, 0x20	; 32
     572:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <TX_Data>
     576:	64 e3       	ldi	r22, 0x34	; 52
     578:	71 e0       	ldi	r23, 0x01	; 1
     57a:	82 e3       	ldi	r24, 0x32	; 50
     57c:	0e 94 19 02 	call	0x432	; 0x432 <CAN_Write>
     580:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <TX_Data>
     584:	64 e3       	ldi	r22, 0x34	; 52
     586:	71 e0       	ldi	r23, 0x01	; 1
     588:	80 e0       	ldi	r24, 0x00	; 0
     58a:	0e 94 19 02 	call	0x432	; 0x432 <CAN_Write>
     58e:	64 e3       	ldi	r22, 0x34	; 52
     590:	71 e0       	ldi	r23, 0x01	; 1
     592:	81 e0       	ldi	r24, 0x01	; 1
     594:	0e 94 19 02 	call	0x432	; 0x432 <CAN_Write>
     598:	80 e6       	ldi	r24, 0x60	; 96
     59a:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <TX_Data>
     59e:	64 e3       	ldi	r22, 0x34	; 52
     5a0:	71 e0       	ldi	r23, 0x01	; 1
     5a2:	0e 94 19 02 	call	0x432	; 0x432 <CAN_Write>
     5a6:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <TX_Data>
     5aa:	44 e3       	ldi	r20, 0x34	; 52
     5ac:	51 e0       	ldi	r21, 0x01	; 1
     5ae:	60 ee       	ldi	r22, 0xE0	; 224
     5b0:	8f e0       	ldi	r24, 0x0F	; 15
     5b2:	0e 94 34 02 	call	0x468	; 0x468 <CAN_Bit_Modify>
     5b6:	81 e3       	ldi	r24, 0x31	; 49
     5b8:	91 e0       	ldi	r25, 0x01	; 1
     5ba:	90 93 33 01 	sts	0x0133, r25	; 0x800133 <RX_Data+0x1>
     5be:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <RX_Data>
     5c2:	62 e3       	ldi	r22, 0x32	; 50
     5c4:	71 e0       	ldi	r23, 0x01	; 1
     5c6:	8e e0       	ldi	r24, 0x0E	; 14
     5c8:	0e 94 04 02 	call	0x408	; 0x408 <CAN_Read>
     5cc:	08 95       	ret

000005ce <CAN_Read_Message>:
        Reads CAN message from the CAN Bus

****************************************************************************/

void CAN_Read_Message(uint8_t** Recv_Data)
{
     5ce:	ef 92       	push	r14
     5d0:	ff 92       	push	r15
     5d2:	0f 93       	push	r16
     5d4:	1f 93       	push	r17
     5d6:	cf 93       	push	r28
     5d8:	df 93       	push	r29
     5da:	08 2f       	mov	r16, r24
     5dc:	19 2f       	mov	r17, r25
	RX_Data[0] = &Recv_Byte;
     5de:	81 e3       	ldi	r24, 0x31	; 49
     5e0:	91 e0       	ldi	r25, 0x01	; 1
     5e2:	90 93 33 01 	sts	0x0133, r25	; 0x800133 <RX_Data+0x1>
     5e6:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <RX_Data>
	CAN_Read(MCP_RXB0DLC, RX_Data);
     5ea:	62 e3       	ldi	r22, 0x32	; 50
     5ec:	71 e0       	ldi	r23, 0x01	; 1
     5ee:	85 e6       	ldi	r24, 0x65	; 101
     5f0:	0e 94 04 02 	call	0x408	; 0x408 <CAN_Read>
	
	uint8_t Recv_Length = Recv_Byte;
     5f4:	20 91 31 01 	lds	r18, 0x0131	; 0x800131 <Recv_Byte>
	
	for (int i = 0; i < Recv_Length; i++)
     5f8:	22 23       	and	r18, r18
     5fa:	c1 f0       	breq	.+48     	; 0x62c <CAN_Read_Message+0x5e>
     5fc:	c0 2f       	mov	r28, r16
     5fe:	d1 2f       	mov	r29, r17
     600:	e0 2e       	mov	r14, r16
     602:	f1 2e       	mov	r15, r17
     604:	e2 0e       	add	r14, r18
     606:	f1 1c       	adc	r15, r1
     608:	e2 0e       	add	r14, r18
     60a:	f1 1c       	adc	r15, r1
     60c:	16 e6       	ldi	r17, 0x66	; 102
	{
		RX_Data[0] = Recv_Data[i];
     60e:	89 91       	ld	r24, Y+
     610:	99 91       	ld	r25, Y+
     612:	90 93 33 01 	sts	0x0133, r25	; 0x800133 <RX_Data+0x1>
     616:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <RX_Data>
		CAN_Read(MCP_RXB0D0 + i, RX_Data);
     61a:	62 e3       	ldi	r22, 0x32	; 50
     61c:	71 e0       	ldi	r23, 0x01	; 1
     61e:	81 2f       	mov	r24, r17
     620:	0e 94 04 02 	call	0x408	; 0x408 <CAN_Read>
     624:	1f 5f       	subi	r17, 0xFF	; 255
	RX_Data[0] = &Recv_Byte;
	CAN_Read(MCP_RXB0DLC, RX_Data);
	
	uint8_t Recv_Length = Recv_Byte;
	
	for (int i = 0; i < Recv_Length; i++)
     626:	ce 15       	cp	r28, r14
     628:	df 05       	cpc	r29, r15
     62a:	89 f7       	brne	.-30     	; 0x60e <CAN_Read_Message+0x40>
	{
		RX_Data[0] = Recv_Data[i];
		CAN_Read(MCP_RXB0D0 + i, RX_Data);
	}	
}
     62c:	df 91       	pop	r29
     62e:	cf 91       	pop	r28
     630:	1f 91       	pop	r17
     632:	0f 91       	pop	r16
     634:	ff 90       	pop	r15
     636:	ef 90       	pop	r14
     638:	08 95       	ret

0000063a <Get_Intensity_Data>:
intensity_data_t Get_Intensity_Data(uint8_t * p_LIN_packet)
{
    intensity_data_t result;
    memcpy(&result, p_LIN_packet+INTENSITY_DATA_INDEX, INTENSITY_DATA_LEN);
    return result;
}
     63a:	fc 01       	movw	r30, r24
     63c:	80 81       	ld	r24, Z
     63e:	08 95       	ret

00000640 <Get_Position_Data>:
position_data_t Get_Position_Data(uint8_t * p_LIN_packet)
{
    position_data_t result;
    memcpy(&result, p_LIN_packet+POSITION_DATA_INDEX, POSITION_DATA_LEN);
    return result;
}
     640:	fc 01       	movw	r30, r24
     642:	81 81       	ldd	r24, Z+1	; 0x01
     644:	92 81       	ldd	r25, Z+2	; 0x02
     646:	08 95       	ret

00000648 <Write_Intensity_Data>:

****************************************************************************/
void Write_Intensity_Data(uint8_t * p_LIN_packet, intensity_data_t data_to_write)
{
    intensity_data_t temp = data_to_write;
    memcpy(p_LIN_packet+INTENSITY_DATA_INDEX, &temp, INTENSITY_DATA_LEN);
     648:	fc 01       	movw	r30, r24
     64a:	60 83       	st	Z, r22
     64c:	08 95       	ret

0000064e <Write_Position_Data>:

****************************************************************************/
void Write_Position_Data(uint8_t * p_LIN_packet, position_data_t data_to_write)
{
    position_data_t temp = data_to_write;
    memcpy(p_LIN_packet+POSITION_DATA_INDEX, &temp, POSITION_DATA_LEN);
     64e:	fc 01       	movw	r30, r24
     650:	72 83       	std	Z+2, r23	; 0x02
     652:	61 83       	std	Z+1, r22	; 0x01
     654:	08 95       	ret

00000656 <Get_Pointer_To_Slave_Data>:
****************************************************************************/
uint8_t * Get_Pointer_To_Slave_Data(uint8_t * p_master_array, uint8_t slave_num)
{
    // This assumes the first section of the master array corresponds
    //  to the lowest slave number (the first slave)
    return (p_master_array+((slave_num-LOWEST_SLAVE_NUMBER)*LIN_PACKET_LEN));
     656:	70 e0       	ldi	r23, 0x00	; 0
     658:	61 50       	subi	r22, 0x01	; 1
     65a:	71 09       	sbc	r23, r1
     65c:	9b 01       	movw	r18, r22
     65e:	22 0f       	add	r18, r18
     660:	33 1f       	adc	r19, r19
     662:	62 0f       	add	r22, r18
     664:	73 1f       	adc	r23, r19
}
     666:	86 0f       	add	r24, r22
     668:	97 1f       	adc	r25, r23
     66a:	08 95       	ret

0000066c <start_eeprom_write_byte>:
        start_eeprom_write_byte(p_Target_EEPROM_Address+Num_Bytes_Executed, p_Caller_Values+Num_Bytes_Executed);

        // Increment num bytes executed
        Num_Bytes_Executed++;
    }
}
     66c:	9c 01       	movw	r18, r24
     66e:	9f b7       	in	r25, 0x3f	; 63
     670:	f8 94       	cli
     672:	32 bd       	out	0x22, r19	; 34
     674:	21 bd       	out	0x21, r18	; 33
     676:	fb 01       	movw	r30, r22
     678:	80 81       	ld	r24, Z
     67a:	80 bd       	out	0x20, r24	; 32
     67c:	1f ba       	out	0x1f, r1	; 31
     67e:	fa 9a       	sbi	0x1f, 2	; 31
     680:	8f b3       	in	r24, 0x1f	; 31
     682:	8a 60       	ori	r24, 0x0A	; 10
     684:	8f bb       	out	0x1f, r24	; 31
     686:	9f bf       	out	0x3f, r25	; 63
     688:	08 95       	ret

0000068a <__vector_16>:
// #############################################################################
// ------------ INTERRUPT SERVICE ROUTINE
// #############################################################################

ISR(EE_RDY_vect)
{
     68a:	1f 92       	push	r1
     68c:	0f 92       	push	r0
     68e:	0f b6       	in	r0, 0x3f	; 63
     690:	0f 92       	push	r0
     692:	11 24       	eor	r1, r1
     694:	2f 93       	push	r18
     696:	3f 93       	push	r19
     698:	4f 93       	push	r20
     69a:	5f 93       	push	r21
     69c:	6f 93       	push	r22
     69e:	7f 93       	push	r23
     6a0:	8f 93       	push	r24
     6a2:	9f 93       	push	r25
     6a4:	af 93       	push	r26
     6a6:	bf 93       	push	r27
     6a8:	cf 93       	push	r28
     6aa:	ef 93       	push	r30
     6ac:	ff 93       	push	r31
    // Disable the ready interrupts
    EECR &= ~(1<<EERIE);
     6ae:	fb 98       	cbi	0x1f, 3	; 31

    // Check if we've written all the requested values
    if (Num_Bytes_Requested <= Num_Bytes_Executed)
     6b0:	c0 91 3a 01 	lds	r28, 0x013A	; 0x80013a <Num_Bytes_Executed>
     6b4:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <Num_Bytes_Requested>
     6b8:	c8 17       	cp	r28, r24
     6ba:	18 f0       	brcs	.+6      	; 0x6c2 <__vector_16+0x38>
    {
        // We are done writing all the bytes.
        IsBusy = false;
     6bc:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <IsBusy>
     6c0:	13 c0       	rjmp	.+38     	; 0x6e8 <__vector_16+0x5e>
    }
    else
    {
        // Start the EEPROM write
        start_eeprom_write_byte(p_Target_EEPROM_Address+Num_Bytes_Executed, p_Caller_Values+Num_Bytes_Executed);
     6c2:	8c 2f       	mov	r24, r28
     6c4:	90 e0       	ldi	r25, 0x00	; 0
     6c6:	60 91 35 01 	lds	r22, 0x0135	; 0x800135 <p_Caller_Values>
     6ca:	70 91 36 01 	lds	r23, 0x0136	; 0x800136 <p_Caller_Values+0x1>
     6ce:	68 0f       	add	r22, r24
     6d0:	79 1f       	adc	r23, r25
     6d2:	20 91 37 01 	lds	r18, 0x0137	; 0x800137 <p_Target_EEPROM_Address>
     6d6:	30 91 38 01 	lds	r19, 0x0138	; 0x800138 <p_Target_EEPROM_Address+0x1>
     6da:	82 0f       	add	r24, r18
     6dc:	93 1f       	adc	r25, r19
     6de:	0e 94 36 03 	call	0x66c	; 0x66c <start_eeprom_write_byte>

        // Increment num bytes executed
        Num_Bytes_Executed++;
     6e2:	cf 5f       	subi	r28, 0xFF	; 255
     6e4:	c0 93 3a 01 	sts	0x013A, r28	; 0x80013a <Num_Bytes_Executed>
    }
     6e8:	ff 91       	pop	r31
     6ea:	ef 91       	pop	r30
     6ec:	cf 91       	pop	r28
     6ee:	bf 91       	pop	r27
     6f0:	af 91       	pop	r26
     6f2:	9f 91       	pop	r25
     6f4:	8f 91       	pop	r24
     6f6:	7f 91       	pop	r23
     6f8:	6f 91       	pop	r22
     6fa:	5f 91       	pop	r21
     6fc:	4f 91       	pop	r20
     6fe:	3f 91       	pop	r19
     700:	2f 91       	pop	r18
     702:	0f 90       	pop	r0
     704:	0f be       	out	0x3f, r0	; 63
     706:	0f 90       	pop	r0
     708:	1f 90       	pop	r1
     70a:	18 95       	reti

0000070c <process_event_if_pending>:
        Checks if an particular event is pending and if so, clears it, then
            calls the run functions to process the event

****************************************************************************/
static void process_event_if_pending(uint32_t event_mask)
{
     70c:	cf 92       	push	r12
     70e:	df 92       	push	r13
     710:	ef 92       	push	r14
     712:	ff 92       	push	r15
     714:	0f 93       	push	r16
     716:	1f 93       	push	r17

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
     718:	00 91 3c 01 	lds	r16, 0x013C	; 0x80013c <Pending_Events>
     71c:	10 91 3d 01 	lds	r17, 0x013D	; 0x80013d <Pending_Events+0x1>
     720:	20 91 3e 01 	lds	r18, 0x013E	; 0x80013e <Pending_Events+0x2>
     724:	30 91 3f 01 	lds	r19, 0x013F	; 0x80013f <Pending_Events+0x3>
     728:	6b 01       	movw	r12, r22
     72a:	7c 01       	movw	r14, r24
     72c:	c0 22       	and	r12, r16
     72e:	d1 22       	and	r13, r17
     730:	e2 22       	and	r14, r18
     732:	f3 22       	and	r15, r19
     734:	6c 15       	cp	r22, r12
     736:	7d 05       	cpc	r23, r13
     738:	8e 05       	cpc	r24, r14
     73a:	9f 05       	cpc	r25, r15
     73c:	a1 f4       	brne	.+40     	; 0x766 <process_event_if_pending+0x5a>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
     73e:	6b 01       	movw	r12, r22
     740:	7c 01       	movw	r14, r24
     742:	c0 94       	com	r12
     744:	d0 94       	com	r13
     746:	e0 94       	com	r14
     748:	f0 94       	com	r15
     74a:	0c 21       	and	r16, r12
     74c:	1d 21       	and	r17, r13
     74e:	2e 21       	and	r18, r14
     750:	3f 21       	and	r19, r15
     752:	00 93 3c 01 	sts	0x013C, r16	; 0x80013c <Pending_Events>
     756:	10 93 3d 01 	sts	0x013D, r17	; 0x80013d <Pending_Events+0x1>
     75a:	20 93 3e 01 	sts	0x013E, r18	; 0x80013e <Pending_Events+0x2>
     75e:	30 93 3f 01 	sts	0x013F, r19	; 0x80013f <Pending_Events+0x3>
{
    // If event is pending
    if (is_event_pending(event_mask))
    {
        // Run the services with this event
        Run_Services(event_mask);
     762:	0e 94 55 04 	call	0x8aa	; 0x8aa <Run_Services>
    }
}
     766:	1f 91       	pop	r17
     768:	0f 91       	pop	r16
     76a:	ff 90       	pop	r15
     76c:	ef 90       	pop	r14
     76e:	df 90       	pop	r13
     770:	cf 90       	pop	r12
     772:	08 95       	ret

00000774 <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
     774:	0f 93       	push	r16
     776:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
     778:	00 91 3c 01 	lds	r16, 0x013C	; 0x80013c <Pending_Events>
     77c:	10 91 3d 01 	lds	r17, 0x013D	; 0x80013d <Pending_Events+0x1>
     780:	20 91 3e 01 	lds	r18, 0x013E	; 0x80013e <Pending_Events+0x2>
     784:	30 91 3f 01 	lds	r19, 0x013F	; 0x80013f <Pending_Events+0x3>
     788:	dc 01       	movw	r26, r24
     78a:	cb 01       	movw	r24, r22
     78c:	80 2b       	or	r24, r16
     78e:	91 2b       	or	r25, r17
     790:	a2 2b       	or	r26, r18
     792:	b3 2b       	or	r27, r19
     794:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <Pending_Events>
     798:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <Pending_Events+0x1>
     79c:	a0 93 3e 01 	sts	0x013E, r26	; 0x80013e <Pending_Events+0x2>
     7a0:	b0 93 3f 01 	sts	0x013F, r27	; 0x80013f <Pending_Events+0x3>
}
     7a4:	1f 91       	pop	r17
     7a6:	0f 91       	pop	r16
     7a8:	08 95       	ret

000007aa <Run_Events>:
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        #if (1 <= NUM_EVENTS)
        process_event_if_pending(EVENT_01);
     7aa:	61 e0       	ldi	r22, 0x01	; 1
     7ac:	70 e0       	ldi	r23, 0x00	; 0
     7ae:	80 e0       	ldi	r24, 0x00	; 0
     7b0:	90 e0       	ldi	r25, 0x00	; 0
     7b2:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (2 <= NUM_EVENTS)
        process_event_if_pending(EVENT_02);
     7b6:	62 e0       	ldi	r22, 0x02	; 2
     7b8:	70 e0       	ldi	r23, 0x00	; 0
     7ba:	80 e0       	ldi	r24, 0x00	; 0
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (3 <= NUM_EVENTS)
        process_event_if_pending(EVENT_03);
     7c2:	64 e0       	ldi	r22, 0x04	; 4
     7c4:	70 e0       	ldi	r23, 0x00	; 0
     7c6:	80 e0       	ldi	r24, 0x00	; 0
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (4 <= NUM_EVENTS)
        process_event_if_pending(EVENT_04);
     7ce:	68 e0       	ldi	r22, 0x08	; 8
     7d0:	70 e0       	ldi	r23, 0x00	; 0
     7d2:	80 e0       	ldi	r24, 0x00	; 0
     7d4:	90 e0       	ldi	r25, 0x00	; 0
     7d6:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (5 <= NUM_EVENTS)
        process_event_if_pending(EVENT_05);
     7da:	60 e1       	ldi	r22, 0x10	; 16
     7dc:	70 e0       	ldi	r23, 0x00	; 0
     7de:	80 e0       	ldi	r24, 0x00	; 0
     7e0:	90 e0       	ldi	r25, 0x00	; 0
     7e2:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (6 <= NUM_EVENTS)
        process_event_if_pending(EVENT_06);
     7e6:	60 e2       	ldi	r22, 0x20	; 32
     7e8:	70 e0       	ldi	r23, 0x00	; 0
     7ea:	80 e0       	ldi	r24, 0x00	; 0
     7ec:	90 e0       	ldi	r25, 0x00	; 0
     7ee:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (7 <= NUM_EVENTS)
        process_event_if_pending(EVENT_07);
     7f2:	60 e4       	ldi	r22, 0x40	; 64
     7f4:	70 e0       	ldi	r23, 0x00	; 0
     7f6:	80 e0       	ldi	r24, 0x00	; 0
     7f8:	90 e0       	ldi	r25, 0x00	; 0
     7fa:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (8 <= NUM_EVENTS)
        process_event_if_pending(EVENT_08);
     7fe:	60 e8       	ldi	r22, 0x80	; 128
     800:	70 e0       	ldi	r23, 0x00	; 0
     802:	80 e0       	ldi	r24, 0x00	; 0
     804:	90 e0       	ldi	r25, 0x00	; 0
     806:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (9 <= NUM_EVENTS)
        process_event_if_pending(EVENT_09);
     80a:	60 e0       	ldi	r22, 0x00	; 0
     80c:	71 e0       	ldi	r23, 0x01	; 1
     80e:	80 e0       	ldi	r24, 0x00	; 0
     810:	90 e0       	ldi	r25, 0x00	; 0
     812:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (10 <= NUM_EVENTS)
        process_event_if_pending(EVENT_10);
     816:	60 e0       	ldi	r22, 0x00	; 0
     818:	72 e0       	ldi	r23, 0x02	; 2
     81a:	80 e0       	ldi	r24, 0x00	; 0
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (11 <= NUM_EVENTS)
        process_event_if_pending(EVENT_11);
     822:	60 e0       	ldi	r22, 0x00	; 0
     824:	74 e0       	ldi	r23, 0x04	; 4
     826:	80 e0       	ldi	r24, 0x00	; 0
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (12 <= NUM_EVENTS)
        process_event_if_pending(EVENT_12);
     82e:	60 e0       	ldi	r22, 0x00	; 0
     830:	78 e0       	ldi	r23, 0x08	; 8
     832:	80 e0       	ldi	r24, 0x00	; 0
     834:	90 e0       	ldi	r25, 0x00	; 0
     836:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (13 <= NUM_EVENTS)
        process_event_if_pending(EVENT_13);
     83a:	60 e0       	ldi	r22, 0x00	; 0
     83c:	70 e1       	ldi	r23, 0x10	; 16
     83e:	80 e0       	ldi	r24, 0x00	; 0
     840:	90 e0       	ldi	r25, 0x00	; 0
     842:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (14 <= NUM_EVENTS)
        process_event_if_pending(EVENT_14);
     846:	60 e0       	ldi	r22, 0x00	; 0
     848:	70 e2       	ldi	r23, 0x20	; 32
     84a:	80 e0       	ldi	r24, 0x00	; 0
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (15 <= NUM_EVENTS)
        process_event_if_pending(EVENT_15);
     852:	60 e0       	ldi	r22, 0x00	; 0
     854:	70 e4       	ldi	r23, 0x40	; 64
     856:	80 e0       	ldi	r24, 0x00	; 0
     858:	90 e0       	ldi	r25, 0x00	; 0
     85a:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (16 <= NUM_EVENTS)
        process_event_if_pending(EVENT_16);
     85e:	60 e0       	ldi	r22, 0x00	; 0
     860:	70 e8       	ldi	r23, 0x80	; 128
     862:	80 e0       	ldi	r24, 0x00	; 0
     864:	90 e0       	ldi	r25, 0x00	; 0
     866:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (17 <= NUM_EVENTS)
        process_event_if_pending(EVENT_17);
     86a:	60 e0       	ldi	r22, 0x00	; 0
     86c:	70 e0       	ldi	r23, 0x00	; 0
     86e:	81 e0       	ldi	r24, 0x01	; 1
     870:	90 e0       	ldi	r25, 0x00	; 0
     872:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        #endif
        #if (18 <= NUM_EVENTS)
        process_event_if_pending(EVENT_18);
     876:	60 e0       	ldi	r22, 0x00	; 0
     878:	70 e0       	ldi	r23, 0x00	; 0
     87a:	82 e0       	ldi	r24, 0x02	; 2
     87c:	90 e0       	ldi	r25, 0x00	; 0
     87e:	0e 94 86 03 	call	0x70c	; 0x70c <process_event_if_pending>
        process_event_if_pending(EVENT_31);
        #endif
        #if (32 <= NUM_EVENTS)
        process_event_if_pending(EVENT_32);
        #endif
    }
     882:	93 cf       	rjmp	.-218    	; 0x7aa <Run_Events>

00000884 <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
     884:	0e 94 1e 0c 	call	0x183c	; 0x183c <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
     888:	0e 94 e4 07 	call	0xfc8	; 0xfc8 <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
     88c:	0e 94 d2 09 	call	0x13a4	; 0x13a4 <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
     890:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
     894:	0e 94 56 00 	call	0xac	; 0xac <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
     898:	0e 94 93 00 	call	0x126	; 0x126 <Init_Analog_Servo_Driver>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
     89c:	0e 94 67 01 	call	0x2ce	; 0x2ce <Init_Buttons>
    #endif
    #ifdef INITIALIZER_07
    INITIALIZER_07();
     8a0:	0e 94 1a 08 	call	0x1034	; 0x1034 <Init_Master_Service>
    #endif
    #ifdef INITIALIZER_08
    INITIALIZER_08();
     8a4:	0e 94 cd 0b 	call	0x179a	; 0x179a <Init_SPI_Service>
     8a8:	08 95       	ret

000008aa <Run_Services>:
        Calls the services which process events, 
            can service up to 99 functions

****************************************************************************/
void Run_Services(uint32_t event)
{
     8aa:	cf 92       	push	r12
     8ac:	df 92       	push	r13
     8ae:	ef 92       	push	r14
     8b0:	ff 92       	push	r15
     8b2:	6b 01       	movw	r12, r22
     8b4:	7c 01       	movw	r14, r24
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
     8b6:	0e 94 7d 01 	call	0x2fa	; 0x2fa <Run_Buttons>
    #endif
    #ifdef SERVICE_01
    SERVICE_01(event);
     8ba:	c7 01       	movw	r24, r14
     8bc:	b6 01       	movw	r22, r12
     8be:	0e 94 68 08 	call	0x10d0	; 0x10d0 <Run_Master_Service>
    #endif
    #ifdef SERVICE_02
    SERVICE_02(event);
     8c2:	c7 01       	movw	r24, r14
     8c4:	b6 01       	movw	r22, r12
     8c6:	0e 94 d0 0b 	call	0x17a0	; 0x17a0 <Run_SPI_Service>
    SERVICE_14(event);
    #endif
    #ifdef SERVICE_15
    SERVICE_15(event);
    #endif
}
     8ca:	ff 90       	pop	r15
     8cc:	ef 90       	pop	r14
     8ce:	df 90       	pop	r13
     8d0:	cf 90       	pop	r12
     8d2:	08 95       	ret

000008d4 <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
     8d4:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC00);
     8d6:	e9 e6       	ldi	r30, 0x69	; 105
     8d8:	f0 e0       	ldi	r31, 0x00	; 0
     8da:	80 81       	ld	r24, Z
     8dc:	8e 7f       	andi	r24, 0xFE	; 254
     8de:	80 83       	st	Z, r24
    EICRA |= (1<<ISC01);
     8e0:	80 81       	ld	r24, Z
     8e2:	82 60       	ori	r24, 0x02	; 2
     8e4:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
     8e6:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
     8e8:	e0 9a       	sbi	0x1c, 0	; 28
     8ea:	08 95       	ret

000008ec <query_counter>:
}

uint32_t query_counter(void)
{
	return counter;
     8ec:	60 91 40 01 	lds	r22, 0x0140	; 0x800140 <counter>
     8f0:	70 91 41 01 	lds	r23, 0x0141	; 0x800141 <counter+0x1>
     8f4:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <counter+0x2>
     8f8:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <counter+0x3>
}
     8fc:	08 95       	ret

000008fe <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
     8fe:	1f 92       	push	r1
     900:	0f 92       	push	r0
     902:	0f b6       	in	r0, 0x3f	; 63
     904:	0f 92       	push	r0
     906:	11 24       	eor	r1, r1
     908:	0f 93       	push	r16
     90a:	1f 93       	push	r17
     90c:	2f 93       	push	r18
     90e:	3f 93       	push	r19
     910:	4f 93       	push	r20
     912:	5f 93       	push	r21
     914:	6f 93       	push	r22
     916:	7f 93       	push	r23
     918:	8f 93       	push	r24
     91a:	9f 93       	push	r25
     91c:	af 93       	push	r26
     91e:	bf 93       	push	r27
     920:	ef 93       	push	r30
     922:	ff 93       	push	r31
     924:	cf 93       	push	r28
     926:	df 93       	push	r29
     928:	cd b7       	in	r28, 0x3d	; 61
     92a:	de b7       	in	r29, 0x3e	; 62
     92c:	61 97       	sbiw	r28, 0x11	; 17
     92e:	de bf       	out	0x3e, r29	; 62
     930:	cd bf       	out	0x3d, r28	; 61
	counter++;
     932:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <counter>
     936:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <counter+0x1>
     93a:	a0 91 42 01 	lds	r26, 0x0142	; 0x800142 <counter+0x2>
     93e:	b0 91 43 01 	lds	r27, 0x0143	; 0x800143 <counter+0x3>
     942:	01 96       	adiw	r24, 0x01	; 1
     944:	a1 1d       	adc	r26, r1
     946:	b1 1d       	adc	r27, r1
     948:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <counter>
     94c:	90 93 41 01 	sts	0x0141, r25	; 0x800141 <counter+0x1>
     950:	a0 93 42 01 	sts	0x0142, r26	; 0x800142 <counter+0x2>
     954:	b0 93 43 01 	sts	0x0143, r27	; 0x800143 <counter+0x3>
	uint8_t* Variable_List[8] = {0};
     958:	8e 01       	movw	r16, r28
     95a:	0f 5f       	subi	r16, 0xFF	; 255
     95c:	1f 4f       	sbci	r17, 0xFF	; 255
     95e:	80 e1       	ldi	r24, 0x10	; 16
     960:	f8 01       	movw	r30, r16
     962:	11 92       	st	Z+, r1
     964:	8a 95       	dec	r24
     966:	e9 f7       	brne	.-6      	; 0x962 <__vector_1+0x64>
	Post_Event(EVT_MASTER_NEW_CAN_MSG);
     968:	60 e0       	ldi	r22, 0x00	; 0
     96a:	72 e0       	ldi	r23, 0x02	; 2
     96c:	80 e0       	ldi	r24, 0x00	; 0
     96e:	90 e0       	ldi	r25, 0x00	; 0
     970:	0e 94 ba 03 	call	0x774	; 0x774 <Post_Event>
	CAN_Read_Message(Variable_List);
     974:	c8 01       	movw	r24, r16
     976:	0e 94 e7 02 	call	0x5ce	; 0x5ce <CAN_Read_Message>
	uint8_t TX_Data[1] = {0};
     97a:	19 8a       	std	Y+17, r1	; 0x11
	CAN_Bit_Modify(MCP_CANINTF, 0xFF, TX_Data); 
     97c:	ae 01       	movw	r20, r28
     97e:	4f 5e       	subi	r20, 0xEF	; 239
     980:	5f 4f       	sbci	r21, 0xFF	; 255
     982:	6f ef       	ldi	r22, 0xFF	; 255
     984:	8c e2       	ldi	r24, 0x2C	; 44
     986:	0e 94 34 02 	call	0x468	; 0x468 <CAN_Bit_Modify>
}
     98a:	61 96       	adiw	r28, 0x11	; 17
     98c:	0f b6       	in	r0, 0x3f	; 63
     98e:	f8 94       	cli
     990:	de bf       	out	0x3e, r29	; 62
     992:	0f be       	out	0x3f, r0	; 63
     994:	cd bf       	out	0x3d, r28	; 61
     996:	df 91       	pop	r29
     998:	cf 91       	pop	r28
     99a:	ff 91       	pop	r31
     99c:	ef 91       	pop	r30
     99e:	bf 91       	pop	r27
     9a0:	af 91       	pop	r26
     9a2:	9f 91       	pop	r25
     9a4:	8f 91       	pop	r24
     9a6:	7f 91       	pop	r23
     9a8:	6f 91       	pop	r22
     9aa:	5f 91       	pop	r21
     9ac:	4f 91       	pop	r20
     9ae:	3f 91       	pop	r19
     9b0:	2f 91       	pop	r18
     9b2:	1f 91       	pop	r17
     9b4:	0f 91       	pop	r16
     9b6:	0f 90       	pop	r0
     9b8:	0f be       	out	0x3f, r0	; 63
     9ba:	0f 90       	pop	r0
     9bc:	1f 90       	pop	r1
     9be:	18 95       	reti

000009c0 <compute_cw_angular_distance>:
            (start_angle+return_angle)%360=end+angle

****************************************************************************/
static uint16_t compute_cw_angular_distance(uint16_t start_angle, uint16_t end_angle)
{
    if (end_angle > start_angle)
     9c0:	86 17       	cp	r24, r22
     9c2:	97 07       	cpc	r25, r23
     9c4:	28 f4       	brcc	.+10     	; 0x9d0 <compute_cw_angular_distance+0x10>
    {
        // Just do the positive biased subtraction
        return end_angle-start_angle;
     9c6:	9b 01       	movw	r18, r22
     9c8:	28 1b       	sub	r18, r24
     9ca:	39 0b       	sbc	r19, r25
     9cc:	c9 01       	movw	r24, r18
     9ce:	08 95       	ret
    }
    else if (end_angle < start_angle)
     9d0:	68 17       	cp	r22, r24
     9d2:	79 07       	cpc	r23, r25
     9d4:	30 f4       	brcc	.+12     	; 0x9e2 <compute_cw_angular_distance+0x22>
    {
        // Take the compliment of the positive biased subtraction
        // *Note: this is for cases where the end angle is right of 0 degs
        //      and start is left of 0 degs
        return DEGS_FULL_CIRCLE-(start_angle-end_angle);
     9d6:	68 1b       	sub	r22, r24
     9d8:	79 0b       	sbc	r23, r25
     9da:	cb 01       	movw	r24, r22
     9dc:	88 59       	subi	r24, 0x98	; 152
     9de:	9e 4f       	sbci	r25, 0xFE	; 254
     9e0:	08 95       	ret
    }
    else
    {
        // The angles are equal
        return DEGS_FULL_CIRCLE;
     9e2:	88 e6       	ldi	r24, 0x68	; 104
     9e4:	91 e0       	ldi	r25, 0x01	; 1
    }
}
     9e6:	08 95       	ret

000009e8 <Compute_Individual_Light_Settings>:
****************************************************************************/
void Compute_Individual_Light_Settings(
                                        const slave_parameters_t * p_target_slave_params,
                                        uint8_t * p_cmd_data,
                                        rect_vect_t v_desired_location)
{
     9e8:	4f 92       	push	r4
     9ea:	5f 92       	push	r5
     9ec:	6f 92       	push	r6
     9ee:	7f 92       	push	r7
     9f0:	8f 92       	push	r8
     9f2:	9f 92       	push	r9
     9f4:	af 92       	push	r10
     9f6:	bf 92       	push	r11
     9f8:	cf 92       	push	r12
     9fa:	df 92       	push	r13
     9fc:	ef 92       	push	r14
     9fe:	ff 92       	push	r15
     a00:	0f 93       	push	r16
     a02:	1f 93       	push	r17
     a04:	cf 93       	push	r28
     a06:	df 93       	push	r29
     a08:	7b 01       	movw	r14, r22
     a0a:	29 01       	movw	r4, r18
     a0c:	3a 01       	movw	r6, r20
    // If NULL pointers, return immediately
    if (!p_target_slave_params) return;
    if (!p_target_slave_params) return;
     a0e:	00 97       	sbiw	r24, 0x00	; 0
     a10:	09 f4       	brne	.+2      	; 0xa14 <Compute_Individual_Light_Settings+0x2c>
     a12:	ee c1       	rjmp	.+988    	; 0xdf0 <Compute_Individual_Light_Settings+0x408>

    // Copy the slave params struct from the program space to our instance
    // in RAM.
    memcpy_P(&Slave_Parameters, p_target_slave_params, sizeof(Slave_Parameters));
     a14:	4f e0       	ldi	r20, 0x0F	; 15
     a16:	50 e0       	ldi	r21, 0x00	; 0
     a18:	bc 01       	movw	r22, r24
     a1a:	83 e3       	ldi	r24, 0x33	; 51
     a1c:	92 e0       	ldi	r25, 0x02	; 2
     a1e:	0e 94 0a 10 	call	0x2014	; 0x2014 <memcpy_P>
    // This is because we want to see the angle relative to where we are,
    // For example, we could be at (1,0) with 180 FOV and the requested
    //  loc. could be (0.8,1) and the angle would be within our bounds,
    //  but if we use the desired location relative to us, the angle would
    //  be outside of our bounds.
    Vect_Desired_Relative.x = v_desired_location.x-p_Slave_Parameters->rect_position.x;
     a22:	c0 91 06 01 	lds	r28, 0x0106	; 0x800106 <p_Slave_Parameters>
     a26:	d0 91 07 01 	lds	r29, 0x0107	; 0x800107 <p_Slave_Parameters+0x1>
     a2a:	88 81       	ld	r24, Y
     a2c:	99 81       	ldd	r25, Y+1	; 0x01
     a2e:	52 01       	movw	r10, r4
     a30:	a8 1a       	sub	r10, r24
     a32:	b9 0a       	sbc	r11, r25
     a34:	e2 e4       	ldi	r30, 0x42	; 66
     a36:	f2 e0       	ldi	r31, 0x02	; 2
     a38:	b1 82       	std	Z+1, r11	; 0x01
     a3a:	a0 82       	st	Z, r10
    Vect_Desired_Relative.y = v_desired_location.y-p_Slave_Parameters->rect_position.y;
     a3c:	8a 81       	ldd	r24, Y+2	; 0x02
     a3e:	9b 81       	ldd	r25, Y+3	; 0x03
     a40:	83 01       	movw	r16, r6
     a42:	08 1b       	sub	r16, r24
     a44:	19 0b       	sbc	r17, r25
     a46:	13 83       	std	Z+3, r17	; 0x03
     a48:	02 83       	std	Z+2, r16	; 0x02
        Returns the squared norm of a 2-D vector

****************************************************************************/
static uint16_t norm2_rect_vect(rect_vect_t vect)
{
    return ((vect.x*vect.x) + (vect.y*vect.y));
     a4a:	c5 01       	movw	r24, r10
     a4c:	b5 01       	movw	r22, r10
     a4e:	0e 94 3e 0f 	call	0x1e7c	; 0x1e7c <__mulhi3>
     a52:	6c 01       	movw	r12, r24
     a54:	c8 01       	movw	r24, r16
     a56:	b8 01       	movw	r22, r16
     a58:	0e 94 3e 0f 	call	0x1e7c	; 0x1e7c <__mulhi3>
     a5c:	c8 0e       	add	r12, r24
     a5e:	d9 1e       	adc	r13, r25
    Vect_Desired_Relative.x = v_desired_location.x-p_Slave_Parameters->rect_position.x;
    Vect_Desired_Relative.y = v_desired_location.y-p_Slave_Parameters->rect_position.y;

    // COMPUTE:
    // distance^2 from node to desired location
    Norm2_Desired_Relative = norm2_rect_vect(Vect_Desired_Relative);
     a60:	d0 92 47 02 	sts	0x0247, r13	; 0x800247 <Norm2_Desired_Relative+0x1>
     a64:	c0 92 46 02 	sts	0x0246, r12	; 0x800246 <Norm2_Desired_Relative>
    //
	long i;
	float x2, y;
	const float threehalfs = 1.5F;

	x2 = norm2_v_rel * 0.5F;
     a68:	b6 01       	movw	r22, r12
     a6a:	80 e0       	ldi	r24, 0x00	; 0
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	0e 94 12 0e 	call	0x1c24	; 0x1c24 <__floatunsisf>
	y  = norm2_v_rel;
	i  = * ( long * ) &y;                       // evil floating point bit level hacking
	i  = 0x5f3759df - ( i >> 1 );               // what the fuck?
     a72:	9b 01       	movw	r18, r22
     a74:	ac 01       	movw	r20, r24
     a76:	55 95       	asr	r21
     a78:	47 95       	ror	r20
     a7a:	37 95       	ror	r19
     a7c:	27 95       	ror	r18
     a7e:	0f 2e       	mov	r0, r31
     a80:	ff ed       	ldi	r31, 0xDF	; 223
     a82:	4f 2e       	mov	r4, r31
     a84:	f9 e5       	ldi	r31, 0x59	; 89
     a86:	5f 2e       	mov	r5, r31
     a88:	f7 e3       	ldi	r31, 0x37	; 55
     a8a:	6f 2e       	mov	r6, r31
     a8c:	ff e5       	ldi	r31, 0x5F	; 95
     a8e:	7f 2e       	mov	r7, r31
     a90:	f0 2d       	mov	r31, r0
     a92:	42 1a       	sub	r4, r18
     a94:	53 0a       	sbc	r5, r19
     a96:	64 0a       	sbc	r6, r20
     a98:	75 0a       	sbc	r7, r21
    //
	long i;
	float x2, y;
	const float threehalfs = 1.5F;

	x2 = norm2_v_rel * 0.5F;
     a9a:	20 e0       	ldi	r18, 0x00	; 0
     a9c:	30 e0       	ldi	r19, 0x00	; 0
     a9e:	40 e0       	ldi	r20, 0x00	; 0
     aa0:	5f e3       	ldi	r21, 0x3F	; 63
     aa2:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <__mulsf3>
	y  = norm2_v_rel;
	i  = * ( long * ) &y;                       // evil floating point bit level hacking
	i  = 0x5f3759df - ( i >> 1 );               // what the fuck?
	y  = * ( float * ) &i;
	y  = y * ( threehalfs - ( x2 * y * y ) );   // 1st iteration
     aa6:	a3 01       	movw	r20, r6
     aa8:	92 01       	movw	r18, r4
     aaa:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <__mulsf3>
     aae:	9b 01       	movw	r18, r22
     ab0:	ac 01       	movw	r20, r24
     ab2:	c3 01       	movw	r24, r6
     ab4:	b2 01       	movw	r22, r4
     ab6:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <__mulsf3>
     aba:	9b 01       	movw	r18, r22
     abc:	ac 01       	movw	r20, r24
     abe:	60 e0       	ldi	r22, 0x00	; 0
     ac0:	70 e0       	ldi	r23, 0x00	; 0
     ac2:	80 ec       	ldi	r24, 0xC0	; 192
     ac4:	9f e3       	ldi	r25, 0x3F	; 63
     ac6:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <__subsf3>
     aca:	9b 01       	movw	r18, r22
     acc:	ac 01       	movw	r20, r24
     ace:	c3 01       	movw	r24, r6
     ad0:	b2 01       	movw	r22, r4
     ad2:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <__mulsf3>
     ad6:	2b 01       	movw	r4, r22
     ad8:	3c 01       	movw	r6, r24
	//	y  = y * ( threehalfs - ( x2 * y * y ) );   // 2nd iteration, this can be removed

    //
    // Multiply 1/sqrt(norm2) by the y so we get normalized y component
    //
    float normalized_y = v_rel.y*y;
     ada:	b8 01       	movw	r22, r16
     adc:	11 0f       	add	r17, r17
     ade:	88 0b       	sbc	r24, r24
     ae0:	99 0b       	sbc	r25, r25
     ae2:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <__floatsisf>
     ae6:	9b 01       	movw	r18, r22
     ae8:	ac 01       	movw	r20, r24
     aea:	c3 01       	movw	r24, r6
     aec:	b2 01       	movw	r22, r4
     aee:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <__mulsf3>
     af2:	2b 01       	movw	r4, r22
     af4:	3c 01       	movw	r6, r24
    if (1 < normalized_y) normalized_y = 1;     // clamp since we are dealing with approximations
     af6:	20 e0       	ldi	r18, 0x00	; 0
     af8:	30 e0       	ldi	r19, 0x00	; 0
     afa:	40 e8       	ldi	r20, 0x80	; 128
     afc:	5f e3       	ldi	r21, 0x3F	; 63
     afe:	0e 94 c4 0e 	call	0x1d88	; 0x1d88 <__gesf2>
     b02:	18 16       	cp	r1, r24
     b04:	9c f0       	brlt	.+38     	; 0xb2c <Compute_Individual_Light_Settings+0x144>
    if (-1 > normalized_y) normalized_y = -1;   // clamp since we are dealing with approximations
     b06:	20 e0       	ldi	r18, 0x00	; 0
     b08:	30 e0       	ldi	r19, 0x00	; 0
     b0a:	40 e8       	ldi	r20, 0x80	; 128
     b0c:	5f eb       	ldi	r21, 0xBF	; 191
     b0e:	c3 01       	movw	r24, r6
     b10:	b2 01       	movw	r22, r4
     b12:	0e 94 de 0d 	call	0x1bbc	; 0x1bbc <__cmpsf2>
     b16:	88 23       	and	r24, r24
     b18:	8c f4       	brge	.+34     	; 0xb3c <Compute_Individual_Light_Settings+0x154>
     b1a:	0f 2e       	mov	r0, r31
     b1c:	41 2c       	mov	r4, r1
     b1e:	51 2c       	mov	r5, r1
     b20:	f0 e8       	ldi	r31, 0x80	; 128
     b22:	6f 2e       	mov	r6, r31
     b24:	ff eb       	ldi	r31, 0xBF	; 191
     b26:	7f 2e       	mov	r7, r31
     b28:	f0 2d       	mov	r31, r0
     b2a:	08 c0       	rjmp	.+16     	; 0xb3c <Compute_Individual_Light_Settings+0x154>

    //
    // Multiply 1/sqrt(norm2) by the y so we get normalized y component
    //
    float normalized_y = v_rel.y*y;
    if (1 < normalized_y) normalized_y = 1;     // clamp since we are dealing with approximations
     b2c:	0f 2e       	mov	r0, r31
     b2e:	41 2c       	mov	r4, r1
     b30:	51 2c       	mov	r5, r1
     b32:	f0 e8       	ldi	r31, 0x80	; 128
     b34:	6f 2e       	mov	r6, r31
     b36:	ff e3       	ldi	r31, 0x3F	; 63
     b38:	7f 2e       	mov	r7, r31
     b3a:	f0 2d       	mov	r31, r0
    //
    // We only care about our relative y component because our zero degree vector is <0,1>
    //  and the dot product is just the y component
    // Wolfram Alpha: plot 57*arccos(x) for x = {-1,1}
    //  acos ranges from 0 to 180 degrees
    uint16_t angle = 57*((-0.69813170079773212 * normalized_y * normalized_y - 0.87266462599716477) * normalized_y + 1.5707963267948966);
     b3c:	22 ec       	ldi	r18, 0xC2	; 194
     b3e:	38 eb       	ldi	r19, 0xB8	; 184
     b40:	42 e3       	ldi	r20, 0x32	; 50
     b42:	5f eb       	ldi	r21, 0xBF	; 191
     b44:	c3 01       	movw	r24, r6
     b46:	b2 01       	movw	r22, r4
     b48:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <__mulsf3>
     b4c:	9b 01       	movw	r18, r22
     b4e:	ac 01       	movw	r20, r24
     b50:	c3 01       	movw	r24, r6
     b52:	b2 01       	movw	r22, r4
     b54:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <__mulsf3>
     b58:	23 ef       	ldi	r18, 0xF3	; 243
     b5a:	36 e6       	ldi	r19, 0x66	; 102
     b5c:	4f e5       	ldi	r20, 0x5F	; 95
     b5e:	5f e3       	ldi	r21, 0x3F	; 63
     b60:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <__subsf3>
     b64:	9b 01       	movw	r18, r22
     b66:	ac 01       	movw	r20, r24
     b68:	c3 01       	movw	r24, r6
     b6a:	b2 01       	movw	r22, r4
     b6c:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <__mulsf3>
     b70:	2b ed       	ldi	r18, 0xDB	; 219
     b72:	3f e0       	ldi	r19, 0x0F	; 15
     b74:	49 ec       	ldi	r20, 0xC9	; 201
     b76:	5f e3       	ldi	r21, 0x3F	; 63
     b78:	0e 94 72 0d 	call	0x1ae4	; 0x1ae4 <__addsf3>
     b7c:	20 e0       	ldi	r18, 0x00	; 0
     b7e:	30 e0       	ldi	r19, 0x00	; 0
     b80:	44 e6       	ldi	r20, 0x64	; 100
     b82:	52 e4       	ldi	r21, 0x42	; 66
     b84:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <__mulsf3>
     b88:	0e 94 e3 0d 	call	0x1bc6	; 0x1bc6 <__fixunssfsi>

    //
    // Output angle
    //
    if (0 > v_rel.x)
     b8c:	bb 20       	and	r11, r11
     b8e:	34 f4       	brge	.+12     	; 0xb9c <Compute_Individual_Light_Settings+0x1b4>
    {
        // The vector is in the left half
        // Subtract computed angle from 360 to get cw angle
        return DEGS_FULL_CIRCLE-angle;
     b90:	28 e6       	ldi	r18, 0x68	; 104
     b92:	31 e0       	ldi	r19, 0x01	; 1
     b94:	59 01       	movw	r10, r18
     b96:	a6 1a       	sub	r10, r22
     b98:	b7 0a       	sbc	r11, r23
     b9a:	01 c0       	rjmp	.+2      	; 0xb9e <Compute_Individual_Light_Settings+0x1b6>
    }
    else
    {
        // The vector is in the right half.
        // Leave computed angle between as is
        return angle;
     b9c:	5b 01       	movw	r10, r22
    // distance^2 from node to desired location
    Norm2_Desired_Relative = norm2_rect_vect(Vect_Desired_Relative);

    // COMPUTE:
    // the relative angle of the desired location to us
    Desired_Theta = compute_our_rel_angle(Vect_Desired_Relative, Norm2_Desired_Relative);
     b9e:	b0 92 49 02 	sts	0x0249, r11	; 0x800249 <Desired_Theta+0x1>
     ba2:	a0 92 48 02 	sts	0x0248, r10	; 0x800248 <Desired_Theta>

    // COMPUTE:
    //  Light range in degs
    if (p_Slave_Parameters->move_equipped)
     ba6:	8e 85       	ldd	r24, Y+14	; 0x0e
     ba8:	88 23       	and	r24, r24
     baa:	79 f0       	breq	.+30     	; 0xbca <Compute_Individual_Light_Settings+0x1e2>
    {
        // Theta_min/max can be anything, treats equal angles as full 360 movement capable
        Light_Range = compute_cw_angular_distance(p_Slave_Parameters->theta_min, p_Slave_Parameters->theta_max)
     bac:	6e 81       	ldd	r22, Y+6	; 0x06
     bae:	7f 81       	ldd	r23, Y+7	; 0x07
     bb0:	8c 81       	ldd	r24, Y+4	; 0x04
     bb2:	9d 81       	ldd	r25, Y+5	; 0x05
     bb4:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <compute_cw_angular_distance>
                        + p_Slave_Parameters->fov;
     bb8:	2c 85       	ldd	r18, Y+12	; 0x0c
     bba:	3d 85       	ldd	r19, Y+13	; 0x0d
     bbc:	82 0f       	add	r24, r18
     bbe:	93 1f       	adc	r25, r19
    // COMPUTE:
    //  Light range in degs
    if (p_Slave_Parameters->move_equipped)
    {
        // Theta_min/max can be anything, treats equal angles as full 360 movement capable
        Light_Range = compute_cw_angular_distance(p_Slave_Parameters->theta_min, p_Slave_Parameters->theta_max)
     bc0:	90 93 4b 02 	sts	0x024B, r25	; 0x80024b <Light_Range+0x1>
     bc4:	80 93 4a 02 	sts	0x024A, r24	; 0x80024a <Light_Range>
     bc8:	06 c0       	rjmp	.+12     	; 0xbd6 <Compute_Individual_Light_Settings+0x1ee>
                        + p_Slave_Parameters->fov;
    }
    else
    {
        // The theta_min/max must be the same angle in slave_parameters
        Light_Range = p_Slave_Parameters->fov;
     bca:	8c 85       	ldd	r24, Y+12	; 0x0c
     bcc:	9d 85       	ldd	r25, Y+13	; 0x0d
     bce:	90 93 4b 02 	sts	0x024B, r25	; 0x80024b <Light_Range+0x1>
     bd2:	80 93 4a 02 	sts	0x024A, r24	; 0x80024a <Light_Range>
    }

    // COMPUTE:
    //  Theta_Light_Min = Theta_Node_Min - (Field_Of_View / 2)
    //  Theta_Light_Max = Theta_Node_Max + (Field_Of_View / 2)
    Theta_Light_Min = (p_Slave_Parameters->theta_min-(p_Slave_Parameters->fov/2)+DEGS_FULL_CIRCLE)%DEGS_FULL_CIRCLE;
     bd6:	2c 85       	ldd	r18, Y+12	; 0x0c
     bd8:	3d 85       	ldd	r19, Y+13	; 0x0d
     bda:	36 95       	lsr	r19
     bdc:	27 95       	ror	r18
     bde:	8c 81       	ldd	r24, Y+4	; 0x04
     be0:	9d 81       	ldd	r25, Y+5	; 0x05
     be2:	88 59       	subi	r24, 0x98	; 152
     be4:	9e 4f       	sbci	r25, 0xFE	; 254
     be6:	82 1b       	sub	r24, r18
     be8:	93 0b       	sbc	r25, r19
     bea:	e8 e6       	ldi	r30, 0x68	; 104
     bec:	f1 e0       	ldi	r31, 0x01	; 1
     bee:	bf 01       	movw	r22, r30
     bf0:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <__udivmodhi4>
     bf4:	8c 01       	movw	r16, r24
     bf6:	90 93 50 02 	sts	0x0250, r25	; 0x800250 <Theta_Light_Min+0x1>
     bfa:	80 93 4f 02 	sts	0x024F, r24	; 0x80024f <Theta_Light_Min>
     bfe:	8e 81       	ldd	r24, Y+6	; 0x06
     c00:	9f 81       	ldd	r25, Y+7	; 0x07
     c02:	88 59       	subi	r24, 0x98	; 152
     c04:	9e 4f       	sbci	r25, 0xFE	; 254
    Theta_Light_Max = (p_Slave_Parameters->theta_max+(p_Slave_Parameters->fov/2)+DEGS_FULL_CIRCLE)%DEGS_FULL_CIRCLE;
     c06:	82 0f       	add	r24, r18
     c08:	93 1f       	adc	r25, r19
     c0a:	bf 01       	movw	r22, r30
     c0c:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <__udivmodhi4>
     c10:	ec 01       	movw	r28, r24
     c12:	90 93 52 02 	sts	0x0252, r25	; 0x800252 <Theta_Light_Max+0x1>
     c16:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <Theta_Light_Max>

    // CHECK TO SEE IF ANGLE IS BETWEEN MIN AND MAX:
    // COMPUTE:
    //  Distance from min to desired
    //  Distance from min to max
    if  (   (compute_cw_angular_distance(Theta_Light_Min, Desired_Theta)
     c1a:	b5 01       	movw	r22, r10
     c1c:	c8 01       	movw	r24, r16
     c1e:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <compute_cw_angular_distance>
     c22:	5c 01       	movw	r10, r24
            <=
            compute_cw_angular_distance(Theta_Light_Min, Theta_Light_Max))
     c24:	be 01       	movw	r22, r28
     c26:	c8 01       	movw	r24, r16
     c28:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <compute_cw_angular_distance>

    // CHECK TO SEE IF ANGLE IS BETWEEN MIN AND MAX:
    // COMPUTE:
    //  Distance from min to desired
    //  Distance from min to max
    if  (   (compute_cw_angular_distance(Theta_Light_Min, Desired_Theta)
     c2c:	8a 15       	cp	r24, r10
     c2e:	9b 05       	cpc	r25, r11
     c30:	40 f4       	brcc	.+16     	; 0xc42 <Compute_Individual_Light_Settings+0x25a>
            <=
            compute_cw_angular_distance(Theta_Light_Min, Theta_Light_Max))

            ||
     c32:	80 91 4a 02 	lds	r24, 0x024A	; 0x80024a <Light_Range>
     c36:	90 91 4b 02 	lds	r25, 0x024B	; 0x80024b <Light_Range+0x1>
     c3a:	88 36       	cpi	r24, 0x68	; 104
     c3c:	91 40       	sbci	r25, 0x01	; 1
     c3e:	08 f4       	brcc	.+2      	; 0xc42 <Compute_Individual_Light_Settings+0x25a>
     c40:	c2 c0       	rjmp	.+388    	; 0xdc6 <Compute_Individual_Light_Settings+0x3de>
        //  1. Set slave settings with some intensity > 0 and <= 100
        //  2. Set slave position via interpolation

        // Compute and set light intensity
        intensity_data_t temp_intensity = INTENSITY_NON_COMMAND;
        temp_intensity = (MAX_LIGHT_INTENSITY*INTENSITY_SCALING_FACTOR)/Norm2_Desired_Relative;
     c42:	88 ee       	ldi	r24, 0xE8	; 232
     c44:	93 e0       	ldi	r25, 0x03	; 3
     c46:	b6 01       	movw	r22, r12
     c48:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <__udivmodhi4>
        if (MIN_LIGHT_INTENSITY > temp_intensity)
     c4c:	6e 31       	cpi	r22, 0x1E	; 30
     c4e:	20 f0       	brcs	.+8      	; 0xc58 <Compute_Individual_Light_Settings+0x270>
     c50:	65 36       	cpi	r22, 0x65	; 101
     c52:	18 f0       	brcs	.+6      	; 0xc5a <Compute_Individual_Light_Settings+0x272>
     c54:	64 e6       	ldi	r22, 0x64	; 100
     c56:	01 c0       	rjmp	.+2      	; 0xc5a <Compute_Individual_Light_Settings+0x272>
        {
            temp_intensity = MIN_LIGHT_INTENSITY;
     c58:	6e e1       	ldi	r22, 0x1E	; 30
        }
        else
        {
            // Leave as is. Valid light intensity.
        }
        Write_Intensity_Data(Result_Settings, temp_intensity);
     c5a:	8c e4       	ldi	r24, 0x4C	; 76
     c5c:	92 e0       	ldi	r25, 0x02	; 2
     c5e:	0e 94 24 03 	call	0x648	; 0x648 <Write_Intensity_Data>

        // Interpolate position between min and max if this slave is equipped to move
        position_data_t temp_position = POSITION_NON_COMMAND;
        if (p_Slave_Parameters->move_equipped)
     c62:	00 91 06 01 	lds	r16, 0x0106	; 0x800106 <p_Slave_Parameters>
     c66:	10 91 07 01 	lds	r17, 0x0107	; 0x800107 <p_Slave_Parameters+0x1>
     c6a:	f8 01       	movw	r30, r16
     c6c:	86 85       	ldd	r24, Z+14	; 0x0e
     c6e:	88 23       	and	r24, r24
     c70:	09 f4       	brne	.+2      	; 0xc74 <Compute_Individual_Light_Settings+0x28c>
     c72:	9e c0       	rjmp	.+316    	; 0xdb0 <Compute_Individual_Light_Settings+0x3c8>
    position_data_t result = POSITION_NON_COMMAND;

    /* CALCULATE RANGE OF SLAVE IN DEGREES */
    // Calculate the range of degrees between min and max
    uint16_t slave_range_degs;
    slave_range_degs = compute_cw_angular_distance(p_Slave_Parameters->theta_min, p_Slave_Parameters->theta_max);
     c74:	86 80       	ldd	r8, Z+6	; 0x06
     c76:	97 80       	ldd	r9, Z+7	; 0x07
     c78:	c4 81       	ldd	r28, Z+4	; 0x04
     c7a:	d5 81       	ldd	r29, Z+5	; 0x05
     c7c:	b4 01       	movw	r22, r8
     c7e:	ce 01       	movw	r24, r28
     c80:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <compute_cw_angular_distance>
     c84:	3c 01       	movw	r6, r24

    /* COMPUTE RATIO OF DESIRED ANGLE ABOVE THE MINIMUM ANGLE*/
    position_data_t position_range;
    // If the desired angle is outside of our move ability
    if  (   compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta)
     c86:	a0 90 48 02 	lds	r10, 0x0248	; 0x800248 <Desired_Theta>
     c8a:	b0 90 49 02 	lds	r11, 0x0249	; 0x800249 <Desired_Theta+0x1>
     c8e:	b5 01       	movw	r22, r10
     c90:	ce 01       	movw	r24, r28
     c92:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <compute_cw_angular_distance>
     c96:	6c 01       	movw	r12, r24
     c98:	86 15       	cp	r24, r6
     c9a:	97 05       	cpc	r25, r7
     c9c:	a0 f0       	brcs	.+40     	; 0xcc6 <Compute_Individual_Light_Settings+0x2de>
            >=
            slave_range_degs
        )
    {
        // If the desired angle is closer to our min
        if  (   compute_cw_angular_distance(p_Slave_Parameters->theta_max, Desired_Theta)
     c9e:	b5 01       	movw	r22, r10
     ca0:	c4 01       	movw	r24, r8
     ca2:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <compute_cw_angular_distance>
     ca6:	6c 01       	movw	r12, r24
                >
                compute_cw_angular_distance(Desired_Theta, p_Slave_Parameters->theta_min)
     ca8:	be 01       	movw	r22, r28
     caa:	c5 01       	movw	r24, r10
     cac:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <compute_cw_angular_distance>
            >=
            slave_range_degs
        )
    {
        // If the desired angle is closer to our min
        if  (   compute_cw_angular_distance(p_Slave_Parameters->theta_max, Desired_Theta)
     cb0:	8c 15       	cp	r24, r12
     cb2:	9d 05       	cpc	r25, r13
     cb4:	20 f4       	brcc	.+8      	; 0xcbe <Compute_Individual_Light_Settings+0x2d6>
                >
                compute_cw_angular_distance(Desired_Theta, p_Slave_Parameters->theta_min)
            )
        {
            // Return our min position
            result = p_Slave_Parameters->position_min;
     cb6:	f8 01       	movw	r30, r16
     cb8:	c0 85       	ldd	r28, Z+8	; 0x08
     cba:	d1 85       	ldd	r29, Z+9	; 0x09
     cbc:	72 c0       	rjmp	.+228    	; 0xda2 <Compute_Individual_Light_Settings+0x3ba>
        }
        // Otherwise, the desired angle is closer to our max
        else
        {
            // Return our max position
            result = p_Slave_Parameters->position_max;
     cbe:	f8 01       	movw	r30, r16
     cc0:	c2 85       	ldd	r28, Z+10	; 0x0a
     cc2:	d3 85       	ldd	r29, Z+11	; 0x0b
     cc4:	6e c0       	rjmp	.+220    	; 0xda2 <Compute_Individual_Light_Settings+0x3ba>
    // Otherwise, angle is actually between our min and max (going CW)
    //      so... interpolate
    else
    {
        // If positions are increasing from min to max
        if (p_Slave_Parameters->position_max > p_Slave_Parameters->position_min)
     cc6:	f8 01       	movw	r30, r16
     cc8:	42 84       	ldd	r4, Z+10	; 0x0a
     cca:	53 84       	ldd	r5, Z+11	; 0x0b
     ccc:	c0 85       	ldd	r28, Z+8	; 0x08
     cce:	d1 85       	ldd	r29, Z+9	; 0x09
     cd0:	c4 15       	cp	r28, r4
     cd2:	d5 05       	cpc	r29, r5
     cd4:	90 f5       	brcc	.+100    	; 0xd3a <Compute_Individual_Light_Settings+0x352>
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are increasing, we add to min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_max-p_Slave_Parameters->position_min;
            result = p_Slave_Parameters->position_min + (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     cd6:	be 01       	movw	r22, r28
     cd8:	80 e0       	ldi	r24, 0x00	; 0
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	0e 94 12 0e 	call	0x1c24	; 0x1c24 <__floatunsisf>
     ce0:	4b 01       	movw	r8, r22
     ce2:	5c 01       	movw	r10, r24
     ce4:	b6 01       	movw	r22, r12
     ce6:	80 e0       	ldi	r24, 0x00	; 0
     ce8:	90 e0       	ldi	r25, 0x00	; 0
        if (p_Slave_Parameters->position_max > p_Slave_Parameters->position_min)
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are increasing, we add to min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_max-p_Slave_Parameters->position_min;
     cea:	92 01       	movw	r18, r4
     cec:	2c 1b       	sub	r18, r28
     cee:	3d 0b       	sbc	r19, r29
            result = p_Slave_Parameters->position_min + (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     cf0:	40 e0       	ldi	r20, 0x00	; 0
     cf2:	50 e0       	ldi	r21, 0x00	; 0
     cf4:	0e 94 87 0f 	call	0x1f0e	; 0x1f0e <__umulsidi3>
     cf8:	f2 2f       	mov	r31, r18
     cfa:	e3 2f       	mov	r30, r19
     cfc:	b4 2f       	mov	r27, r20
     cfe:	a5 2f       	mov	r26, r21
     d00:	93 01       	movw	r18, r6
     d02:	40 e0       	ldi	r20, 0x00	; 0
     d04:	50 e0       	ldi	r21, 0x00	; 0
     d06:	6f 2f       	mov	r22, r31
     d08:	7e 2f       	mov	r23, r30
     d0a:	8b 2f       	mov	r24, r27
     d0c:	9a 2f       	mov	r25, r26
     d0e:	0e 94 63 0f 	call	0x1ec6	; 0x1ec6 <__udivmodsi4>
     d12:	ca 01       	movw	r24, r20
     d14:	b9 01       	movw	r22, r18
     d16:	0e 94 12 0e 	call	0x1c24	; 0x1c24 <__floatunsisf>
     d1a:	20 e0       	ldi	r18, 0x00	; 0
     d1c:	30 e0       	ldi	r19, 0x00	; 0
     d1e:	40 e0       	ldi	r20, 0x00	; 0
     d20:	5f e3       	ldi	r21, 0x3F	; 63
     d22:	0e 94 72 0d 	call	0x1ae4	; 0x1ae4 <__addsf3>
     d26:	9b 01       	movw	r18, r22
     d28:	ac 01       	movw	r20, r24
     d2a:	c5 01       	movw	r24, r10
     d2c:	b4 01       	movw	r22, r8
     d2e:	0e 94 72 0d 	call	0x1ae4	; 0x1ae4 <__addsf3>
     d32:	0e 94 e3 0d 	call	0x1bc6	; 0x1bc6 <__fixunssfsi>
     d36:	eb 01       	movw	r28, r22
     d38:	34 c0       	rjmp	.+104    	; 0xda2 <Compute_Individual_Light_Settings+0x3ba>
        }
        // If positions are decreasing from min to max
        else if (p_Slave_Parameters->position_min > p_Slave_Parameters->position_max)
     d3a:	4c 16       	cp	r4, r28
     d3c:	5d 06       	cpc	r5, r29
     d3e:	88 f5       	brcc	.+98     	; 0xda2 <Compute_Individual_Light_Settings+0x3ba>
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are decreasing, we subtract from min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_min-p_Slave_Parameters->position_max;
            result = p_Slave_Parameters->position_min - (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     d40:	be 01       	movw	r22, r28
     d42:	80 e0       	ldi	r24, 0x00	; 0
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	0e 94 12 0e 	call	0x1c24	; 0x1c24 <__floatunsisf>
     d4a:	4b 01       	movw	r8, r22
     d4c:	5c 01       	movw	r10, r24
     d4e:	b6 01       	movw	r22, r12
     d50:	80 e0       	ldi	r24, 0x00	; 0
     d52:	90 e0       	ldi	r25, 0x00	; 0
        else if (p_Slave_Parameters->position_min > p_Slave_Parameters->position_max)
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are decreasing, we subtract from min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_min-p_Slave_Parameters->position_max;
     d54:	c4 19       	sub	r28, r4
     d56:	d5 09       	sbc	r29, r5
            result = p_Slave_Parameters->position_min - (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     d58:	9e 01       	movw	r18, r28
     d5a:	40 e0       	ldi	r20, 0x00	; 0
     d5c:	50 e0       	ldi	r21, 0x00	; 0
     d5e:	0e 94 87 0f 	call	0x1f0e	; 0x1f0e <__umulsidi3>
     d62:	b2 2f       	mov	r27, r18
     d64:	a3 2f       	mov	r26, r19
     d66:	f4 2f       	mov	r31, r20
     d68:	e5 2f       	mov	r30, r21
     d6a:	93 01       	movw	r18, r6
     d6c:	40 e0       	ldi	r20, 0x00	; 0
     d6e:	50 e0       	ldi	r21, 0x00	; 0
     d70:	6b 2f       	mov	r22, r27
     d72:	7a 2f       	mov	r23, r26
     d74:	8f 2f       	mov	r24, r31
     d76:	9e 2f       	mov	r25, r30
     d78:	0e 94 63 0f 	call	0x1ec6	; 0x1ec6 <__udivmodsi4>
     d7c:	ca 01       	movw	r24, r20
     d7e:	b9 01       	movw	r22, r18
     d80:	0e 94 12 0e 	call	0x1c24	; 0x1c24 <__floatunsisf>
     d84:	20 e0       	ldi	r18, 0x00	; 0
     d86:	30 e0       	ldi	r19, 0x00	; 0
     d88:	40 e0       	ldi	r20, 0x00	; 0
     d8a:	5f e3       	ldi	r21, 0x3F	; 63
     d8c:	0e 94 72 0d 	call	0x1ae4	; 0x1ae4 <__addsf3>
     d90:	9b 01       	movw	r18, r22
     d92:	ac 01       	movw	r20, r24
     d94:	c5 01       	movw	r24, r10
     d96:	b4 01       	movw	r22, r8
     d98:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <__subsf3>
     d9c:	0e 94 e3 0d 	call	0x1bc6	; 0x1bc6 <__fixunssfsi>
     da0:	eb 01       	movw	r28, r22
        }
    }

    // Check for position validity before returning
    // @TODO: We might want to still move it to the closest edge.
    if (Is_Servo_Position_Valid(p_Slave_Parameters, result)) 
     da2:	be 01       	movw	r22, r28
     da4:	c8 01       	movw	r24, r16
     da6:	0e 94 1e 01 	call	0x23c	; 0x23c <Is_Servo_Position_Valid>
     daa:	88 23       	and	r24, r24
     dac:	21 f0       	breq	.+8      	; 0xdb6 <Compute_Individual_Light_Settings+0x3ce>
     dae:	05 c0       	rjmp	.+10     	; 0xdba <Compute_Individual_Light_Settings+0x3d2>
        }
        else
        {
            // This slave is not equipped to move so return a non-command, so the servo
            // doesn't move
            temp_position = POSITION_NON_COMMAND;
     db0:	cf ef       	ldi	r28, 0xFF	; 255
     db2:	df ef       	ldi	r29, 0xFF	; 255
     db4:	02 c0       	rjmp	.+4      	; 0xdba <Compute_Individual_Light_Settings+0x3d2>
    {
        return result;
    }
    else
    {
        return POSITION_NON_COMMAND;
     db6:	cf ef       	ldi	r28, 0xFF	; 255
     db8:	df ef       	ldi	r29, 0xFF	; 255
        {
            // This slave is not equipped to move so return a non-command, so the servo
            // doesn't move
            temp_position = POSITION_NON_COMMAND;
        }
        Write_Position_Data(Result_Settings, temp_position);
     dba:	be 01       	movw	r22, r28
     dbc:	8c e4       	ldi	r24, 0x4C	; 76
     dbe:	92 e0       	ldi	r25, 0x02	; 2
     dc0:	0e 94 27 03 	call	0x64e	; 0x64e <Write_Position_Data>

            ||

            (DEGS_FULL_CIRCLE <= Light_Range)
        )
    {
     dc4:	0b c0       	rjmp	.+22     	; 0xddc <Compute_Individual_Light_Settings+0x3f4>
    // Otherwise, this slave cannot put any light in the requested location
    else
    {
        // The desired position cannot be reached with light via this node.
        // Turn off the light and keep the servo where it is (send non command to servo)
        Write_Intensity_Data(Result_Settings, INTENSITY_NON_COMMAND);
     dc6:	6f ef       	ldi	r22, 0xFF	; 255
     dc8:	8c e4       	ldi	r24, 0x4C	; 76
     dca:	92 e0       	ldi	r25, 0x02	; 2
     dcc:	0e 94 24 03 	call	0x648	; 0x648 <Write_Intensity_Data>
        Write_Position_Data(Result_Settings, POSITION_NON_COMMAND);
     dd0:	6f ef       	ldi	r22, 0xFF	; 255
     dd2:	7f ef       	ldi	r23, 0xFF	; 255
     dd4:	8c e4       	ldi	r24, 0x4C	; 76
     dd6:	92 e0       	ldi	r25, 0x02	; 2
     dd8:	0e 94 27 03 	call	0x64e	; 0x64e <Write_Position_Data>
    // *Note: after this algorithm runs, the light intensity will be set,
    //  and the servo position may or may not be a real position,
    //  (either NON_COMMAND or a valid position)

    // Copy data to location provided by caller
    memcpy(p_cmd_data, Result_Settings, LIN_PACKET_LEN);
     ddc:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <Result_Settings>
     de0:	90 91 4d 02 	lds	r25, 0x024D	; 0x80024d <Result_Settings+0x1>
     de4:	a0 91 4e 02 	lds	r26, 0x024E	; 0x80024e <Result_Settings+0x2>
     de8:	f7 01       	movw	r30, r14
     dea:	80 83       	st	Z, r24
     dec:	91 83       	std	Z+1, r25	; 0x01
     dee:	a2 83       	std	Z+2, r26	; 0x02
}
     df0:	df 91       	pop	r29
     df2:	cf 91       	pop	r28
     df4:	1f 91       	pop	r17
     df6:	0f 91       	pop	r16
     df8:	ff 90       	pop	r15
     dfa:	ef 90       	pop	r14
     dfc:	df 90       	pop	r13
     dfe:	cf 90       	pop	r12
     e00:	bf 90       	pop	r11
     e02:	af 90       	pop	r10
     e04:	9f 90       	pop	r9
     e06:	8f 90       	pop	r8
     e08:	7f 90       	pop	r7
     e0a:	6f 90       	pop	r6
     e0c:	5f 90       	pop	r5
     e0e:	4f 90       	pop	r4
     e10:	08 95       	ret

00000e12 <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
     e12:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
     e14:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
     e16:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
     e18:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
     e1a:	90 e8       	ldi	r25, 0x80	; 128
     e1c:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     e20:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
     e24:	ed ec       	ldi	r30, 0xCD	; 205
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	10 82       	st	Z, r1
     e2a:	ae ec       	ldi	r26, 0xCE	; 206
     e2c:	b0 e0       	ldi	r27, 0x00	; 0
     e2e:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
     e30:	25 2f       	mov	r18, r21
     e32:	33 27       	eor	r19, r19
     e34:	2c 93       	st	X, r18
     e36:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
     e38:	80 34       	cpi	r24, 0x40	; 64
     e3a:	21 f4       	brne	.+8      	; 0xe44 <lin_init+0x32>
    			Lin_1x_enable();
     e3c:	88 e4       	ldi	r24, 0x48	; 72
     e3e:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     e42:	05 c0       	rjmp	.+10     	; 0xe4e <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
     e44:	81 11       	cpse	r24, r1
     e46:	08 c0       	rjmp	.+16     	; 0xe58 <lin_init+0x46>
    			Lin_2x_enable();
     e48:	88 e0       	ldi	r24, 0x08	; 8
     e4a:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
     e4e:	8f e0       	ldi	r24, 0x0F	; 15
     e50:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
     e54:	81 e0       	ldi	r24, 0x01	; 1
     e56:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
     e58:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
     e5a:	08 95       	ret

00000e5c <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
     e5c:	e8 ec       	ldi	r30, 0xC8	; 200
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	90 81       	ld	r25, Z
     e62:	9c 7f       	andi	r25, 0xFC	; 252
     e64:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. Break-in-Data behavior)
    				
    if (l_type == LIN_1X) {
     e66:	80 34       	cpi	r24, 0x40	; 64
     e68:	c1 f4       	brne	.+48     	; 0xe9a <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
     e6a:	e0 ed       	ldi	r30, 0xD0	; 208
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	80 81       	ld	r24, Z
     e70:	80 7f       	andi	r24, 0xF0	; 240
     e72:	80 83       	st	Z, r24
     e74:	80 81       	ld	r24, Z
     e76:	6f 70       	andi	r22, 0x0F	; 15
     e78:	68 2b       	or	r22, r24
     e7a:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
     e7c:	80 81       	ld	r24, Z
     e7e:	8f 7c       	andi	r24, 0xCF	; 207
     e80:	80 83       	st	Z, r24
     e82:	80 81       	ld	r24, Z
     e84:	50 e0       	ldi	r21, 0x00	; 0
     e86:	4c 5f       	subi	r20, 0xFC	; 252
     e88:	5f 4f       	sbci	r21, 0xFF	; 255
     e8a:	44 0f       	add	r20, r20
     e8c:	55 1f       	adc	r21, r21
     e8e:	44 0f       	add	r20, r20
     e90:	55 1f       	adc	r21, r21
     e92:	40 73       	andi	r20, 0x30	; 48
     e94:	48 2b       	or	r20, r24
     e96:	40 83       	st	Z, r20
     e98:	0b c0       	rjmp	.+22     	; 0xeb0 <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
     e9a:	81 11       	cpse	r24, r1
     e9c:	13 c0       	rjmp	.+38     	; 0xec4 <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
     e9e:	e0 ed       	ldi	r30, 0xD0	; 208
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	80 81       	ld	r24, Z
     ea4:	80 7c       	andi	r24, 0xC0	; 192
     ea6:	80 83       	st	Z, r24
     ea8:	80 81       	ld	r24, Z
     eaa:	6f 73       	andi	r22, 0x3F	; 63
     eac:	68 2b       	or	r22, r24
     eae:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
     eb0:	e8 ec       	ldi	r30, 0xC8	; 200
     eb2:	f0 e0       	ldi	r31, 0x00	; 0
     eb4:	80 81       	ld	r24, Z
     eb6:	8c 7f       	andi	r24, 0xFC	; 252
     eb8:	80 83       	st	Z, r24
     eba:	80 81       	ld	r24, Z
     ebc:	81 60       	ori	r24, 0x01	; 1
     ebe:	80 83       	st	Z, r24
    return 1;
     ec0:	81 e0       	ldi	r24, 0x01	; 1
     ec2:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
     ec4:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
     ec6:	08 95       	ret

00000ec8 <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
     ec8:	80 34       	cpi	r24, 0x40	; 64
     eca:	31 f4       	brne	.+12     	; 0xed8 <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
     ecc:	e8 ec       	ldi	r30, 0xC8	; 200
     ece:	f0 e0       	ldi	r31, 0x00	; 0
     ed0:	80 81       	ld	r24, Z
     ed2:	80 64       	ori	r24, 0x40	; 64
     ed4:	80 83       	st	Z, r24
     ed6:	09 c0       	rjmp	.+18     	; 0xeea <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
     ed8:	81 11       	cpse	r24, r1
     eda:	11 c0       	rjmp	.+34     	; 0xefe <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
     edc:	e8 ec       	ldi	r30, 0xC8	; 200
     ede:	f0 e0       	ldi	r31, 0x00	; 0
     ee0:	80 81       	ld	r24, Z
     ee2:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
     ee4:	6f 70       	andi	r22, 0x0F	; 15
     ee6:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
     eea:	e8 ec       	ldi	r30, 0xC8	; 200
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	80 81       	ld	r24, Z
     ef0:	8c 7f       	andi	r24, 0xFC	; 252
     ef2:	80 83       	st	Z, r24
     ef4:	80 81       	ld	r24, Z
     ef6:	82 60       	ori	r24, 0x02	; 2
     ef8:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
     efa:	81 e0       	ldi	r24, 0x01	; 1
     efc:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
     efe:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
     f00:	08 95       	ret

00000f02 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
     f02:	80 34       	cpi	r24, 0x40	; 64
     f04:	31 f4       	brne	.+12     	; 0xf12 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
     f06:	e8 ec       	ldi	r30, 0xC8	; 200
     f08:	f0 e0       	ldi	r31, 0x00	; 0
     f0a:	80 81       	ld	r24, Z
     f0c:	80 64       	ori	r24, 0x40	; 64
     f0e:	80 83       	st	Z, r24
     f10:	0b c0       	rjmp	.+22     	; 0xf28 <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
     f12:	81 11       	cpse	r24, r1
     f14:	25 c0       	rjmp	.+74     	; 0xf60 <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
     f16:	e8 ec       	ldi	r30, 0xC8	; 200
     f18:	f0 e0       	ldi	r31, 0x00	; 0
     f1a:	80 81       	ld	r24, Z
     f1c:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
     f1e:	84 2f       	mov	r24, r20
     f20:	82 95       	swap	r24
     f22:	80 7f       	andi	r24, 0xF0	; 240
     f24:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
     f28:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
     f2c:	44 23       	and	r20, r20
     f2e:	71 f0       	breq	.+28     	; 0xf4c <lin_tx_response+0x4a>
     f30:	fb 01       	movw	r30, r22
     f32:	41 50       	subi	r20, 0x01	; 1
     f34:	50 e0       	ldi	r21, 0x00	; 0
     f36:	4f 5f       	subi	r20, 0xFF	; 255
     f38:	5f 4f       	sbci	r21, 0xFF	; 255
     f3a:	64 0f       	add	r22, r20
     f3c:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
     f3e:	a2 ed       	ldi	r26, 0xD2	; 210
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	81 91       	ld	r24, Z+
     f44:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
     f46:	e6 17       	cp	r30, r22
     f48:	f7 07       	cpc	r31, r23
     f4a:	d9 f7       	brne	.-10     	; 0xf42 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
     f4c:	e8 ec       	ldi	r30, 0xC8	; 200
     f4e:	f0 e0       	ldi	r31, 0x00	; 0
     f50:	80 81       	ld	r24, Z
     f52:	8c 7f       	andi	r24, 0xFC	; 252
     f54:	80 83       	st	Z, r24
     f56:	80 81       	ld	r24, Z
     f58:	83 60       	ori	r24, 0x03	; 3
     f5a:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
     f5c:	81 e0       	ldi	r24, 0x01	; 1
     f5e:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
     f60:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
     f62:	08 95       	ret

00000f64 <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
     f64:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
     f68:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
     f6a:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
     f6e:	22 23       	and	r18, r18
     f70:	71 f0       	breq	.+28     	; 0xf8e <lin_get_response+0x2a>
     f72:	fc 01       	movw	r30, r24
     f74:	21 50       	subi	r18, 0x01	; 1
     f76:	30 e0       	ldi	r19, 0x00	; 0
     f78:	2f 5f       	subi	r18, 0xFF	; 255
     f7a:	3f 4f       	sbci	r19, 0xFF	; 255
     f7c:	82 0f       	add	r24, r18
     f7e:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
     f80:	a2 ed       	ldi	r26, 0xD2	; 210
     f82:	b0 e0       	ldi	r27, 0x00	; 0
     f84:	2c 91       	ld	r18, X
     f86:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
     f88:	e8 17       	cp	r30, r24
     f8a:	f9 07       	cpc	r31, r25
     f8c:	d9 f7       	brne	.-10     	; 0xf84 <lin_get_response+0x20>
     f8e:	08 95       	ret

00000f90 <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
     f90:	90 91 44 01 	lds	r25, 0x0144	; 0x800144 <Parity>
     f94:	81 e0       	ldi	r24, 0x01	; 1
     f96:	89 27       	eor	r24, r25
     f98:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
     f9c:	81 11       	cpse	r24, r1
     f9e:	0a c0       	rjmp	.+20     	; 0xfb4 <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
     fa0:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
     fa2:	42 e0       	ldi	r20, 0x02	; 2
     fa4:	50 e0       	ldi	r21, 0x00	; 0
     fa6:	60 e0       	ldi	r22, 0x00	; 0
     fa8:	70 e0       	ldi	r23, 0x00	; 0
     faa:	85 e4       	ldi	r24, 0x45	; 69
     fac:	91 e0       	ldi	r25, 0x01	; 1
     fae:	0e 94 91 0c 	call	0x1922	; 0x1922 <Start_Timer>
     fb2:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
     fb4:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     fb6:	43 e2       	ldi	r20, 0x23	; 35
     fb8:	50 e0       	ldi	r21, 0x00	; 0
     fba:	60 e0       	ldi	r22, 0x00	; 0
     fbc:	70 e0       	ldi	r23, 0x00	; 0
     fbe:	85 e4       	ldi	r24, 0x45	; 69
     fc0:	91 e0       	ldi	r25, 0x01	; 1
     fc2:	0e 94 91 0c 	call	0x1922	; 0x1922 <Start_Timer>
     fc6:	08 95       	ret

00000fc8 <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
     fc8:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
     fca:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
     fcc:	68 ec       	ldi	r22, 0xC8	; 200
     fce:	77 e0       	ldi	r23, 0x07	; 7
     fd0:	85 e4       	ldi	r24, 0x45	; 69
     fd2:	91 e0       	ldi	r25, 0x01	; 1
     fd4:	0e 94 44 0c 	call	0x1888	; 0x1888 <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     fd8:	43 e2       	ldi	r20, 0x23	; 35
     fda:	50 e0       	ldi	r21, 0x00	; 0
     fdc:	60 e0       	ldi	r22, 0x00	; 0
     fde:	70 e0       	ldi	r23, 0x00	; 0
     fe0:	85 e4       	ldi	r24, 0x45	; 69
     fe2:	91 e0       	ldi	r25, 0x01	; 1
     fe4:	0e 94 91 0c 	call	0x1922	; 0x1922 <Start_Timer>
     fe8:	08 95       	ret

00000fea <main>:
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
     fea:	e1 e6       	ldi	r30, 0x61	; 97
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 e8       	ldi	r24, 0x80	; 128
     ff0:	80 83       	st	Z, r24
    CLKPR = 0;
     ff2:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
     ff4:	0e 94 42 04 	call	0x884	; 0x884 <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
     ff8:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
     ffa:	0e 94 d5 03 	call	0x7aa	; 0x7aa <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
     ffe:	80 e0       	ldi	r24, 0x00	; 0
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	08 95       	ret

00001004 <ID_schedule_handler>:

****************************************************************************/
static void ID_schedule_handler(uint32_t unused)
{
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    1004:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <Curr_Schedule_ID>
    1008:	0e 94 23 09 	call	0x1246	; 0x1246 <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (SCHEDULE_END_ID == Curr_Schedule_ID)
    100c:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <Curr_Schedule_ID>
    1010:	85 30       	cpi	r24, 0x05	; 5
    1012:	21 f4       	brne	.+8      	; 0x101c <ID_schedule_handler+0x18>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
    1014:	82 e0       	ldi	r24, 0x02	; 2
    1016:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <Curr_Schedule_ID>
    101a:	03 c0       	rjmp	.+6      	; 0x1022 <ID_schedule_handler+0x1e>
    }
    else
    {
        Curr_Schedule_ID++;
    101c:	8f 5f       	subi	r24, 0xFF	; 255
    101e:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <Curr_Schedule_ID>
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    // Update schedule id
    update_curr_schedule_id();
    // Restart timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
    1022:	45 e0       	ldi	r20, 0x05	; 5
    1024:	50 e0       	ldi	r21, 0x00	; 0
    1026:	60 e0       	ldi	r22, 0x00	; 0
    1028:	70 e0       	ldi	r23, 0x00	; 0
    102a:	8e e4       	ldi	r24, 0x4E	; 78
    102c:	91 e0       	ldi	r25, 0x01	; 1
    102e:	0e 94 91 0c 	call	0x1922	; 0x1922 <Start_Timer>
    1032:	08 95       	ret

00001034 <Init_Master_Service>:
    Description
        Initializes the master node

****************************************************************************/
void Init_Master_Service(void)
{
    1034:	cf 93       	push	r28
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
    1036:	10 92 5e 01 	sts	0x015E, r1	; 0x80015e <My_Node_ID>
    103a:	c1 e0       	ldi	r28, 0x01	; 1
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    {
        // Write non-commands
        Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), INTENSITY_NON_COMMAND);
    103c:	6c 2f       	mov	r22, r28
    103e:	88 e5       	ldi	r24, 0x58	; 88
    1040:	91 e0       	ldi	r25, 0x01	; 1
    1042:	0e 94 2b 03 	call	0x656	; 0x656 <Get_Pointer_To_Slave_Data>
    1046:	6f ef       	ldi	r22, 0xFF	; 255
    1048:	0e 94 24 03 	call	0x648	; 0x648 <Write_Intensity_Data>
        Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), POSITION_NON_COMMAND);
    104c:	6c 2f       	mov	r22, r28
    104e:	88 e5       	ldi	r24, 0x58	; 88
    1050:	91 e0       	ldi	r25, 0x01	; 1
    1052:	0e 94 2b 03 	call	0x656	; 0x656 <Get_Pointer_To_Slave_Data>
    1056:	6f ef       	ldi	r22, 0xFF	; 255
    1058:	7f ef       	ldi	r23, 0xFF	; 255
    105a:	0e 94 27 03 	call	0x64e	; 0x64e <Write_Position_Data>
    105e:	cf 5f       	subi	r28, 0xFF	; 255

****************************************************************************/
static void clear_cmds(void)
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    1060:	c3 30       	cpi	r28, 0x03	; 3
    1062:	61 f7       	brne	.-40     	; 0x103c <Init_Master_Service+0x8>

    // Initialize the data arrays to proper things
    clear_cmds();

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, p_My_Command_Data, p_My_Status_Data);
    1064:	42 e5       	ldi	r20, 0x52	; 82
    1066:	51 e0       	ldi	r21, 0x01	; 1
    1068:	68 e5       	ldi	r22, 0x58	; 88
    106a:	71 e0       	ldi	r23, 0x01	; 1
    106c:	8e e5       	ldi	r24, 0x5E	; 94
    106e:	91 e0       	ldi	r25, 0x01	; 1
    1070:	0e 94 fe 08 	call	0x11fc	; 0x11fc <MS_LIN_Initialize>

    // Register scheduling timer with ID_schedule_handler as 
    //      callback function
    Register_Timer(&Scheduling_Timer, ID_schedule_handler);
    1074:	62 e0       	ldi	r22, 0x02	; 2
    1076:	78 e0       	ldi	r23, 0x08	; 8
    1078:	8e e4       	ldi	r24, 0x4E	; 78
    107a:	91 e0       	ldi	r25, 0x01	; 1
    107c:	0e 94 44 0c 	call	0x1888	; 0x1888 <Register_Timer>

    // Kick off scheduling timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
    1080:	45 e0       	ldi	r20, 0x05	; 5
    1082:	50 e0       	ldi	r21, 0x00	; 0
    1084:	60 e0       	ldi	r22, 0x00	; 0
    1086:	70 e0       	ldi	r23, 0x00	; 0
    1088:	8e e4       	ldi	r24, 0x4E	; 78
    108a:	91 e0       	ldi	r25, 0x01	; 1
    108c:	0e 94 91 0c 	call	0x1922	; 0x1922 <Start_Timer>

    // Register CAN Init 1 timer with Post_Event()
    Register_Timer(&CAN_Init_1_Timer, Post_Event);
    1090:	6a eb       	ldi	r22, 0xBA	; 186
    1092:	73 e0       	ldi	r23, 0x03	; 3
    1094:	8f e0       	ldi	r24, 0x0F	; 15
    1096:	91 e0       	ldi	r25, 0x01	; 1
    1098:	0e 94 44 0c 	call	0x1888	; 0x1888 <Register_Timer>

    // Kick off CAN Init 1 Timer
    Start_Timer(&CAN_Init_1_Timer, CAN_INIT_1_MS);
    109c:	48 ec       	ldi	r20, 0xC8	; 200
    109e:	50 e0       	ldi	r21, 0x00	; 0
    10a0:	60 e0       	ldi	r22, 0x00	; 0
    10a2:	70 e0       	ldi	r23, 0x00	; 0
    10a4:	8f e0       	ldi	r24, 0x0F	; 15
    10a6:	91 e0       	ldi	r25, 0x01	; 1
    10a8:	0e 94 91 0c 	call	0x1922	; 0x1922 <Start_Timer>

    // Call 1st step of the CAN initialization
    // This will only start once we exit initialization context
    CAN_Initialize_1();
    10ac:	0e 94 51 02 	call	0x4a2	; 0x4a2 <CAN_Initialize_1>

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
    10b0:	6a eb       	ldi	r22, 0xBA	; 186
    10b2:	73 e0       	ldi	r23, 0x03	; 3
    10b4:	8b e0       	ldi	r24, 0x0B	; 11
    10b6:	91 e0       	ldi	r25, 0x01	; 1
    10b8:	0e 94 44 0c 	call	0x1888	; 0x1888 <Register_Timer>
    Start_Timer(&Testing_Timer, 5000);
    10bc:	48 e8       	ldi	r20, 0x88	; 136
    10be:	53 e1       	ldi	r21, 0x13	; 19
    10c0:	60 e0       	ldi	r22, 0x00	; 0
    10c2:	70 e0       	ldi	r23, 0x00	; 0
    10c4:	8b e0       	ldi	r24, 0x0B	; 11
    10c6:	91 e0       	ldi	r25, 0x01	; 1
    10c8:	0e 94 91 0c 	call	0x1922	; 0x1922 <Start_Timer>
    //Set_PWM_Duty_Cycle(pwm_channel_a, 10);
}
    10cc:	cf 91       	pop	r28
    10ce:	08 95       	ret

000010d0 <Run_Master_Service>:
    Description
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
    10d0:	cf 92       	push	r12
    10d2:	df 92       	push	r13
    10d4:	ef 92       	push	r14
    10d6:	ff 92       	push	r15
    10d8:	0f 93       	push	r16
    10da:	1f 93       	push	r17
    10dc:	cf 93       	push	r28
    switch(event_mask)
    10de:	61 15       	cp	r22, r1
    10e0:	21 e0       	ldi	r18, 0x01	; 1
    10e2:	72 07       	cpc	r23, r18
    10e4:	81 05       	cpc	r24, r1
    10e6:	91 05       	cpc	r25, r1
    10e8:	31 f0       	breq	.+12     	; 0x10f6 <Run_Master_Service+0x26>
    10ea:	61 15       	cp	r22, r1
    10ec:	74 40       	sbci	r23, 0x04	; 4
    10ee:	81 05       	cpc	r24, r1
    10f0:	91 05       	cpc	r25, r1
    10f2:	21 f0       	breq	.+8      	; 0x10fc <Run_Master_Service+0x2c>
    10f4:	7b c0       	rjmp	.+246    	; 0x11ec <Run_Master_Service+0x11c>

        case EVT_CAN_INIT_1_COMPLETE:
            // The time for CAN 1 has expired

            // Call step two of the CAN init
            CAN_Initialize_2();
    10f6:	0e 94 9a 02 	call	0x534	; 0x534 <CAN_Initialize_2>

            // Do not restart the timer!
            
            break;
    10fa:	78 c0       	rjmp	.+240    	; 0x11ec <Run_Master_Service+0x11c>

        case EVT_TEST_TIMEOUT:
            // Just a test
//
            // TEST PWM
            Set_PWM_Duty_Cycle(pwm_channel_a, 80);
    10fc:	60 e5       	ldi	r22, 0x50	; 80
    10fe:	80 e0       	ldi	r24, 0x00	; 0
    1100:	0e 94 fa 09 	call	0x13f4	; 0x13f4 <Set_PWM_Duty_Cycle>
            Hold_Analog_Servo_Position(750+position_counter);
    1104:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <position_counter>
    1108:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <position_counter+0x1>
    110c:	82 51       	subi	r24, 0x12	; 18
    110e:	9d 4f       	sbci	r25, 0xFD	; 253
    1110:	0e 94 ac 00 	call	0x158	; 0x158 <Hold_Analog_Servo_Position>
            if ((1500 == position_counter) || (0 == position_counter)) {up_count ^= 1;};
    1114:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <position_counter>
    1118:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <position_counter+0x1>
    111c:	8c 3d       	cpi	r24, 0xDC	; 220
    111e:	25 e0       	ldi	r18, 0x05	; 5
    1120:	92 07       	cpc	r25, r18
    1122:	11 f0       	breq	.+4      	; 0x1128 <Run_Master_Service+0x58>
    1124:	00 97       	sbiw	r24, 0x00	; 0
    1126:	31 f4       	brne	.+12     	; 0x1134 <Run_Master_Service+0x64>
    1128:	30 91 0a 01 	lds	r19, 0x010A	; 0x80010a <up_count>
    112c:	21 e0       	ldi	r18, 0x01	; 1
    112e:	23 27       	eor	r18, r19
    1130:	20 93 0a 01 	sts	0x010A, r18	; 0x80010a <up_count>
            if (up_count)
    1134:	20 91 0a 01 	lds	r18, 0x010A	; 0x80010a <up_count>
    1138:	22 23       	and	r18, r18
    113a:	31 f0       	breq	.+12     	; 0x1148 <Run_Master_Service+0x78>
            {
                position_counter++;
    113c:	01 96       	adiw	r24, 0x01	; 1
    113e:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <position_counter+0x1>
    1142:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <position_counter>
    1146:	05 c0       	rjmp	.+10     	; 0x1152 <Run_Master_Service+0x82>
            }
            else
            {
                position_counter--;
    1148:	01 97       	sbiw	r24, 0x01	; 1
    114a:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <position_counter+0x1>
    114e:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <position_counter>
//             }
//             else
//             {
//                 PORTB &= ~(1<<PINB6);
//             }
            Start_Timer(&Testing_Timer, 2000);
    1152:	40 ed       	ldi	r20, 0xD0	; 208
    1154:	57 e0       	ldi	r21, 0x07	; 7
    1156:	60 e0       	ldi	r22, 0x00	; 0
    1158:	70 e0       	ldi	r23, 0x00	; 0
    115a:	8b e0       	ldi	r24, 0x0B	; 11
    115c:	91 e0       	ldi	r25, 0x01	; 1
    115e:	0e 94 91 0c 	call	0x1922	; 0x1922 <Start_Timer>
    1162:	e0 91 4c 01 	lds	r30, 0x014C	; 0x80014c <test_counter>
    1166:	f0 91 4d 01 	lds	r31, 0x014D	; 0x80014d <test_counter+0x1>
    116a:	ee 0f       	add	r30, r30
    116c:	ff 1f       	adc	r31, r31
    116e:	ee 0f       	add	r30, r30
    1170:	ff 1f       	adc	r31, r31
    1172:	ec 5e       	subi	r30, 0xEC	; 236
    1174:	fe 4f       	sbci	r31, 0xFE	; 254
    1176:	c0 80       	ld	r12, Z
    1178:	d1 80       	ldd	r13, Z+1	; 0x01
    117a:	e2 80       	ldd	r14, Z+2	; 0x02
    117c:	f3 80       	ldd	r15, Z+3	; 0x03
//             Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
            // Begin updating the commands, which will
            //      be sent in the background
//             Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 98);
//             Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 1589);
            update_cmds(test_positions[test_counter]);
    117e:	c1 e0       	ldi	r28, 0x01	; 1
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    {
        // Run algorithm to compute the individual light settings
        Compute_Individual_Light_Settings(Get_Pointer_To_Slave_Parameters(slave_num),
    1180:	6c 2f       	mov	r22, r28
    1182:	88 e5       	ldi	r24, 0x58	; 88
    1184:	91 e0       	ldi	r25, 0x01	; 1
    1186:	0e 94 2b 03 	call	0x656	; 0x656 <Get_Pointer_To_Slave_Data>
    118a:	8c 01       	movw	r16, r24
    118c:	8c 2f       	mov	r24, r28
    118e:	0e 94 4f 0a 	call	0x149e	; 0x149e <Get_Pointer_To_Slave_Parameters>
    1192:	a7 01       	movw	r20, r14
    1194:	96 01       	movw	r18, r12
    1196:	b8 01       	movw	r22, r16
    1198:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <Compute_Individual_Light_Settings>
    119c:	cf 5f       	subi	r28, 0xFF	; 255

****************************************************************************/
static void update_cmds(rect_vect_t requested_location)
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    119e:	c3 30       	cpi	r28, 0x03	; 3
    11a0:	79 f7       	brne	.-34     	; 0x1180 <Run_Master_Service+0xb0>
//             Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 98);
//             Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 1589);
            update_cmds(test_positions[test_counter]);
            //Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),50);
            //Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),750+position_counter);
            position_to_watch = Get_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
    11a2:	61 e0       	ldi	r22, 0x01	; 1
    11a4:	88 e5       	ldi	r24, 0x58	; 88
    11a6:	91 e0       	ldi	r25, 0x01	; 1
    11a8:	0e 94 2b 03 	call	0x656	; 0x656 <Get_Pointer_To_Slave_Data>
    11ac:	0e 94 20 03 	call	0x640	; 0x640 <Get_Position_Data>
    11b0:	90 93 4b 01 	sts	0x014B, r25	; 0x80014b <position_to_watch+0x1>
    11b4:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <position_to_watch>
            intensity_to_watch = Get_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
    11b8:	61 e0       	ldi	r22, 0x01	; 1
    11ba:	88 e5       	ldi	r24, 0x58	; 88
    11bc:	91 e0       	ldi	r25, 0x01	; 1
    11be:	0e 94 2b 03 	call	0x656	; 0x656 <Get_Pointer_To_Slave_Data>
    11c2:	0e 94 1d 03 	call	0x63a	; 0x63a <Get_Intensity_Data>
    11c6:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <intensity_to_watch>
            test_counter++;
    11ca:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <test_counter>
    11ce:	90 91 4d 01 	lds	r25, 0x014D	; 0x80014d <test_counter+0x1>
    11d2:	01 96       	adiw	r24, 0x01	; 1
            if (NUM_TEST_POSITIONS <= test_counter) test_counter = 0;
    11d4:	85 30       	cpi	r24, 0x05	; 5
    11d6:	91 05       	cpc	r25, r1
    11d8:	28 f4       	brcc	.+10     	; 0x11e4 <Run_Master_Service+0x114>
            update_cmds(test_positions[test_counter]);
            //Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),50);
            //Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),750+position_counter);
            position_to_watch = Get_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            intensity_to_watch = Get_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            test_counter++;
    11da:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <test_counter+0x1>
    11de:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <test_counter>
    11e2:	04 c0       	rjmp	.+8      	; 0x11ec <Run_Master_Service+0x11c>
            if (NUM_TEST_POSITIONS <= test_counter) test_counter = 0;
    11e4:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <test_counter+0x1>
    11e8:	10 92 4c 01 	sts	0x014C, r1	; 0x80014c <test_counter>
            break;

        default:
            break;
    }
}
    11ec:	cf 91       	pop	r28
    11ee:	1f 91       	pop	r17
    11f0:	0f 91       	pop	r16
    11f2:	ff 90       	pop	r15
    11f4:	ef 90       	pop	r14
    11f6:	df 90       	pop	r13
    11f8:	cf 90       	pop	r12
    11fa:	08 95       	ret

000011fc <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
    11fc:	ef 92       	push	r14
    11fe:	ff 92       	push	r15
    1200:	0f 93       	push	r16
    1202:	1f 93       	push	r17
    1204:	cf 93       	push	r28
    1206:	df 93       	push	r29
    1208:	7c 01       	movw	r14, r24
    120a:	8b 01       	movw	r16, r22
    120c:	ea 01       	movw	r28, r20
    // ENABLE (ATA6617C: Pin 18) on our custom PCBs.
    // For the development boards we need to use an external wire jumper.
    // For the chip we use to interface with the modem, we can just disable
    // the entire LIN XCVR because we are using the LIN peripheral for UART
    // and thus do not need to use the XCVR.
    PORTB |= (1<<PINB0);
    120e:	28 9a       	sbi	0x05, 0	; 5
    DDRB |= (1<<PINB0);
    1210:	20 9a       	sbi	0x04, 0	; 4

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
    1212:	4c e0       	ldi	r20, 0x0C	; 12
    1214:	50 e0       	ldi	r21, 0x00	; 0
    1216:	60 e0       	ldi	r22, 0x00	; 0
    1218:	70 e0       	ldi	r23, 0x00	; 0
    121a:	80 e0       	ldi	r24, 0x00	; 0
    121c:	0e 94 09 07 	call	0xe12	; 0xe12 <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
    1220:	f0 92 65 01 	sts	0x0165, r15	; 0x800165 <p_My_Node_ID+0x1>
    1224:	e0 92 64 01 	sts	0x0164, r14	; 0x800164 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
    1228:	10 93 63 01 	sts	0x0163, r17	; 0x800163 <p_My_Command_Data+0x1>
    122c:	00 93 62 01 	sts	0x0162, r16	; 0x800162 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
    1230:	d0 93 61 01 	sts	0x0161, r29	; 0x800161 <p_My_Status_Data+0x1>
    1234:	c0 93 60 01 	sts	0x0160, r28	; 0x800160 <p_My_Status_Data>
}
    1238:	df 91       	pop	r29
    123a:	cf 91       	pop	r28
    123c:	1f 91       	pop	r17
    123e:	0f 91       	pop	r16
    1240:	ff 90       	pop	r15
    1242:	ef 90       	pop	r14
    1244:	08 95       	ret

00001246 <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
    1246:	40 e0       	ldi	r20, 0x00	; 0
    1248:	68 2f       	mov	r22, r24
    124a:	80 e0       	ldi	r24, 0x00	; 0
    124c:	0e 94 2e 07 	call	0xe5c	; 0xe5c <lin_tx_header>
    1250:	08 95       	ret

00001252 <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
    1252:	1f 92       	push	r1
    1254:	0f 92       	push	r0
    1256:	0f b6       	in	r0, 0x3f	; 63
    1258:	0f 92       	push	r0
    125a:	11 24       	eor	r1, r1
    125c:	2f 93       	push	r18
    125e:	3f 93       	push	r19
    1260:	4f 93       	push	r20
    1262:	5f 93       	push	r21
    1264:	6f 93       	push	r22
    1266:	7f 93       	push	r23
    1268:	8f 93       	push	r24
    126a:	9f 93       	push	r25
    126c:	af 93       	push	r26
    126e:	bf 93       	push	r27
    1270:	ef 93       	push	r30
    1272:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
    1274:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
    1278:	8f 70       	andi	r24, 0x0F	; 15
    127a:	82 30       	cpi	r24, 0x02	; 2
    127c:	09 f4       	brne	.+2      	; 0x1280 <__vector_12+0x2e>
    127e:	68 c0       	rjmp	.+208    	; 0x1350 <__vector_12+0xfe>
    1280:	84 30       	cpi	r24, 0x04	; 4
    1282:	21 f0       	breq	.+8      	; 0x128c <__vector_12+0x3a>
    1284:	81 30       	cpi	r24, 0x01	; 1
    1286:	09 f0       	breq	.+2      	; 0x128a <__vector_12+0x38>
    1288:	66 c0       	rjmp	.+204    	; 0x1356 <__vector_12+0x104>
    128a:	36 c0       	rjmp	.+108    	; 0x12f8 <__vector_12+0xa6>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
    128c:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
    1290:	69 2f       	mov	r22, r25
    1292:	6f 73       	andi	r22, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
    1294:	e0 91 64 01 	lds	r30, 0x0164	; 0x800164 <p_My_Node_ID>
    1298:	f0 91 65 01 	lds	r31, 0x0165	; 0x800165 <p_My_Node_ID+0x1>
    129c:	80 81       	ld	r24, Z
    129e:	68 13       	cpse	r22, r24
    12a0:	05 c0       	rjmp	.+10     	; 0x12ac <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
    12a2:	63 e0       	ldi	r22, 0x03	; 3
    12a4:	80 e0       	ldi	r24, 0x00	; 0
    12a6:	0e 94 64 07 	call	0xec8	; 0xec8 <lin_rx_response>
    12aa:	22 c0       	rjmp	.+68     	; 0x12f0 <__vector_12+0x9e>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
    12ac:	28 2f       	mov	r18, r24
    12ae:	21 60       	ori	r18, 0x01	; 1
    12b0:	62 13       	cpse	r22, r18
    12b2:	09 c0       	rjmp	.+18     	; 0x12c6 <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is LIN_PACKET_LEN bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
    12b4:	60 91 60 01 	lds	r22, 0x0160	; 0x800160 <p_My_Status_Data>
    12b8:	70 91 61 01 	lds	r23, 0x0161	; 0x800161 <p_My_Status_Data+0x1>
    12bc:	43 e0       	ldi	r20, 0x03	; 3
    12be:	80 e0       	ldi	r24, 0x00	; 0
    12c0:	0e 94 81 07 	call	0xf02	; 0xf02 <lin_tx_response>
    12c4:	15 c0       	rjmp	.+42     	; 0x12f0 <__vector_12+0x9e>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
    12c6:	81 11       	cpse	r24, r1
    12c8:	13 c0       	rjmp	.+38     	; 0x12f0 <__vector_12+0x9e>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
    12ca:	90 fd       	sbrc	r25, 0
    12cc:	0d c0       	rjmp	.+26     	; 0x12e8 <__vector_12+0x96>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is LIN_PACKET_LEN*n bytes long.
                // Where n is the number of slaves in the system.
                lin_tx_response((OUR_LIN_SPEC), Get_Pointer_To_Slave_Data(p_My_Command_Data, GET_SLAVE_NUMBER(temp_id)), (LIN_PACKET_LEN));
    12ce:	66 95       	lsr	r22
    12d0:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <p_My_Command_Data>
    12d4:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <p_My_Command_Data+0x1>
    12d8:	0e 94 2b 03 	call	0x656	; 0x656 <Get_Pointer_To_Slave_Data>
    12dc:	43 e0       	ldi	r20, 0x03	; 3
    12de:	bc 01       	movw	r22, r24
    12e0:	80 e0       	ldi	r24, 0x00	; 0
    12e2:	0e 94 81 07 	call	0xf02	; 0xf02 <lin_tx_response>
    12e6:	04 c0       	rjmp	.+8      	; 0x12f0 <__vector_12+0x9e>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
    12e8:	63 e0       	ldi	r22, 0x03	; 3
    12ea:	80 e0       	ldi	r24, 0x00	; 0
    12ec:	0e 94 64 07 	call	0xec8	; 0xec8 <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
    12f0:	84 e0       	ldi	r24, 0x04	; 4
    12f2:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
    12f6:	2f c0       	rjmp	.+94     	; 0x1356 <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
    12f8:	e0 91 64 01 	lds	r30, 0x0164	; 0x800164 <p_My_Node_ID>
    12fc:	f0 91 65 01 	lds	r31, 0x0165	; 0x800165 <p_My_Node_ID+0x1>
    1300:	80 81       	ld	r24, Z
    1302:	81 11       	cpse	r24, r1
    1304:	15 c0       	rjmp	.+42     	; 0x1330 <__vector_12+0xde>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(Get_Pointer_To_Slave_Data(p_My_Status_Data, GET_SLAVE_NUMBER(Lin_get_id())));
    1306:	60 91 d0 00 	lds	r22, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
    130a:	6f 73       	andi	r22, 0x3F	; 63
    130c:	70 e0       	ldi	r23, 0x00	; 0
    130e:	75 95       	asr	r23
    1310:	67 95       	ror	r22
    1312:	80 91 60 01 	lds	r24, 0x0160	; 0x800160 <p_My_Status_Data>
    1316:	90 91 61 01 	lds	r25, 0x0161	; 0x800161 <p_My_Status_Data+0x1>
    131a:	0e 94 2b 03 	call	0x656	; 0x656 <Get_Pointer_To_Slave_Data>
    131e:	0e 94 b2 07 	call	0xf64	; 0xf64 <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
    1322:	60 e4       	ldi	r22, 0x40	; 64
    1324:	70 e0       	ldi	r23, 0x00	; 0
    1326:	80 e0       	ldi	r24, 0x00	; 0
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	0e 94 ba 03 	call	0x774	; 0x774 <Post_Event>
    132e:	0c c0       	rjmp	.+24     	; 0x1348 <__vector_12+0xf6>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
    1330:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <p_My_Command_Data>
    1334:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <p_My_Command_Data+0x1>
    1338:	0e 94 b2 07 	call	0xf64	; 0xf64 <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
    133c:	61 e0       	ldi	r22, 0x01	; 1
    133e:	70 e0       	ldi	r23, 0x00	; 0
    1340:	80 e0       	ldi	r24, 0x00	; 0
    1342:	90 e0       	ldi	r25, 0x00	; 0
    1344:	0e 94 ba 03 	call	0x774	; 0x774 <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
    1348:	81 e0       	ldi	r24, 0x01	; 1
    134a:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
    134e:	03 c0       	rjmp	.+6      	; 0x1356 <__vector_12+0x104>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
    1350:	82 e0       	ldi	r24, 0x02	; 2
    1352:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
    1356:	ff 91       	pop	r31
    1358:	ef 91       	pop	r30
    135a:	bf 91       	pop	r27
    135c:	af 91       	pop	r26
    135e:	9f 91       	pop	r25
    1360:	8f 91       	pop	r24
    1362:	7f 91       	pop	r23
    1364:	6f 91       	pop	r22
    1366:	5f 91       	pop	r21
    1368:	4f 91       	pop	r20
    136a:	3f 91       	pop	r19
    136c:	2f 91       	pop	r18
    136e:	0f 90       	pop	r0
    1370:	0f be       	out	0x3f, r0	; 63
    1372:	0f 90       	pop	r0
    1374:	1f 90       	pop	r1
    1376:	18 95       	reti

00001378 <__vector_13>:

ISR(LIN_ERR_vect)
{
    1378:	1f 92       	push	r1
    137a:	0f 92       	push	r0
    137c:	0f b6       	in	r0, 0x3f	; 63
    137e:	0f 92       	push	r0
    1380:	11 24       	eor	r1, r1
    1382:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    1384:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
    1388:	80 91 5f 01 	lds	r24, 0x015F	; 0x80015f <My_LIN_Error_Count>
    138c:	8f 5f       	subi	r24, 0xFF	; 255
    138e:	80 93 5f 01 	sts	0x015F, r24	; 0x80015f <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
    1392:	88 e0       	ldi	r24, 0x08	; 8
    1394:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
    1398:	8f 91       	pop	r24
    139a:	0f 90       	pop	r0
    139c:	0f be       	out	0x3f, r0	; 63
    139e:	0f 90       	pop	r0
    13a0:	1f 90       	pop	r1
    13a2:	18 95       	reti

000013a4 <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    13a4:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    13a6:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
    13a8:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
    13ac:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
    13b0:	84 e2       	ldi	r24, 0x24	; 36
    13b2:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
    13b6:	84 b1       	in	r24, 0x04	; 4
    13b8:	88 61       	ori	r24, 0x18	; 24
    13ba:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
    13bc:	87 e8       	ldi	r24, 0x87	; 135
    13be:	93 e1       	ldi	r25, 0x13	; 19
    13c0:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
    13c4:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
    13c8:	8f ef       	ldi	r24, 0xFF	; 255
    13ca:	9f ef       	ldi	r25, 0xFF	; 255
    13cc:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
    13d0:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
    13d4:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
    13d8:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
    13dc:	82 ef       	ldi	r24, 0xF2	; 242
    13de:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
    13e2:	e1 e8       	ldi	r30, 0x81	; 129
    13e4:	f0 e0       	ldi	r31, 0x00	; 0
    13e6:	88 e1       	ldi	r24, 0x18	; 24
    13e8:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= TIMER_1_PRESCALE;
    13ea:	80 81       	ld	r24, Z
    13ec:	82 60       	ori	r24, 0x02	; 2
    13ee:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    13f0:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    13f2:	08 95       	ret

000013f4 <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
    // Set OCR1 for the requested channel
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    13f4:	88 23       	and	r24, r24
    13f6:	19 f0       	breq	.+6      	; 0x13fe <Set_PWM_Duty_Cycle+0xa>
    13f8:	81 30       	cpi	r24, 0x01	; 1
    13fa:	49 f1       	breq	.+82     	; 0x144e <Set_PWM_Duty_Cycle+0x5a>
    13fc:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    13fe:	64 36       	cpi	r22, 0x64	; 100
    1400:	e0 f4       	brcc	.+56     	; 0x143a <Set_PWM_Duty_Cycle+0x46>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
    1402:	8f ef       	ldi	r24, 0xFF	; 255
    1404:	86 0f       	add	r24, r22
    1406:	83 36       	cpi	r24, 0x63	; 99
    1408:	d8 f4       	brcc	.+54     	; 0x1440 <Set_PWM_Duty_Cycle+0x4c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    140a:	70 e0       	ldi	r23, 0x00	; 0
    140c:	cb 01       	movw	r24, r22
    140e:	88 0f       	add	r24, r24
    1410:	99 1f       	adc	r25, r25
    1412:	88 0f       	add	r24, r24
    1414:	99 1f       	adc	r25, r25
    1416:	68 0f       	add	r22, r24
    1418:	79 1f       	adc	r23, r25
    141a:	cb 01       	movw	r24, r22
    141c:	88 0f       	add	r24, r24
    141e:	99 1f       	adc	r25, r25
    1420:	88 0f       	add	r24, r24
    1422:	99 1f       	adc	r25, r25
    1424:	68 0f       	add	r22, r24
    1426:	79 1f       	adc	r23, r25
    1428:	66 0f       	add	r22, r22
    142a:	77 1f       	adc	r23, r23
    142c:	88 27       	eor	r24, r24
    142e:	99 27       	eor	r25, r25
    1430:	86 1b       	sub	r24, r22
    1432:	97 0b       	sbc	r25, r23
    1434:	88 57       	subi	r24, 0x78	; 120
    1436:	9c 4e       	sbci	r25, 0xEC	; 236
    1438:	05 c0       	rjmp	.+10     	; 0x1444 <Set_PWM_Duty_Cycle+0x50>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
    143a:	80 e0       	ldi	r24, 0x00	; 0
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	02 c0       	rjmp	.+4      	; 0x1444 <Set_PWM_Duty_Cycle+0x50>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
    1440:	8f ef       	ldi	r24, 0xFF	; 255
    1442:	9f ef       	ldi	r25, 0xFF	; 255
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    {
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
    1444:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
    1448:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
            break;
    144c:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    144e:	64 36       	cpi	r22, 0x64	; 100
    1450:	e0 f4       	brcc	.+56     	; 0x148a <Set_PWM_Duty_Cycle+0x96>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
    1452:	8f ef       	ldi	r24, 0xFF	; 255
    1454:	86 0f       	add	r24, r22
    1456:	83 36       	cpi	r24, 0x63	; 99
    1458:	d8 f4       	brcc	.+54     	; 0x1490 <Set_PWM_Duty_Cycle+0x9c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    145a:	70 e0       	ldi	r23, 0x00	; 0
    145c:	cb 01       	movw	r24, r22
    145e:	88 0f       	add	r24, r24
    1460:	99 1f       	adc	r25, r25
    1462:	88 0f       	add	r24, r24
    1464:	99 1f       	adc	r25, r25
    1466:	68 0f       	add	r22, r24
    1468:	79 1f       	adc	r23, r25
    146a:	cb 01       	movw	r24, r22
    146c:	88 0f       	add	r24, r24
    146e:	99 1f       	adc	r25, r25
    1470:	88 0f       	add	r24, r24
    1472:	99 1f       	adc	r25, r25
    1474:	68 0f       	add	r22, r24
    1476:	79 1f       	adc	r23, r25
    1478:	66 0f       	add	r22, r22
    147a:	77 1f       	adc	r23, r23
    147c:	88 27       	eor	r24, r24
    147e:	99 27       	eor	r25, r25
    1480:	86 1b       	sub	r24, r22
    1482:	97 0b       	sbc	r25, r23
    1484:	88 57       	subi	r24, 0x78	; 120
    1486:	9c 4e       	sbci	r25, 0xEC	; 236
    1488:	05 c0       	rjmp	.+10     	; 0x1494 <Set_PWM_Duty_Cycle+0xa0>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
    148a:	80 e0       	ldi	r24, 0x00	; 0
    148c:	90 e0       	ldi	r25, 0x00	; 0
    148e:	02 c0       	rjmp	.+4      	; 0x1494 <Set_PWM_Duty_Cycle+0xa0>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
    1490:	8f ef       	ldi	r24, 0xFF	; 255
    1492:	9f ef       	ldi	r25, 0xFF	; 255
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
            break;

        case pwm_channel_b:
            OCR1B = calc_OCR_count(new_duty_cycle);
    1494:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
    1498:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
    149c:	08 95       	ret

0000149e <Get_Pointer_To_Slave_Parameters>:
****************************************************************************/
const slave_parameters_t * Get_Pointer_To_Slave_Parameters(uint8_t slave_num)
{
    // Ensure the slave_base_id is within slave bounds
    if  (   (LOWEST_SLAVE_NUMBER > slave_num)
            ||
    149e:	9f ef       	ldi	r25, 0xFF	; 255
    14a0:	98 0f       	add	r25, r24

****************************************************************************/
const slave_parameters_t * Get_Pointer_To_Slave_Parameters(uint8_t slave_num)
{
    // Ensure the slave_base_id is within slave bounds
    if  (   (LOWEST_SLAVE_NUMBER > slave_num)
    14a2:	92 30       	cpi	r25, 0x02	; 2
    14a4:	70 f4       	brcc	.+28     	; 0x14c2 <Get_Pointer_To_Slave_Parameters+0x24>
        // Return false
        return NULL;
    }

    // Return the pointer to the requested slave parameters
    return (&Slave_Parameters[0]+slave_num-LOWEST_SLAVE_NUMBER);
    14a6:	28 2f       	mov	r18, r24
    14a8:	30 e0       	ldi	r19, 0x00	; 0
    14aa:	c9 01       	movw	r24, r18
    14ac:	82 95       	swap	r24
    14ae:	92 95       	swap	r25
    14b0:	90 7f       	andi	r25, 0xF0	; 240
    14b2:	98 27       	eor	r25, r24
    14b4:	80 7f       	andi	r24, 0xF0	; 240
    14b6:	98 27       	eor	r25, r24
    14b8:	82 1b       	sub	r24, r18
    14ba:	93 0b       	sbc	r25, r19
    14bc:	8f 5b       	subi	r24, 0xBF	; 191
    14be:	9f 4f       	sbci	r25, 0xFF	; 255
    14c0:	08 95       	ret
            ||
            (HIGHEST_SLAVE_NUMBER < slave_num)
        )
    {
        // Return false
        return NULL;
    14c2:	80 e0       	ldi	r24, 0x00	; 0
    14c4:	90 e0       	ldi	r25, 0x00	; 0
    }

    // Return the pointer to the requested slave parameters
    return (&Slave_Parameters[0]+slave_num-LOWEST_SLAVE_NUMBER);
}
    14c6:	08 95       	ret

000014c8 <SPI_Start_Command>:

****************************************************************************/

void SPI_Start_Command (void)
{
	Expected_TX_Length = Command_Buffer[Buffer_Index][TX_LENGTH_BYTE];
    14c8:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <Buffer_Index>
    14cc:	90 e0       	ldi	r25, 0x00	; 0
    14ce:	fc 01       	movw	r30, r24
    14d0:	ee 0f       	add	r30, r30
    14d2:	ff 1f       	adc	r31, r31
    14d4:	df 01       	movw	r26, r30
    14d6:	a8 0f       	add	r26, r24
    14d8:	b9 1f       	adc	r27, r25
    14da:	aa 0f       	add	r26, r26
    14dc:	bb 1f       	adc	r27, r27
    14de:	a9 57       	subi	r26, 0x79	; 121
    14e0:	be 4f       	sbci	r27, 0xFE	; 254
    14e2:	2c 91       	ld	r18, X
    14e4:	20 93 6c 01 	sts	0x016C, r18	; 0x80016c <Expected_TX_Length>
	Expected_RX_Length = Command_Buffer[Buffer_Index][RX_LENGTH_BYTE];
    14e8:	fd 01       	movw	r30, r26
    14ea:	81 81       	ldd	r24, Z+1	; 0x01
    14ec:	80 93 6b 01 	sts	0x016B, r24	; 0x80016b <Expected_RX_Length>
	
	// Set RX data index
	RX_Index = 0;
    14f0:	10 92 6e 01 	sts	0x016E, r1	; 0x80016e <RX_Index>
	
    // Set TX data index
    TX_Index = 0;
    14f4:	10 92 6d 01 	sts	0x016D, r1	; 0x80016d <TX_Index>
	
	// State in TX
	In_Tx = true;
    14f8:	81 e0       	ldi	r24, 0x01	; 1
    14fa:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <In_Tx>

    // Set slave select low to indicate start of transmission
    PORTA &= ~(1<<SS);
    14fe:	16 98       	cbi	0x02, 6	; 2
    1500:	08 95       	ret

00001502 <SPI_End_Command>:
****************************************************************************/

void SPI_End_Command (void)
{
    // Set slave select high to indicate end of transmission
    PORTA |= (1<<SS);
    1502:	16 9a       	sbi	0x02, 6	; 2
    1504:	08 95       	ret

00001506 <SPI_Transmit>:
****************************************************************************/

void SPI_Transmit (void)
{
    // Send byte out
    SPDR = Command_Buffer[Buffer_Index][TX_Index + LENGTH_BYTES];
    1506:	20 91 70 01 	lds	r18, 0x0170	; 0x800170 <Buffer_Index>
    150a:	30 91 6d 01 	lds	r19, 0x016D	; 0x80016d <TX_Index>
    150e:	82 2f       	mov	r24, r18
    1510:	90 e0       	ldi	r25, 0x00	; 0
    1512:	82 0f       	add	r24, r18
    1514:	91 1d       	adc	r25, r1
    1516:	82 0f       	add	r24, r18
    1518:	91 1d       	adc	r25, r1
    151a:	fc 01       	movw	r30, r24
    151c:	ee 0f       	add	r30, r30
    151e:	ff 1f       	adc	r31, r31
    1520:	e9 57       	subi	r30, 0x79	; 121
    1522:	fe 4f       	sbci	r31, 0xFE	; 254
    1524:	e3 0f       	add	r30, r19
    1526:	f1 1d       	adc	r31, r1
    1528:	82 81       	ldd	r24, Z+2	; 0x02
    152a:	8e bd       	out	0x2e, r24	; 46
	
	if (In_Tx)
    152c:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <In_Tx>
    1530:	88 23       	and	r24, r24
    1532:	31 f0       	breq	.+12     	; 0x1540 <SPI_Transmit+0x3a>
	{
		// Increment Transmit Index
		TX_Index++;		
    1534:	80 91 6d 01 	lds	r24, 0x016D	; 0x80016d <TX_Index>
    1538:	8f 5f       	subi	r24, 0xFF	; 255
    153a:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <TX_Index>
    153e:	08 95       	ret
		/*
		// Increment Receive Index
		RX_Index++;
		*/
		// Increment Transmit Index
		TX_Index++;
    1540:	80 91 6d 01 	lds	r24, 0x016D	; 0x80016d <TX_Index>
    1544:	8f 5f       	subi	r24, 0xFF	; 255
    1546:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <TX_Index>
    154a:	08 95       	ret

0000154c <Write_SPI>:
    Description
        Fills in current command into SPI command buffer
****************************************************************************/

void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
    154c:	af 92       	push	r10
    154e:	bf 92       	push	r11
    1550:	cf 92       	push	r12
    1552:	df 92       	push	r13
    1554:	ef 92       	push	r14
    1556:	ff 92       	push	r15
    1558:	0f 93       	push	r16
    155a:	1f 93       	push	r17
    155c:	cf 93       	push	r28
    155e:	df 93       	push	r29
    1560:	d8 2e       	mov	r13, r24
    1562:	c6 2e       	mov	r12, r22
    1564:	ea 01       	movw	r28, r20
    1566:	79 01       	movw	r14, r18
	counter_value = query_counter();
    1568:	0e 94 76 04 	call	0x8ec	; 0x8ec <query_counter>
    156c:	60 93 66 01 	sts	0x0166, r22	; 0x800166 <counter_value>
    1570:	70 93 67 01 	sts	0x0167, r23	; 0x800167 <counter_value+0x1>
    1574:	80 93 68 01 	sts	0x0168, r24	; 0x800168 <counter_value+0x2>
    1578:	90 93 69 01 	sts	0x0169, r25	; 0x800169 <counter_value+0x3>
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    157c:	8d 2d       	mov	r24, r13
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	8c 01       	movw	r16, r24
    1582:	0e 5f       	subi	r16, 0xFE	; 254
    1584:	1f 4f       	sbci	r17, 0xFF	; 255
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
    1586:	20 91 6f 01 	lds	r18, 0x016F	; 0x80016f <Next_Available_Row>
    158a:	30 e0       	ldi	r19, 0x00	; 0
    158c:	de 01       	movw	r26, r28
    158e:	12 97       	sbiw	r26, 0x02	; 2
    1590:	c9 01       	movw	r24, r18
    1592:	88 0f       	add	r24, r24
    1594:	99 1f       	adc	r25, r25
    1596:	82 0f       	add	r24, r18
    1598:	93 1f       	adc	r25, r19
    159a:	88 0f       	add	r24, r24
    159c:	99 1f       	adc	r25, r25
    159e:	e0 e0       	ldi	r30, 0x00	; 0
    15a0:	f0 e0       	ldi	r31, 0x00	; 0
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
    15a2:	9c 01       	movw	r18, r24
    15a4:	29 57       	subi	r18, 0x79	; 121
    15a6:	3e 4f       	sbci	r19, 0xFE	; 254
    15a8:	59 01       	movw	r10, r18
    15aa:	2f 5f       	subi	r18, 0xFF	; 255
    15ac:	3f 4f       	sbci	r19, 0xFF	; 255
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
    15ae:	30 97       	sbiw	r30, 0x00	; 0
    15b0:	19 f4       	brne	.+6      	; 0x15b8 <Write_SPI+0x6c>
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
    15b2:	e5 01       	movw	r28, r10
    15b4:	d8 82       	st	Y, r13
    15b6:	0e c0       	rjmp	.+28     	; 0x15d4 <Write_SPI+0x88>
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
    15b8:	e1 30       	cpi	r30, 0x01	; 1
    15ba:	f1 05       	cpc	r31, r1
    15bc:	19 f4       	brne	.+6      	; 0x15c4 <Write_SPI+0x78>
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
    15be:	e9 01       	movw	r28, r18
    15c0:	c8 82       	st	Y, r12
    15c2:	08 c0       	rjmp	.+16     	; 0x15d4 <Write_SPI+0x88>
        }
        // Fill in remaining data to TX
        else
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
    15c4:	6c 91       	ld	r22, X
    15c6:	af 01       	movw	r20, r30
    15c8:	48 0f       	add	r20, r24
    15ca:	59 1f       	adc	r21, r25
    15cc:	49 57       	subi	r20, 0x79	; 121
    15ce:	5e 4f       	sbci	r21, 0xFE	; 254
    15d0:	ea 01       	movw	r28, r20
    15d2:	68 83       	st	Y, r22
void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
	counter_value = query_counter();
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    15d4:	31 96       	adiw	r30, 0x01	; 1
    15d6:	11 96       	adiw	r26, 0x01	; 1
    15d8:	e0 17       	cp	r30, r16
    15da:	f1 07       	cpc	r31, r17
    15dc:	44 f3       	brlt	.-48     	; 0x15ae <Write_SPI+0x62>
    15de:	22 c0       	rjmp	.+68     	; 0x1624 <Write_SPI+0xd8>
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
        }
    }
    // If reached Command Buffer end
    if (Next_Available_Row == COMMAND_BUFFER_SIZE - 1)
    15e0:	80 91 6f 01 	lds	r24, 0x016F	; 0x80016f <Next_Available_Row>
    15e4:	8a 30       	cpi	r24, 0x0A	; 10
    15e6:	19 f4       	brne	.+6      	; 0x15ee <Write_SPI+0xa2>
    {
        Next_Available_Row = 0;
    15e8:	10 92 6f 01 	sts	0x016F, r1	; 0x80016f <Next_Available_Row>
    15ec:	03 c0       	rjmp	.+6      	; 0x15f4 <Write_SPI+0xa8>
    }
    else
    {
        Next_Available_Row++;
    15ee:	8f 5f       	subi	r24, 0xFF	; 255
    15f0:	80 93 6f 01 	sts	0x016F, r24	; 0x80016f <Next_Available_Row>
    }
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE)
    15f4:	0e 94 1b 0c 	call	0x1836	; 0x1836 <Query_SPI_State>
    15f8:	81 11       	cpse	r24, r1
    15fa:	17 c0       	rjmp	.+46     	; 0x162a <Write_SPI+0xde>
    {
        Post_Event(EVT_SPI_START);
    15fc:	60 e0       	ldi	r22, 0x00	; 0
    15fe:	70 e4       	ldi	r23, 0x40	; 64
    1600:	80 e0       	ldi	r24, 0x00	; 0
    1602:	90 e0       	ldi	r25, 0x00	; 0
    1604:	0e 94 ba 03 	call	0x774	; 0x774 <Post_Event>
    1608:	10 c0       	rjmp	.+32     	; 0x162a <Write_SPI+0xde>
    if (RX_Length > 0)
    {
        for (int i = 0; i < RX_Length; i++)
        {
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
    160a:	f7 01       	movw	r30, r14
    160c:	80 81       	ld	r24, Z
    160e:	91 81       	ldd	r25, Z+1	; 0x01
    1610:	e0 91 6f 01 	lds	r30, 0x016F	; 0x80016f <Next_Available_Row>
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	ee 0f       	add	r30, r30
    1618:	ff 1f       	adc	r31, r31
    161a:	ef 58       	subi	r30, 0x8F	; 143
    161c:	fe 4f       	sbci	r31, 0xFE	; 254
    161e:	91 83       	std	Z+1, r25	; 0x01
    1620:	80 83       	st	Z, r24
    1622:	de cf       	rjmp	.-68     	; 0x15e0 <Write_SPI+0x94>
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
        }   
    }
    // Data is expected to be received
    if (RX_Length > 0)
    1624:	c1 10       	cpse	r12, r1
    1626:	f1 cf       	rjmp	.-30     	; 0x160a <Write_SPI+0xbe>
    1628:	db cf       	rjmp	.-74     	; 0x15e0 <Write_SPI+0x94>
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE)
    {
        Post_Event(EVT_SPI_START);
    }
}
    162a:	df 91       	pop	r29
    162c:	cf 91       	pop	r28
    162e:	1f 91       	pop	r17
    1630:	0f 91       	pop	r16
    1632:	ff 90       	pop	r15
    1634:	ef 90       	pop	r14
    1636:	df 90       	pop	r13
    1638:	cf 90       	pop	r12
    163a:	bf 90       	pop	r11
    163c:	af 90       	pop	r10
    163e:	08 95       	ret

00001640 <__vector_14>:
        Handles SPI transmission completed interrupts

****************************************************************************/

ISR(SPI_STC_vect)
{
    1640:	1f 92       	push	r1
    1642:	0f 92       	push	r0
    1644:	0f b6       	in	r0, 0x3f	; 63
    1646:	0f 92       	push	r0
    1648:	11 24       	eor	r1, r1
    164a:	2f 93       	push	r18
    164c:	3f 93       	push	r19
    164e:	4f 93       	push	r20
    1650:	5f 93       	push	r21
    1652:	6f 93       	push	r22
    1654:	7f 93       	push	r23
    1656:	8f 93       	push	r24
    1658:	9f 93       	push	r25
    165a:	af 93       	push	r26
    165c:	bf 93       	push	r27
    165e:	ef 93       	push	r30
    1660:	ff 93       	push	r31
    if (Master_Slave_Identifier == SPI_MASTER)
    1662:	80 91 c9 01 	lds	r24, 0x01C9	; 0x8001c9 <Master_Slave_Identifier>
    1666:	81 11       	cpse	r24, r1
    1668:	87 c0       	rjmp	.+270    	; 0x1778 <__vector_14+0x138>
    {
        // Clear the SPI Interrupt Flag (is done by reading the SPSR Register)
        uint8_t SPSR_Status = SPSR;
    166a:	8d b5       	in	r24, 0x2d	; 45
        // Do nothing if statement to "use" the variable
        if (SPSR_Status);
		
		// Once a transmit has been completed
		if (In_Tx)
    166c:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <In_Tx>
    1670:	88 23       	and	r24, r24
    1672:	e1 f0       	breq	.+56     	; 0x16ac <__vector_14+0x6c>
		{
            // If more bytes left to transmit post transmission event
			if (TX_Index <= Expected_TX_Length)
    1674:	90 91 6d 01 	lds	r25, 0x016D	; 0x80016d <TX_Index>
    1678:	80 91 6c 01 	lds	r24, 0x016C	; 0x80016c <Expected_TX_Length>
    167c:	89 17       	cp	r24, r25
    167e:	a0 f0       	brcs	.+40     	; 0x16a8 <__vector_14+0x68>
			{
				if ((TX_Index == Expected_TX_Length) && Expected_RX_Length == 0)
    1680:	98 13       	cpse	r25, r24
    1682:	07 c0       	rjmp	.+14     	; 0x1692 <__vector_14+0x52>
    1684:	80 91 6b 01 	lds	r24, 0x016B	; 0x80016b <Expected_RX_Length>
    1688:	81 11       	cpse	r24, r1
    168a:	03 c0       	rjmp	.+6      	; 0x1692 <__vector_14+0x52>
				{
					In_Tx = false;									
    168c:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <In_Tx>
    1690:	0d c0       	rjmp	.+26     	; 0x16ac <__vector_14+0x6c>
				}
				else
				{
					Post_Event(EVT_SPI_SEND_BYTE);
    1692:	60 e0       	ldi	r22, 0x00	; 0
    1694:	70 e8       	ldi	r23, 0x80	; 128
    1696:	80 e0       	ldi	r24, 0x00	; 0
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	0e 94 ba 03 	call	0x774	; 0x774 <Post_Event>
			{
				In_Tx = false;
			}
		}
		
		if (!In_Tx)
    169e:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <In_Tx>
    16a2:	81 11       	cpse	r24, r1
    16a4:	69 c0       	rjmp	.+210    	; 0x1778 <__vector_14+0x138>
    16a6:	02 c0       	rjmp	.+4      	; 0x16ac <__vector_14+0x6c>
					Post_Event(EVT_SPI_SEND_BYTE);
				}
			}
			else
			{
				In_Tx = false;
    16a8:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <In_Tx>
			}
		}
		
		if (!In_Tx)
		{
			if (Expected_RX_Length > 0)
    16ac:	90 91 6b 01 	lds	r25, 0x016B	; 0x80016b <Expected_RX_Length>
    16b0:	99 23       	and	r25, r25
    16b2:	e9 f0       	breq	.+58     	; 0x16ee <__vector_14+0xae>
			{
				*(Receive_List[Buffer_Index][RX_Index]) = SPDR;
    16b4:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <RX_Index>
    16b8:	20 91 70 01 	lds	r18, 0x0170	; 0x800170 <Buffer_Index>
    16bc:	e8 2f       	mov	r30, r24
    16be:	f0 e0       	ldi	r31, 0x00	; 0
    16c0:	e2 0f       	add	r30, r18
    16c2:	f1 1d       	adc	r31, r1
    16c4:	ee 0f       	add	r30, r30
    16c6:	ff 1f       	adc	r31, r31
    16c8:	ef 58       	subi	r30, 0x8F	; 143
    16ca:	fe 4f       	sbci	r31, 0xFE	; 254
    16cc:	01 90       	ld	r0, Z+
    16ce:	f0 81       	ld	r31, Z
    16d0:	e0 2d       	mov	r30, r0
    16d2:	2e b5       	in	r18, 0x2e	; 46
    16d4:	20 83       	st	Z, r18
				RX_Index++;				
    16d6:	8f 5f       	subi	r24, 0xFF	; 255
    16d8:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <RX_Index>
			}
			if (RX_Index < Expected_RX_Length)
    16dc:	89 17       	cp	r24, r25
    16de:	38 f4       	brcc	.+14     	; 0x16ee <__vector_14+0xae>
			{
				Post_Event(EVT_SPI_RECV_BYTE);
    16e0:	60 e0       	ldi	r22, 0x00	; 0
    16e2:	70 e0       	ldi	r23, 0x00	; 0
    16e4:	81 e0       	ldi	r24, 0x01	; 1
    16e6:	90 e0       	ldi	r25, 0x00	; 0
    16e8:	0e 94 ba 03 	call	0x774	; 0x774 <Post_Event>
    16ec:	45 c0       	rjmp	.+138    	; 0x1778 <__vector_14+0x138>
static void Update_Buffer_Index(void)
{
    // Set current row of command buffer to unassigned (0xFF)
    for (int i = 0; i < MAX_COMMAND_TX_SIZE; i++)
    {
        Command_Buffer[Buffer_Index][i] = 0xFF;
    16ee:	30 91 70 01 	lds	r19, 0x0170	; 0x800170 <Buffer_Index>
    16f2:	83 2f       	mov	r24, r19
    16f4:	90 e0       	ldi	r25, 0x00	; 0
    16f6:	ac 01       	movw	r20, r24
    16f8:	44 0f       	add	r20, r20
    16fa:	55 1f       	adc	r21, r21
    16fc:	fa 01       	movw	r30, r20
    16fe:	e8 0f       	add	r30, r24
    1700:	f9 1f       	adc	r31, r25
    1702:	ee 0f       	add	r30, r30
    1704:	ff 1f       	adc	r31, r31
    1706:	e9 57       	subi	r30, 0x79	; 121
    1708:	fe 4f       	sbci	r31, 0xFE	; 254
    170a:	2f ef       	ldi	r18, 0xFF	; 255
    170c:	20 83       	st	Z, r18
    170e:	21 83       	std	Z+1, r18	; 0x01
    1710:	22 83       	std	Z+2, r18	; 0x02
    1712:	23 83       	std	Z+3, r18	; 0x03
    1714:	24 83       	std	Z+4, r18	; 0x04
    1716:	fa 01       	movw	r30, r20
    1718:	e8 0f       	add	r30, r24
    171a:	f9 1f       	adc	r31, r25
    171c:	ee 0f       	add	r30, r30
    171e:	ff 1f       	adc	r31, r31
    1720:	e9 57       	subi	r30, 0x79	; 121
    1722:	fe 4f       	sbci	r31, 0xFE	; 254
    1724:	25 83       	std	Z+5, r18	; 0x05
    }
    // Point current receive list row to NULL
    for (int i = 0; i < MAX_COMMAND_RX_SIZE; i++)
    {
        Receive_List[Buffer_Index][i] = NULL;
    1726:	fa 01       	movw	r30, r20
    1728:	ef 58       	subi	r30, 0x8F	; 143
    172a:	fe 4f       	sbci	r31, 0xFE	; 254
    172c:	11 82       	std	Z+1, r1	; 0x01
    172e:	10 82       	st	Z, r1
    }
    // If at end of buffer
    if (Buffer_Index == COMMAND_BUFFER_SIZE - 1)
    1730:	3a 30       	cpi	r19, 0x0A	; 10
    1732:	19 f4       	brne	.+6      	; 0x173a <__vector_14+0xfa>
    {
        Buffer_Index = 0;
    1734:	10 92 70 01 	sts	0x0170, r1	; 0x800170 <Buffer_Index>
    1738:	03 c0       	rjmp	.+6      	; 0x1740 <__vector_14+0x100>
    }
    else
    {
        Buffer_Index++;
    173a:	3f 5f       	subi	r19, 0xFF	; 255
    173c:	30 93 70 01 	sts	0x0170, r19	; 0x800170 <Buffer_Index>
    }
    // If buffer has pending transmits
    if (Command_Buffer[Buffer_Index][TX_LENGTH_BYTE] != 0xFF)
    1740:	20 91 70 01 	lds	r18, 0x0170	; 0x800170 <Buffer_Index>
    1744:	82 2f       	mov	r24, r18
    1746:	90 e0       	ldi	r25, 0x00	; 0
    1748:	82 0f       	add	r24, r18
    174a:	91 1d       	adc	r25, r1
    174c:	82 0f       	add	r24, r18
    174e:	91 1d       	adc	r25, r1
    1750:	88 0f       	add	r24, r24
    1752:	99 1f       	adc	r25, r25
    1754:	fc 01       	movw	r30, r24
    1756:	e9 57       	subi	r30, 0x79	; 121
    1758:	fe 4f       	sbci	r31, 0xFE	; 254
    175a:	80 81       	ld	r24, Z
    175c:	8f 3f       	cpi	r24, 0xFF	; 255
    175e:	31 f0       	breq	.+12     	; 0x176c <__vector_14+0x12c>
    {
        Post_Event(EVT_SPI_START);
    1760:	60 e0       	ldi	r22, 0x00	; 0
    1762:	70 e4       	ldi	r23, 0x40	; 64
    1764:	80 e0       	ldi	r24, 0x00	; 0
    1766:	90 e0       	ldi	r25, 0x00	; 0
    1768:	0e 94 ba 03 	call	0x774	; 0x774 <Post_Event>
				Post_Event(EVT_SPI_RECV_BYTE);
			}
			else if (RX_Index >= Expected_RX_Length)
			{
                Update_Buffer_Index();
				Post_Event(EVT_SPI_END);
    176c:	60 e0       	ldi	r22, 0x00	; 0
    176e:	70 e0       	ldi	r23, 0x00	; 0
    1770:	82 e0       	ldi	r24, 0x02	; 2
    1772:	90 e0       	ldi	r25, 0x00	; 0
    1774:	0e 94 ba 03 	call	0x774	; 0x774 <Post_Event>
    }
	else
	{
		// Not configured to be slave
	}
}
    1778:	ff 91       	pop	r31
    177a:	ef 91       	pop	r30
    177c:	bf 91       	pop	r27
    177e:	af 91       	pop	r26
    1780:	9f 91       	pop	r25
    1782:	8f 91       	pop	r24
    1784:	7f 91       	pop	r23
    1786:	6f 91       	pop	r22
    1788:	5f 91       	pop	r21
    178a:	4f 91       	pop	r20
    178c:	3f 91       	pop	r19
    178e:	2f 91       	pop	r18
    1790:	0f 90       	pop	r0
    1792:	0f be       	out	0x3f, r0	; 63
    1794:	0f 90       	pop	r0
    1796:	1f 90       	pop	r1
    1798:	18 95       	reti

0000179a <Init_SPI_Service>:

****************************************************************************/
void Init_SPI_Service(void)
{
	// Start State Machine from normal state
	Current_State = NORMAL_STATE;
    179a:	10 92 ca 01 	sts	0x01CA, r1	; 0x8001ca <Current_State>
    179e:	08 95       	ret

000017a0 <Run_SPI_Service>:
        Processes events for SPI Message transmit/receive

****************************************************************************/
void Run_SPI_Service(uint32_t event_mask)
{
	switch(Current_State)
    17a0:	20 91 ca 01 	lds	r18, 0x01CA	; 0x8001ca <Current_State>
    17a4:	21 30       	cpi	r18, 0x01	; 1
    17a6:	a9 f0       	breq	.+42     	; 0x17d2 <Run_SPI_Service+0x32>
    17a8:	18 f0       	brcs	.+6      	; 0x17b0 <Run_SPI_Service+0x10>
    17aa:	22 30       	cpi	r18, 0x02	; 2
    17ac:	89 f1       	breq	.+98     	; 0x1810 <Run_SPI_Service+0x70>
    17ae:	08 95       	ret
    {	
		case NORMAL_STATE:
			if (EVT_SPI_START == event_mask)
    17b0:	61 15       	cp	r22, r1
    17b2:	70 44       	sbci	r23, 0x40	; 64
    17b4:	81 05       	cpc	r24, r1
    17b6:	91 05       	cpc	r25, r1
    17b8:	e9 f5       	brne	.+122    	; 0x1834 <Run_SPI_Service+0x94>
			{			
                // Initialize SPI for particular command
                SPI_Start_Command();
    17ba:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <SPI_Start_Command>
				// Switch to sending state
				Current_State = SENDING_STATE;
    17be:	81 e0       	ldi	r24, 0x01	; 1
    17c0:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <Current_State>
				// Post event to initiate transition
				Post_Event(EVT_SPI_SEND_BYTE);
    17c4:	60 e0       	ldi	r22, 0x00	; 0
    17c6:	70 e8       	ldi	r23, 0x80	; 128
    17c8:	80 e0       	ldi	r24, 0x00	; 0
    17ca:	90 e0       	ldi	r25, 0x00	; 0
    17cc:	0e 94 ba 03 	call	0x774	; 0x774 <Post_Event>
    17d0:	08 95       	ret
                // Do Nothing
            }	
			break;
		
		case SENDING_STATE:
			if (EVT_SPI_SEND_BYTE == event_mask)
    17d2:	61 15       	cp	r22, r1
    17d4:	20 e8       	ldi	r18, 0x80	; 128
    17d6:	72 07       	cpc	r23, r18
    17d8:	81 05       	cpc	r24, r1
    17da:	91 05       	cpc	r25, r1
    17dc:	19 f4       	brne	.+6      	; 0x17e4 <Run_SPI_Service+0x44>
			{
    			SPI_Transmit();
    17de:	0e 94 83 0a 	call	0x1506	; 0x1506 <SPI_Transmit>
    17e2:	08 95       	ret
			}
			else if (EVT_SPI_RECV_BYTE == event_mask)
    17e4:	61 15       	cp	r22, r1
    17e6:	71 05       	cpc	r23, r1
    17e8:	21 e0       	ldi	r18, 0x01	; 1
    17ea:	82 07       	cpc	r24, r18
    17ec:	91 05       	cpc	r25, r1
    17ee:	31 f4       	brne	.+12     	; 0x17fc <Run_SPI_Service+0x5c>
			{
                SPI_Transmit();
    17f0:	0e 94 83 0a 	call	0x1506	; 0x1506 <SPI_Transmit>
				Current_State = RECEIVING_STATE;				
    17f4:	82 e0       	ldi	r24, 0x02	; 2
    17f6:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <Current_State>
    17fa:	08 95       	ret
			}
			else if (EVT_SPI_END == event_mask)
    17fc:	61 15       	cp	r22, r1
    17fe:	71 05       	cpc	r23, r1
    1800:	82 40       	sbci	r24, 0x02	; 2
    1802:	91 05       	cpc	r25, r1
    1804:	b9 f4       	brne	.+46     	; 0x1834 <Run_SPI_Service+0x94>
			{
                SPI_End_Command();
    1806:	0e 94 81 0a 	call	0x1502	; 0x1502 <SPI_End_Command>
				Current_State = NORMAL_STATE;
    180a:	10 92 ca 01 	sts	0x01CA, r1	; 0x8001ca <Current_State>
    180e:	08 95       	ret
                // Do Nothing
            }
			break;
		
		case RECEIVING_STATE:
            if (EVT_SPI_RECV_BYTE == event_mask)
    1810:	61 15       	cp	r22, r1
    1812:	71 05       	cpc	r23, r1
    1814:	21 e0       	ldi	r18, 0x01	; 1
    1816:	82 07       	cpc	r24, r18
    1818:	91 05       	cpc	r25, r1
    181a:	19 f4       	brne	.+6      	; 0x1822 <Run_SPI_Service+0x82>
            {
                SPI_Transmit();
    181c:	0e 94 83 0a 	call	0x1506	; 0x1506 <SPI_Transmit>
    1820:	08 95       	ret
            }
            if (EVT_SPI_END == event_mask)
    1822:	61 15       	cp	r22, r1
    1824:	71 05       	cpc	r23, r1
    1826:	82 40       	sbci	r24, 0x02	; 2
    1828:	91 05       	cpc	r25, r1
    182a:	21 f4       	brne	.+8      	; 0x1834 <Run_SPI_Service+0x94>
            {
                SPI_End_Command();
    182c:	0e 94 81 0a 	call	0x1502	; 0x1502 <SPI_End_Command>
                Current_State = NORMAL_STATE;
    1830:	10 92 ca 01 	sts	0x01CA, r1	; 0x8001ca <Current_State>
    1834:	08 95       	ret

00001836 <Query_SPI_State>:
****************************************************************************/

SPI_State_t Query_SPI_State(void)
{
    return Current_State;
}
    1836:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <Current_State>
    183a:	08 95       	ret

0000183c <Init_Timer_Module>:

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ticksperms)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    183c:	eb ec       	ldi	r30, 0xCB	; 203
    183e:	f1 e0       	ldi	r31, 0x01	; 1
    1840:	af ec       	ldi	r26, 0xCF	; 207
    1842:	b1 e0       	ldi	r27, 0x01	; 1
    1844:	83 e3       	ldi	r24, 0x33	; 51
    1846:	92 e0       	ldi	r25, 0x02	; 2
    1848:	11 82       	std	Z+1, r1	; 0x01
    184a:	10 82       	st	Z, r1
    184c:	13 82       	std	Z+3, r1	; 0x03
    184e:	12 82       	std	Z+2, r1	; 0x02
    1850:	1c 92       	st	X, r1
    1852:	15 82       	std	Z+5, r1	; 0x05
    1854:	16 82       	std	Z+6, r1	; 0x06
    1856:	17 82       	std	Z+7, r1	; 0x07
    1858:	10 86       	std	Z+8, r1	; 0x08
    185a:	11 86       	std	Z+9, r1	; 0x09
    185c:	12 86       	std	Z+10, r1	; 0x0a
    185e:	13 86       	std	Z+11, r1	; 0x0b
    1860:	14 86       	std	Z+12, r1	; 0x0c
    1862:	3d 96       	adiw	r30, 0x0d	; 13
    1864:	1d 96       	adiw	r26, 0x0d	; 13
    1866:	e8 17       	cp	r30, r24
    1868:	f9 07       	cpc	r31, r25
    186a:	71 f7       	brne	.-36     	; 0x1848 <Init_Timer_Module+0xc>
    186c:	15 bc       	out	0x25, r1	; 37
    186e:	16 bc       	out	0x26, r1	; 38
    1870:	18 bc       	out	0x28, r1	; 40
    1872:	88 b5       	in	r24, 0x28	; 40
    1874:	83 58       	subi	r24, 0x83	; 131
    1876:	88 bd       	out	0x28, r24	; 40
    1878:	82 e0       	ldi	r24, 0x02	; 2
    187a:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
    187e:	16 bc       	out	0x26, r1	; 38
    1880:	86 b5       	in	r24, 0x26	; 38
    1882:	83 60       	ori	r24, 0x03	; 3
    1884:	86 bd       	out	0x26, r24	; 38
    1886:	08 95       	ret

00001888 <Register_Timer>:
    1888:	cf 93       	push	r28
    188a:	df 93       	push	r29
    188c:	c0 91 cb 01 	lds	r28, 0x01CB	; 0x8001cb <Timers>
    1890:	d0 91 cc 01 	lds	r29, 0x01CC	; 0x8001cc <Timers+0x1>
    1894:	c8 17       	cp	r28, r24
    1896:	d9 07       	cpc	r29, r25
    1898:	09 f4       	brne	.+2      	; 0x189c <Register_Timer+0x14>
    189a:	40 c0       	rjmp	.+128    	; 0x191c <Register_Timer+0x94>
    189c:	ab ec       	ldi	r26, 0xCB	; 203
    189e:	b1 e0       	ldi	r27, 0x01	; 1
    18a0:	46 e2       	ldi	r20, 0x26	; 38
    18a2:	52 e0       	ldi	r21, 0x02	; 2
    18a4:	fd 01       	movw	r30, r26
    18a6:	25 85       	ldd	r18, Z+13	; 0x0d
    18a8:	36 85       	ldd	r19, Z+14	; 0x0e
    18aa:	28 17       	cp	r18, r24
    18ac:	39 07       	cpc	r19, r25
    18ae:	b1 f1       	breq	.+108    	; 0x191c <Register_Timer+0x94>
    18b0:	3d 96       	adiw	r30, 0x0d	; 13
    18b2:	e4 17       	cp	r30, r20
    18b4:	f5 07       	cpc	r31, r21
    18b6:	b9 f7       	brne	.-18     	; 0x18a6 <Register_Timer+0x1e>
    18b8:	2c c0       	rjmp	.+88     	; 0x1912 <Register_Timer+0x8a>
    18ba:	1d 96       	adiw	r26, 0x0d	; 13
    18bc:	4d 91       	ld	r20, X+
    18be:	5c 91       	ld	r21, X
    18c0:	1e 97       	sbiw	r26, 0x0e	; 14
    18c2:	45 2b       	or	r20, r21
    18c4:	f9 f4       	brne	.+62     	; 0x1904 <Register_Timer+0x7c>
    18c6:	02 c0       	rjmp	.+4      	; 0x18cc <Register_Timer+0x44>
    18c8:	20 e0       	ldi	r18, 0x00	; 0
    18ca:	30 e0       	ldi	r19, 0x00	; 0
    18cc:	f9 01       	movw	r30, r18
    18ce:	ee 0f       	add	r30, r30
    18d0:	ff 1f       	adc	r31, r31
    18d2:	e2 0f       	add	r30, r18
    18d4:	f3 1f       	adc	r31, r19
    18d6:	ee 0f       	add	r30, r30
    18d8:	ff 1f       	adc	r31, r31
    18da:	ee 0f       	add	r30, r30
    18dc:	ff 1f       	adc	r31, r31
    18de:	2e 0f       	add	r18, r30
    18e0:	3f 1f       	adc	r19, r31
    18e2:	f9 01       	movw	r30, r18
    18e4:	e5 53       	subi	r30, 0x35	; 53
    18e6:	fe 4f       	sbci	r31, 0xFE	; 254
    18e8:	91 83       	std	Z+1, r25	; 0x01
    18ea:	80 83       	st	Z, r24
    18ec:	73 83       	std	Z+3, r23	; 0x03
    18ee:	62 83       	std	Z+2, r22	; 0x02
    18f0:	14 82       	std	Z+4, r1	; 0x04
    18f2:	15 82       	std	Z+5, r1	; 0x05
    18f4:	16 82       	std	Z+6, r1	; 0x06
    18f6:	17 82       	std	Z+7, r1	; 0x07
    18f8:	10 86       	std	Z+8, r1	; 0x08
    18fa:	11 86       	std	Z+9, r1	; 0x09
    18fc:	12 86       	std	Z+10, r1	; 0x0a
    18fe:	13 86       	std	Z+11, r1	; 0x0b
    1900:	14 86       	std	Z+12, r1	; 0x0c
    1902:	0c c0       	rjmp	.+24     	; 0x191c <Register_Timer+0x94>
    1904:	2f 5f       	subi	r18, 0xFF	; 255
    1906:	3f 4f       	sbci	r19, 0xFF	; 255
    1908:	1d 96       	adiw	r26, 0x0d	; 13
    190a:	28 30       	cpi	r18, 0x08	; 8
    190c:	31 05       	cpc	r19, r1
    190e:	a9 f6       	brne	.-86     	; 0x18ba <Register_Timer+0x32>
    1910:	05 c0       	rjmp	.+10     	; 0x191c <Register_Timer+0x94>
    1912:	cd 2b       	or	r28, r29
    1914:	c9 f2       	breq	.-78     	; 0x18c8 <Register_Timer+0x40>
    1916:	21 e0       	ldi	r18, 0x01	; 1
    1918:	30 e0       	ldi	r19, 0x00	; 0
    191a:	cf cf       	rjmp	.-98     	; 0x18ba <Register_Timer+0x32>
    191c:	df 91       	pop	r29
    191e:	cf 91       	pop	r28
    1920:	08 95       	ret

00001922 <Start_Timer>:
    1922:	cf 92       	push	r12
    1924:	df 92       	push	r13
    1926:	ef 92       	push	r14
    1928:	ff 92       	push	r15
    192a:	20 91 cb 01 	lds	r18, 0x01CB	; 0x8001cb <Timers>
    192e:	30 91 cc 01 	lds	r19, 0x01CC	; 0x8001cc <Timers+0x1>
    1932:	28 17       	cp	r18, r24
    1934:	39 07       	cpc	r19, r25
    1936:	51 f0       	breq	.+20     	; 0x194c <Start_Timer+0x2a>
    1938:	eb ec       	ldi	r30, 0xCB	; 203
    193a:	f1 e0       	ldi	r31, 0x01	; 1
    193c:	21 e0       	ldi	r18, 0x01	; 1
    193e:	30 e0       	ldi	r19, 0x00	; 0
    1940:	a5 85       	ldd	r26, Z+13	; 0x0d
    1942:	b6 85       	ldd	r27, Z+14	; 0x0e
    1944:	a8 17       	cp	r26, r24
    1946:	b9 07       	cpc	r27, r25
    1948:	11 f5       	brne	.+68     	; 0x198e <Start_Timer+0x6c>
    194a:	02 c0       	rjmp	.+4      	; 0x1950 <Start_Timer+0x2e>
    194c:	20 e0       	ldi	r18, 0x00	; 0
    194e:	30 e0       	ldi	r19, 0x00	; 0
    1950:	f9 01       	movw	r30, r18
    1952:	ee 0f       	add	r30, r30
    1954:	ff 1f       	adc	r31, r31
    1956:	e2 0f       	add	r30, r18
    1958:	f3 1f       	adc	r31, r19
    195a:	ee 0f       	add	r30, r30
    195c:	ff 1f       	adc	r31, r31
    195e:	ee 0f       	add	r30, r30
    1960:	ff 1f       	adc	r31, r31
    1962:	2e 0f       	add	r18, r30
    1964:	3f 1f       	adc	r19, r31
    1966:	f9 01       	movw	r30, r18
    1968:	e5 53       	subi	r30, 0x35	; 53
    196a:	fe 4f       	sbci	r31, 0xFE	; 254
    196c:	81 e0       	ldi	r24, 0x01	; 1
    196e:	84 83       	std	Z+4, r24	; 0x04
    1970:	15 82       	std	Z+5, r1	; 0x05
    1972:	16 82       	std	Z+6, r1	; 0x06
    1974:	17 82       	std	Z+7, r1	; 0x07
    1976:	10 86       	std	Z+8, r1	; 0x08
    1978:	6a 01       	movw	r12, r20
    197a:	7b 01       	movw	r14, r22
    197c:	cc 0c       	add	r12, r12
    197e:	dd 1c       	adc	r13, r13
    1980:	ee 1c       	adc	r14, r14
    1982:	ff 1c       	adc	r15, r15
    1984:	c1 86       	std	Z+9, r12	; 0x09
    1986:	d2 86       	std	Z+10, r13	; 0x0a
    1988:	e3 86       	std	Z+11, r14	; 0x0b
    198a:	f4 86       	std	Z+12, r15	; 0x0c
    198c:	06 c0       	rjmp	.+12     	; 0x199a <Start_Timer+0x78>
    198e:	2f 5f       	subi	r18, 0xFF	; 255
    1990:	3f 4f       	sbci	r19, 0xFF	; 255
    1992:	3d 96       	adiw	r30, 0x0d	; 13
    1994:	28 30       	cpi	r18, 0x08	; 8
    1996:	31 05       	cpc	r19, r1
    1998:	99 f6       	brne	.-90     	; 0x1940 <Start_Timer+0x1e>
    199a:	ff 90       	pop	r15
    199c:	ef 90       	pop	r14
    199e:	df 90       	pop	r13
    19a0:	cf 90       	pop	r12
    19a2:	08 95       	ret

000019a4 <Stop_Timer>:
    19a4:	20 91 cb 01 	lds	r18, 0x01CB	; 0x8001cb <Timers>
    19a8:	30 91 cc 01 	lds	r19, 0x01CC	; 0x8001cc <Timers+0x1>
    19ac:	28 17       	cp	r18, r24
    19ae:	39 07       	cpc	r19, r25
    19b0:	51 f0       	breq	.+20     	; 0x19c6 <Stop_Timer+0x22>
    19b2:	eb ec       	ldi	r30, 0xCB	; 203
    19b4:	f1 e0       	ldi	r31, 0x01	; 1
    19b6:	21 e0       	ldi	r18, 0x01	; 1
    19b8:	30 e0       	ldi	r19, 0x00	; 0
    19ba:	45 85       	ldd	r20, Z+13	; 0x0d
    19bc:	56 85       	ldd	r21, Z+14	; 0x0e
    19be:	48 17       	cp	r20, r24
    19c0:	59 07       	cpc	r21, r25
    19c2:	99 f4       	brne	.+38     	; 0x19ea <Stop_Timer+0x46>
    19c4:	02 c0       	rjmp	.+4      	; 0x19ca <Stop_Timer+0x26>
    19c6:	20 e0       	ldi	r18, 0x00	; 0
    19c8:	30 e0       	ldi	r19, 0x00	; 0
    19ca:	f9 01       	movw	r30, r18
    19cc:	ee 0f       	add	r30, r30
    19ce:	ff 1f       	adc	r31, r31
    19d0:	e2 0f       	add	r30, r18
    19d2:	f3 1f       	adc	r31, r19
    19d4:	ee 0f       	add	r30, r30
    19d6:	ff 1f       	adc	r31, r31
    19d8:	ee 0f       	add	r30, r30
    19da:	ff 1f       	adc	r31, r31
    19dc:	2e 0f       	add	r18, r30
    19de:	3f 1f       	adc	r19, r31
    19e0:	f9 01       	movw	r30, r18
    19e2:	e5 53       	subi	r30, 0x35	; 53
    19e4:	fe 4f       	sbci	r31, 0xFE	; 254
    19e6:	14 82       	std	Z+4, r1	; 0x04
    19e8:	08 95       	ret
    19ea:	2f 5f       	subi	r18, 0xFF	; 255
    19ec:	3f 4f       	sbci	r19, 0xFF	; 255
    19ee:	3d 96       	adiw	r30, 0x0d	; 13
    19f0:	28 30       	cpi	r18, 0x08	; 8
    19f2:	31 05       	cpc	r19, r1
    19f4:	11 f7       	brne	.-60     	; 0x19ba <Stop_Timer+0x16>
    19f6:	08 95       	ret

000019f8 <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
    19f8:	1f 92       	push	r1
    19fa:	0f 92       	push	r0
    19fc:	0f b6       	in	r0, 0x3f	; 63
    19fe:	0f 92       	push	r0
    1a00:	11 24       	eor	r1, r1
    1a02:	ef 92       	push	r14
    1a04:	ff 92       	push	r15
    1a06:	0f 93       	push	r16
    1a08:	1f 93       	push	r17
    1a0a:	2f 93       	push	r18
    1a0c:	3f 93       	push	r19
    1a0e:	4f 93       	push	r20
    1a10:	5f 93       	push	r21
    1a12:	6f 93       	push	r22
    1a14:	7f 93       	push	r23
    1a16:	8f 93       	push	r24
    1a18:	9f 93       	push	r25
    1a1a:	af 93       	push	r26
    1a1c:	bf 93       	push	r27
    1a1e:	cf 93       	push	r28
    1a20:	df 93       	push	r29
    1a22:	ef 93       	push	r30
    1a24:	ff 93       	push	r31
    //      then we will miss interrupts for ticks because they will be 
    //      disabled while we are here. Then we would have to wait for the
    //      timer to roll over which would cause time warp.

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
    1a26:	88 b5       	in	r24, 0x28	; 40
    1a28:	83 58       	subi	r24, 0x83	; 131
    1a2a:	88 bd       	out	0x28, r24	; 40
    1a2c:	0f ec       	ldi	r16, 0xCF	; 207
    1a2e:	11 e0       	ldi	r17, 0x01	; 1
    1a30:	cb ec       	ldi	r28, 0xCB	; 203
    1a32:	d1 e0       	ldi	r29, 0x01	; 1
    1a34:	0f 2e       	mov	r0, r31
    1a36:	f3 e3       	ldi	r31, 0x33	; 51
    1a38:	ef 2e       	mov	r14, r31
    1a3a:	f2 e0       	ldi	r31, 0x02	; 2
    1a3c:	ff 2e       	mov	r15, r31
    1a3e:	f0 2d       	mov	r31, r0
    1a40:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
    1a42:	80 81       	ld	r24, Z
    1a44:	88 23       	and	r24, r24
    1a46:	81 f1       	breq	.+96     	; 0x1aa8 <__vector_10+0xb0>
    1a48:	9e 01       	movw	r18, r28
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
    1a4a:	89 85       	ldd	r24, Y+9	; 0x09
    1a4c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a4e:	ab 85       	ldd	r26, Y+11	; 0x0b
    1a50:	bc 85       	ldd	r27, Y+12	; 0x0c
    1a52:	00 97       	sbiw	r24, 0x00	; 0
    1a54:	a1 05       	cpc	r26, r1
    1a56:	b1 05       	cpc	r27, r1
    1a58:	b9 f0       	breq	.+46     	; 0x1a88 <__vector_10+0x90>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
    1a5a:	4d 81       	ldd	r20, Y+5	; 0x05
    1a5c:	5e 81       	ldd	r21, Y+6	; 0x06
    1a5e:	6f 81       	ldd	r22, Y+7	; 0x07
    1a60:	78 85       	ldd	r23, Y+8	; 0x08
    1a62:	4f 5f       	subi	r20, 0xFF	; 255
    1a64:	5f 4f       	sbci	r21, 0xFF	; 255
    1a66:	6f 4f       	sbci	r22, 0xFF	; 255
    1a68:	7f 4f       	sbci	r23, 0xFF	; 255
    1a6a:	4d 83       	std	Y+5, r20	; 0x05
    1a6c:	5e 83       	std	Y+6, r21	; 0x06
    1a6e:	6f 83       	std	Y+7, r22	; 0x07
    1a70:	78 87       	std	Y+8, r23	; 0x08
                Timers[i].ticks_remaining -= 1;
    1a72:	01 97       	sbiw	r24, 0x01	; 1
    1a74:	a1 09       	sbc	r26, r1
    1a76:	b1 09       	sbc	r27, r1
    1a78:	89 87       	std	Y+9, r24	; 0x09
    1a7a:	9a 87       	std	Y+10, r25	; 0x0a
    1a7c:	ab 87       	std	Y+11, r26	; 0x0b
    1a7e:	bc 87       	std	Y+12, r27	; 0x0c
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
    1a80:	89 2b       	or	r24, r25
    1a82:	8a 2b       	or	r24, r26
    1a84:	8b 2b       	or	r24, r27
    1a86:	81 f4       	brne	.+32     	; 0x1aa8 <__vector_10+0xb0>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
    1a88:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
    1a8a:	d9 01       	movw	r26, r18
    1a8c:	12 96       	adiw	r26, 0x02	; 2
    1a8e:	ed 91       	ld	r30, X+
    1a90:	fc 91       	ld	r31, X
    1a92:	13 97       	sbiw	r26, 0x03	; 3
    1a94:	30 97       	sbiw	r30, 0x00	; 0
    1a96:	41 f0       	breq	.+16     	; 0x1aa8 <__vector_10+0xb0>
                {
                    // Execute callback
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
    1a98:	8d 91       	ld	r24, X+
    1a9a:	9c 91       	ld	r25, X
    1a9c:	dc 01       	movw	r26, r24
    1a9e:	6d 91       	ld	r22, X+
    1aa0:	7d 91       	ld	r23, X+
    1aa2:	8d 91       	ld	r24, X+
    1aa4:	9c 91       	ld	r25, X
    1aa6:	09 95       	icall
    1aa8:	03 5f       	subi	r16, 0xF3	; 243
    1aaa:	1f 4f       	sbci	r17, 0xFF	; 255
    1aac:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    1aae:	ce 15       	cp	r28, r14
    1ab0:	df 05       	cpc	r29, r15
    1ab2:	31 f6       	brne	.-116    	; 0x1a40 <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
    1ab4:	ff 91       	pop	r31
    1ab6:	ef 91       	pop	r30
    1ab8:	df 91       	pop	r29
    1aba:	cf 91       	pop	r28
    1abc:	bf 91       	pop	r27
    1abe:	af 91       	pop	r26
    1ac0:	9f 91       	pop	r25
    1ac2:	8f 91       	pop	r24
    1ac4:	7f 91       	pop	r23
    1ac6:	6f 91       	pop	r22
    1ac8:	5f 91       	pop	r21
    1aca:	4f 91       	pop	r20
    1acc:	3f 91       	pop	r19
    1ace:	2f 91       	pop	r18
    1ad0:	1f 91       	pop	r17
    1ad2:	0f 91       	pop	r16
    1ad4:	ff 90       	pop	r15
    1ad6:	ef 90       	pop	r14
    1ad8:	0f 90       	pop	r0
    1ada:	0f be       	out	0x3f, r0	; 63
    1adc:	0f 90       	pop	r0
    1ade:	1f 90       	pop	r1
    1ae0:	18 95       	reti

00001ae2 <__subsf3>:
    1ae2:	50 58       	subi	r21, 0x80	; 128

00001ae4 <__addsf3>:
    1ae4:	bb 27       	eor	r27, r27
    1ae6:	aa 27       	eor	r26, r26
    1ae8:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <__addsf3x>
    1aec:	0c 94 8a 0e 	jmp	0x1d14	; 0x1d14 <__fp_round>
    1af0:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <__fp_pscA>
    1af4:	38 f0       	brcs	.+14     	; 0x1b04 <__addsf3+0x20>
    1af6:	0e 94 83 0e 	call	0x1d06	; 0x1d06 <__fp_pscB>
    1afa:	20 f0       	brcs	.+8      	; 0x1b04 <__addsf3+0x20>
    1afc:	39 f4       	brne	.+14     	; 0x1b0c <__addsf3+0x28>
    1afe:	9f 3f       	cpi	r25, 0xFF	; 255
    1b00:	19 f4       	brne	.+6      	; 0x1b08 <__addsf3+0x24>
    1b02:	26 f4       	brtc	.+8      	; 0x1b0c <__addsf3+0x28>
    1b04:	0c 94 79 0e 	jmp	0x1cf2	; 0x1cf2 <__fp_nan>
    1b08:	0e f4       	brtc	.+2      	; 0x1b0c <__addsf3+0x28>
    1b0a:	e0 95       	com	r30
    1b0c:	e7 fb       	bst	r30, 7
    1b0e:	0c 94 73 0e 	jmp	0x1ce6	; 0x1ce6 <__fp_inf>

00001b12 <__addsf3x>:
    1b12:	e9 2f       	mov	r30, r25
    1b14:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <__fp_split3>
    1b18:	58 f3       	brcs	.-42     	; 0x1af0 <__addsf3+0xc>
    1b1a:	ba 17       	cp	r27, r26
    1b1c:	62 07       	cpc	r22, r18
    1b1e:	73 07       	cpc	r23, r19
    1b20:	84 07       	cpc	r24, r20
    1b22:	95 07       	cpc	r25, r21
    1b24:	20 f0       	brcs	.+8      	; 0x1b2e <__addsf3x+0x1c>
    1b26:	79 f4       	brne	.+30     	; 0x1b46 <__addsf3x+0x34>
    1b28:	a6 f5       	brtc	.+104    	; 0x1b92 <__addsf3x+0x80>
    1b2a:	0c 94 bd 0e 	jmp	0x1d7a	; 0x1d7a <__fp_zero>
    1b2e:	0e f4       	brtc	.+2      	; 0x1b32 <__addsf3x+0x20>
    1b30:	e0 95       	com	r30
    1b32:	0b 2e       	mov	r0, r27
    1b34:	ba 2f       	mov	r27, r26
    1b36:	a0 2d       	mov	r26, r0
    1b38:	0b 01       	movw	r0, r22
    1b3a:	b9 01       	movw	r22, r18
    1b3c:	90 01       	movw	r18, r0
    1b3e:	0c 01       	movw	r0, r24
    1b40:	ca 01       	movw	r24, r20
    1b42:	a0 01       	movw	r20, r0
    1b44:	11 24       	eor	r1, r1
    1b46:	ff 27       	eor	r31, r31
    1b48:	59 1b       	sub	r21, r25
    1b4a:	99 f0       	breq	.+38     	; 0x1b72 <__addsf3x+0x60>
    1b4c:	59 3f       	cpi	r21, 0xF9	; 249
    1b4e:	50 f4       	brcc	.+20     	; 0x1b64 <__addsf3x+0x52>
    1b50:	50 3e       	cpi	r21, 0xE0	; 224
    1b52:	68 f1       	brcs	.+90     	; 0x1bae <__addsf3x+0x9c>
    1b54:	1a 16       	cp	r1, r26
    1b56:	f0 40       	sbci	r31, 0x00	; 0
    1b58:	a2 2f       	mov	r26, r18
    1b5a:	23 2f       	mov	r18, r19
    1b5c:	34 2f       	mov	r19, r20
    1b5e:	44 27       	eor	r20, r20
    1b60:	58 5f       	subi	r21, 0xF8	; 248
    1b62:	f3 cf       	rjmp	.-26     	; 0x1b4a <__addsf3x+0x38>
    1b64:	46 95       	lsr	r20
    1b66:	37 95       	ror	r19
    1b68:	27 95       	ror	r18
    1b6a:	a7 95       	ror	r26
    1b6c:	f0 40       	sbci	r31, 0x00	; 0
    1b6e:	53 95       	inc	r21
    1b70:	c9 f7       	brne	.-14     	; 0x1b64 <__addsf3x+0x52>
    1b72:	7e f4       	brtc	.+30     	; 0x1b92 <__addsf3x+0x80>
    1b74:	1f 16       	cp	r1, r31
    1b76:	ba 0b       	sbc	r27, r26
    1b78:	62 0b       	sbc	r22, r18
    1b7a:	73 0b       	sbc	r23, r19
    1b7c:	84 0b       	sbc	r24, r20
    1b7e:	ba f0       	brmi	.+46     	; 0x1bae <__addsf3x+0x9c>
    1b80:	91 50       	subi	r25, 0x01	; 1
    1b82:	a1 f0       	breq	.+40     	; 0x1bac <__addsf3x+0x9a>
    1b84:	ff 0f       	add	r31, r31
    1b86:	bb 1f       	adc	r27, r27
    1b88:	66 1f       	adc	r22, r22
    1b8a:	77 1f       	adc	r23, r23
    1b8c:	88 1f       	adc	r24, r24
    1b8e:	c2 f7       	brpl	.-16     	; 0x1b80 <__addsf3x+0x6e>
    1b90:	0e c0       	rjmp	.+28     	; 0x1bae <__addsf3x+0x9c>
    1b92:	ba 0f       	add	r27, r26
    1b94:	62 1f       	adc	r22, r18
    1b96:	73 1f       	adc	r23, r19
    1b98:	84 1f       	adc	r24, r20
    1b9a:	48 f4       	brcc	.+18     	; 0x1bae <__addsf3x+0x9c>
    1b9c:	87 95       	ror	r24
    1b9e:	77 95       	ror	r23
    1ba0:	67 95       	ror	r22
    1ba2:	b7 95       	ror	r27
    1ba4:	f7 95       	ror	r31
    1ba6:	9e 3f       	cpi	r25, 0xFE	; 254
    1ba8:	08 f0       	brcs	.+2      	; 0x1bac <__addsf3x+0x9a>
    1baa:	b0 cf       	rjmp	.-160    	; 0x1b0c <__addsf3+0x28>
    1bac:	93 95       	inc	r25
    1bae:	88 0f       	add	r24, r24
    1bb0:	08 f0       	brcs	.+2      	; 0x1bb4 <__addsf3x+0xa2>
    1bb2:	99 27       	eor	r25, r25
    1bb4:	ee 0f       	add	r30, r30
    1bb6:	97 95       	ror	r25
    1bb8:	87 95       	ror	r24
    1bba:	08 95       	ret

00001bbc <__cmpsf2>:
    1bbc:	0e 94 4f 0e 	call	0x1c9e	; 0x1c9e <__fp_cmp>
    1bc0:	08 f4       	brcc	.+2      	; 0x1bc4 <__cmpsf2+0x8>
    1bc2:	81 e0       	ldi	r24, 0x01	; 1
    1bc4:	08 95       	ret

00001bc6 <__fixunssfsi>:
    1bc6:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <__fp_splitA>
    1bca:	88 f0       	brcs	.+34     	; 0x1bee <__fixunssfsi+0x28>
    1bcc:	9f 57       	subi	r25, 0x7F	; 127
    1bce:	98 f0       	brcs	.+38     	; 0x1bf6 <__fixunssfsi+0x30>
    1bd0:	b9 2f       	mov	r27, r25
    1bd2:	99 27       	eor	r25, r25
    1bd4:	b7 51       	subi	r27, 0x17	; 23
    1bd6:	b0 f0       	brcs	.+44     	; 0x1c04 <__fixunssfsi+0x3e>
    1bd8:	e1 f0       	breq	.+56     	; 0x1c12 <__fixunssfsi+0x4c>
    1bda:	66 0f       	add	r22, r22
    1bdc:	77 1f       	adc	r23, r23
    1bde:	88 1f       	adc	r24, r24
    1be0:	99 1f       	adc	r25, r25
    1be2:	1a f0       	brmi	.+6      	; 0x1bea <__fixunssfsi+0x24>
    1be4:	ba 95       	dec	r27
    1be6:	c9 f7       	brne	.-14     	; 0x1bda <__fixunssfsi+0x14>
    1be8:	14 c0       	rjmp	.+40     	; 0x1c12 <__fixunssfsi+0x4c>
    1bea:	b1 30       	cpi	r27, 0x01	; 1
    1bec:	91 f0       	breq	.+36     	; 0x1c12 <__fixunssfsi+0x4c>
    1bee:	0e 94 bd 0e 	call	0x1d7a	; 0x1d7a <__fp_zero>
    1bf2:	b1 e0       	ldi	r27, 0x01	; 1
    1bf4:	08 95       	ret
    1bf6:	0c 94 bd 0e 	jmp	0x1d7a	; 0x1d7a <__fp_zero>
    1bfa:	67 2f       	mov	r22, r23
    1bfc:	78 2f       	mov	r23, r24
    1bfe:	88 27       	eor	r24, r24
    1c00:	b8 5f       	subi	r27, 0xF8	; 248
    1c02:	39 f0       	breq	.+14     	; 0x1c12 <__fixunssfsi+0x4c>
    1c04:	b9 3f       	cpi	r27, 0xF9	; 249
    1c06:	cc f3       	brlt	.-14     	; 0x1bfa <__fixunssfsi+0x34>
    1c08:	86 95       	lsr	r24
    1c0a:	77 95       	ror	r23
    1c0c:	67 95       	ror	r22
    1c0e:	b3 95       	inc	r27
    1c10:	d9 f7       	brne	.-10     	; 0x1c08 <__fixunssfsi+0x42>
    1c12:	3e f4       	brtc	.+14     	; 0x1c22 <__fixunssfsi+0x5c>
    1c14:	90 95       	com	r25
    1c16:	80 95       	com	r24
    1c18:	70 95       	com	r23
    1c1a:	61 95       	neg	r22
    1c1c:	7f 4f       	sbci	r23, 0xFF	; 255
    1c1e:	8f 4f       	sbci	r24, 0xFF	; 255
    1c20:	9f 4f       	sbci	r25, 0xFF	; 255
    1c22:	08 95       	ret

00001c24 <__floatunsisf>:
    1c24:	e8 94       	clt
    1c26:	09 c0       	rjmp	.+18     	; 0x1c3a <__floatsisf+0x12>

00001c28 <__floatsisf>:
    1c28:	97 fb       	bst	r25, 7
    1c2a:	3e f4       	brtc	.+14     	; 0x1c3a <__floatsisf+0x12>
    1c2c:	90 95       	com	r25
    1c2e:	80 95       	com	r24
    1c30:	70 95       	com	r23
    1c32:	61 95       	neg	r22
    1c34:	7f 4f       	sbci	r23, 0xFF	; 255
    1c36:	8f 4f       	sbci	r24, 0xFF	; 255
    1c38:	9f 4f       	sbci	r25, 0xFF	; 255
    1c3a:	99 23       	and	r25, r25
    1c3c:	a9 f0       	breq	.+42     	; 0x1c68 <__floatsisf+0x40>
    1c3e:	f9 2f       	mov	r31, r25
    1c40:	96 e9       	ldi	r25, 0x96	; 150
    1c42:	bb 27       	eor	r27, r27
    1c44:	93 95       	inc	r25
    1c46:	f6 95       	lsr	r31
    1c48:	87 95       	ror	r24
    1c4a:	77 95       	ror	r23
    1c4c:	67 95       	ror	r22
    1c4e:	b7 95       	ror	r27
    1c50:	f1 11       	cpse	r31, r1
    1c52:	f8 cf       	rjmp	.-16     	; 0x1c44 <__floatsisf+0x1c>
    1c54:	fa f4       	brpl	.+62     	; 0x1c94 <__floatsisf+0x6c>
    1c56:	bb 0f       	add	r27, r27
    1c58:	11 f4       	brne	.+4      	; 0x1c5e <__floatsisf+0x36>
    1c5a:	60 ff       	sbrs	r22, 0
    1c5c:	1b c0       	rjmp	.+54     	; 0x1c94 <__floatsisf+0x6c>
    1c5e:	6f 5f       	subi	r22, 0xFF	; 255
    1c60:	7f 4f       	sbci	r23, 0xFF	; 255
    1c62:	8f 4f       	sbci	r24, 0xFF	; 255
    1c64:	9f 4f       	sbci	r25, 0xFF	; 255
    1c66:	16 c0       	rjmp	.+44     	; 0x1c94 <__floatsisf+0x6c>
    1c68:	88 23       	and	r24, r24
    1c6a:	11 f0       	breq	.+4      	; 0x1c70 <__floatsisf+0x48>
    1c6c:	96 e9       	ldi	r25, 0x96	; 150
    1c6e:	11 c0       	rjmp	.+34     	; 0x1c92 <__floatsisf+0x6a>
    1c70:	77 23       	and	r23, r23
    1c72:	21 f0       	breq	.+8      	; 0x1c7c <__floatsisf+0x54>
    1c74:	9e e8       	ldi	r25, 0x8E	; 142
    1c76:	87 2f       	mov	r24, r23
    1c78:	76 2f       	mov	r23, r22
    1c7a:	05 c0       	rjmp	.+10     	; 0x1c86 <__floatsisf+0x5e>
    1c7c:	66 23       	and	r22, r22
    1c7e:	71 f0       	breq	.+28     	; 0x1c9c <__floatsisf+0x74>
    1c80:	96 e8       	ldi	r25, 0x86	; 134
    1c82:	86 2f       	mov	r24, r22
    1c84:	70 e0       	ldi	r23, 0x00	; 0
    1c86:	60 e0       	ldi	r22, 0x00	; 0
    1c88:	2a f0       	brmi	.+10     	; 0x1c94 <__floatsisf+0x6c>
    1c8a:	9a 95       	dec	r25
    1c8c:	66 0f       	add	r22, r22
    1c8e:	77 1f       	adc	r23, r23
    1c90:	88 1f       	adc	r24, r24
    1c92:	da f7       	brpl	.-10     	; 0x1c8a <__floatsisf+0x62>
    1c94:	88 0f       	add	r24, r24
    1c96:	96 95       	lsr	r25
    1c98:	87 95       	ror	r24
    1c9a:	97 f9       	bld	r25, 7
    1c9c:	08 95       	ret

00001c9e <__fp_cmp>:
    1c9e:	99 0f       	add	r25, r25
    1ca0:	00 08       	sbc	r0, r0
    1ca2:	55 0f       	add	r21, r21
    1ca4:	aa 0b       	sbc	r26, r26
    1ca6:	e0 e8       	ldi	r30, 0x80	; 128
    1ca8:	fe ef       	ldi	r31, 0xFE	; 254
    1caa:	16 16       	cp	r1, r22
    1cac:	17 06       	cpc	r1, r23
    1cae:	e8 07       	cpc	r30, r24
    1cb0:	f9 07       	cpc	r31, r25
    1cb2:	c0 f0       	brcs	.+48     	; 0x1ce4 <__fp_cmp+0x46>
    1cb4:	12 16       	cp	r1, r18
    1cb6:	13 06       	cpc	r1, r19
    1cb8:	e4 07       	cpc	r30, r20
    1cba:	f5 07       	cpc	r31, r21
    1cbc:	98 f0       	brcs	.+38     	; 0x1ce4 <__fp_cmp+0x46>
    1cbe:	62 1b       	sub	r22, r18
    1cc0:	73 0b       	sbc	r23, r19
    1cc2:	84 0b       	sbc	r24, r20
    1cc4:	95 0b       	sbc	r25, r21
    1cc6:	39 f4       	brne	.+14     	; 0x1cd6 <__fp_cmp+0x38>
    1cc8:	0a 26       	eor	r0, r26
    1cca:	61 f0       	breq	.+24     	; 0x1ce4 <__fp_cmp+0x46>
    1ccc:	23 2b       	or	r18, r19
    1cce:	24 2b       	or	r18, r20
    1cd0:	25 2b       	or	r18, r21
    1cd2:	21 f4       	brne	.+8      	; 0x1cdc <__fp_cmp+0x3e>
    1cd4:	08 95       	ret
    1cd6:	0a 26       	eor	r0, r26
    1cd8:	09 f4       	brne	.+2      	; 0x1cdc <__fp_cmp+0x3e>
    1cda:	a1 40       	sbci	r26, 0x01	; 1
    1cdc:	a6 95       	lsr	r26
    1cde:	8f ef       	ldi	r24, 0xFF	; 255
    1ce0:	81 1d       	adc	r24, r1
    1ce2:	81 1d       	adc	r24, r1
    1ce4:	08 95       	ret

00001ce6 <__fp_inf>:
    1ce6:	97 f9       	bld	r25, 7
    1ce8:	9f 67       	ori	r25, 0x7F	; 127
    1cea:	80 e8       	ldi	r24, 0x80	; 128
    1cec:	70 e0       	ldi	r23, 0x00	; 0
    1cee:	60 e0       	ldi	r22, 0x00	; 0
    1cf0:	08 95       	ret

00001cf2 <__fp_nan>:
    1cf2:	9f ef       	ldi	r25, 0xFF	; 255
    1cf4:	80 ec       	ldi	r24, 0xC0	; 192
    1cf6:	08 95       	ret

00001cf8 <__fp_pscA>:
    1cf8:	00 24       	eor	r0, r0
    1cfa:	0a 94       	dec	r0
    1cfc:	16 16       	cp	r1, r22
    1cfe:	17 06       	cpc	r1, r23
    1d00:	18 06       	cpc	r1, r24
    1d02:	09 06       	cpc	r0, r25
    1d04:	08 95       	ret

00001d06 <__fp_pscB>:
    1d06:	00 24       	eor	r0, r0
    1d08:	0a 94       	dec	r0
    1d0a:	12 16       	cp	r1, r18
    1d0c:	13 06       	cpc	r1, r19
    1d0e:	14 06       	cpc	r1, r20
    1d10:	05 06       	cpc	r0, r21
    1d12:	08 95       	ret

00001d14 <__fp_round>:
    1d14:	09 2e       	mov	r0, r25
    1d16:	03 94       	inc	r0
    1d18:	00 0c       	add	r0, r0
    1d1a:	11 f4       	brne	.+4      	; 0x1d20 <__fp_round+0xc>
    1d1c:	88 23       	and	r24, r24
    1d1e:	52 f0       	brmi	.+20     	; 0x1d34 <__fp_round+0x20>
    1d20:	bb 0f       	add	r27, r27
    1d22:	40 f4       	brcc	.+16     	; 0x1d34 <__fp_round+0x20>
    1d24:	bf 2b       	or	r27, r31
    1d26:	11 f4       	brne	.+4      	; 0x1d2c <__fp_round+0x18>
    1d28:	60 ff       	sbrs	r22, 0
    1d2a:	04 c0       	rjmp	.+8      	; 0x1d34 <__fp_round+0x20>
    1d2c:	6f 5f       	subi	r22, 0xFF	; 255
    1d2e:	7f 4f       	sbci	r23, 0xFF	; 255
    1d30:	8f 4f       	sbci	r24, 0xFF	; 255
    1d32:	9f 4f       	sbci	r25, 0xFF	; 255
    1d34:	08 95       	ret

00001d36 <__fp_split3>:
    1d36:	57 fd       	sbrc	r21, 7
    1d38:	90 58       	subi	r25, 0x80	; 128
    1d3a:	44 0f       	add	r20, r20
    1d3c:	55 1f       	adc	r21, r21
    1d3e:	59 f0       	breq	.+22     	; 0x1d56 <__fp_splitA+0x10>
    1d40:	5f 3f       	cpi	r21, 0xFF	; 255
    1d42:	71 f0       	breq	.+28     	; 0x1d60 <__fp_splitA+0x1a>
    1d44:	47 95       	ror	r20

00001d46 <__fp_splitA>:
    1d46:	88 0f       	add	r24, r24
    1d48:	97 fb       	bst	r25, 7
    1d4a:	99 1f       	adc	r25, r25
    1d4c:	61 f0       	breq	.+24     	; 0x1d66 <__fp_splitA+0x20>
    1d4e:	9f 3f       	cpi	r25, 0xFF	; 255
    1d50:	79 f0       	breq	.+30     	; 0x1d70 <__fp_splitA+0x2a>
    1d52:	87 95       	ror	r24
    1d54:	08 95       	ret
    1d56:	12 16       	cp	r1, r18
    1d58:	13 06       	cpc	r1, r19
    1d5a:	14 06       	cpc	r1, r20
    1d5c:	55 1f       	adc	r21, r21
    1d5e:	f2 cf       	rjmp	.-28     	; 0x1d44 <__fp_split3+0xe>
    1d60:	46 95       	lsr	r20
    1d62:	f1 df       	rcall	.-30     	; 0x1d46 <__fp_splitA>
    1d64:	08 c0       	rjmp	.+16     	; 0x1d76 <__fp_splitA+0x30>
    1d66:	16 16       	cp	r1, r22
    1d68:	17 06       	cpc	r1, r23
    1d6a:	18 06       	cpc	r1, r24
    1d6c:	99 1f       	adc	r25, r25
    1d6e:	f1 cf       	rjmp	.-30     	; 0x1d52 <__fp_splitA+0xc>
    1d70:	86 95       	lsr	r24
    1d72:	71 05       	cpc	r23, r1
    1d74:	61 05       	cpc	r22, r1
    1d76:	08 94       	sec
    1d78:	08 95       	ret

00001d7a <__fp_zero>:
    1d7a:	e8 94       	clt

00001d7c <__fp_szero>:
    1d7c:	bb 27       	eor	r27, r27
    1d7e:	66 27       	eor	r22, r22
    1d80:	77 27       	eor	r23, r23
    1d82:	cb 01       	movw	r24, r22
    1d84:	97 f9       	bld	r25, 7
    1d86:	08 95       	ret

00001d88 <__gesf2>:
    1d88:	0e 94 4f 0e 	call	0x1c9e	; 0x1c9e <__fp_cmp>
    1d8c:	08 f4       	brcc	.+2      	; 0x1d90 <__gesf2+0x8>
    1d8e:	8f ef       	ldi	r24, 0xFF	; 255
    1d90:	08 95       	ret

00001d92 <__mulsf3>:
    1d92:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <__mulsf3x>
    1d96:	0c 94 8a 0e 	jmp	0x1d14	; 0x1d14 <__fp_round>
    1d9a:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <__fp_pscA>
    1d9e:	38 f0       	brcs	.+14     	; 0x1dae <__mulsf3+0x1c>
    1da0:	0e 94 83 0e 	call	0x1d06	; 0x1d06 <__fp_pscB>
    1da4:	20 f0       	brcs	.+8      	; 0x1dae <__mulsf3+0x1c>
    1da6:	95 23       	and	r25, r21
    1da8:	11 f0       	breq	.+4      	; 0x1dae <__mulsf3+0x1c>
    1daa:	0c 94 73 0e 	jmp	0x1ce6	; 0x1ce6 <__fp_inf>
    1dae:	0c 94 79 0e 	jmp	0x1cf2	; 0x1cf2 <__fp_nan>
    1db2:	0c 94 be 0e 	jmp	0x1d7c	; 0x1d7c <__fp_szero>

00001db6 <__mulsf3x>:
    1db6:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <__fp_split3>
    1dba:	78 f3       	brcs	.-34     	; 0x1d9a <__mulsf3+0x8>

00001dbc <__mulsf3_pse>:
    1dbc:	99 23       	and	r25, r25
    1dbe:	c9 f3       	breq	.-14     	; 0x1db2 <__mulsf3+0x20>
    1dc0:	55 23       	and	r21, r21
    1dc2:	b9 f3       	breq	.-18     	; 0x1db2 <__mulsf3+0x20>
    1dc4:	95 0f       	add	r25, r21
    1dc6:	50 e0       	ldi	r21, 0x00	; 0
    1dc8:	55 1f       	adc	r21, r21
    1dca:	aa 27       	eor	r26, r26
    1dcc:	ee 27       	eor	r30, r30
    1dce:	ff 27       	eor	r31, r31
    1dd0:	bb 27       	eor	r27, r27
    1dd2:	00 24       	eor	r0, r0
    1dd4:	08 94       	sec
    1dd6:	67 95       	ror	r22
    1dd8:	20 f4       	brcc	.+8      	; 0x1de2 <__mulsf3_pse+0x26>
    1dda:	e2 0f       	add	r30, r18
    1ddc:	f3 1f       	adc	r31, r19
    1dde:	b4 1f       	adc	r27, r20
    1de0:	0a 1e       	adc	r0, r26
    1de2:	22 0f       	add	r18, r18
    1de4:	33 1f       	adc	r19, r19
    1de6:	44 1f       	adc	r20, r20
    1de8:	aa 1f       	adc	r26, r26
    1dea:	66 95       	lsr	r22
    1dec:	a9 f7       	brne	.-22     	; 0x1dd8 <__mulsf3_pse+0x1c>
    1dee:	77 95       	ror	r23
    1df0:	30 f4       	brcc	.+12     	; 0x1dfe <__mulsf3_pse+0x42>
    1df2:	f3 0f       	add	r31, r19
    1df4:	b4 1f       	adc	r27, r20
    1df6:	0a 1e       	adc	r0, r26
    1df8:	12 1e       	adc	r1, r18
    1dfa:	08 f4       	brcc	.+2      	; 0x1dfe <__mulsf3_pse+0x42>
    1dfc:	63 95       	inc	r22
    1dfe:	33 0f       	add	r19, r19
    1e00:	44 1f       	adc	r20, r20
    1e02:	aa 1f       	adc	r26, r26
    1e04:	22 1f       	adc	r18, r18
    1e06:	76 95       	lsr	r23
    1e08:	99 f7       	brne	.-26     	; 0x1df0 <__mulsf3_pse+0x34>
    1e0a:	87 95       	ror	r24
    1e0c:	20 f4       	brcc	.+8      	; 0x1e16 <__mulsf3_pse+0x5a>
    1e0e:	b4 0f       	add	r27, r20
    1e10:	0a 1e       	adc	r0, r26
    1e12:	12 1e       	adc	r1, r18
    1e14:	63 1f       	adc	r22, r19
    1e16:	44 0f       	add	r20, r20
    1e18:	aa 1f       	adc	r26, r26
    1e1a:	22 1f       	adc	r18, r18
    1e1c:	33 1f       	adc	r19, r19
    1e1e:	86 95       	lsr	r24
    1e20:	a9 f7       	brne	.-22     	; 0x1e0c <__mulsf3_pse+0x50>
    1e22:	86 2f       	mov	r24, r22
    1e24:	71 2d       	mov	r23, r1
    1e26:	60 2d       	mov	r22, r0
    1e28:	11 24       	eor	r1, r1
    1e2a:	9f 57       	subi	r25, 0x7F	; 127
    1e2c:	50 40       	sbci	r21, 0x00	; 0
    1e2e:	9a f0       	brmi	.+38     	; 0x1e56 <__mulsf3_pse+0x9a>
    1e30:	f1 f0       	breq	.+60     	; 0x1e6e <__mulsf3_pse+0xb2>
    1e32:	88 23       	and	r24, r24
    1e34:	4a f0       	brmi	.+18     	; 0x1e48 <__mulsf3_pse+0x8c>
    1e36:	ee 0f       	add	r30, r30
    1e38:	ff 1f       	adc	r31, r31
    1e3a:	bb 1f       	adc	r27, r27
    1e3c:	66 1f       	adc	r22, r22
    1e3e:	77 1f       	adc	r23, r23
    1e40:	88 1f       	adc	r24, r24
    1e42:	91 50       	subi	r25, 0x01	; 1
    1e44:	50 40       	sbci	r21, 0x00	; 0
    1e46:	a9 f7       	brne	.-22     	; 0x1e32 <__mulsf3_pse+0x76>
    1e48:	9e 3f       	cpi	r25, 0xFE	; 254
    1e4a:	51 05       	cpc	r21, r1
    1e4c:	80 f0       	brcs	.+32     	; 0x1e6e <__mulsf3_pse+0xb2>
    1e4e:	0c 94 73 0e 	jmp	0x1ce6	; 0x1ce6 <__fp_inf>
    1e52:	0c 94 be 0e 	jmp	0x1d7c	; 0x1d7c <__fp_szero>
    1e56:	5f 3f       	cpi	r21, 0xFF	; 255
    1e58:	e4 f3       	brlt	.-8      	; 0x1e52 <__mulsf3_pse+0x96>
    1e5a:	98 3e       	cpi	r25, 0xE8	; 232
    1e5c:	d4 f3       	brlt	.-12     	; 0x1e52 <__mulsf3_pse+0x96>
    1e5e:	86 95       	lsr	r24
    1e60:	77 95       	ror	r23
    1e62:	67 95       	ror	r22
    1e64:	b7 95       	ror	r27
    1e66:	f7 95       	ror	r31
    1e68:	e7 95       	ror	r30
    1e6a:	9f 5f       	subi	r25, 0xFF	; 255
    1e6c:	c1 f7       	brne	.-16     	; 0x1e5e <__mulsf3_pse+0xa2>
    1e6e:	fe 2b       	or	r31, r30
    1e70:	88 0f       	add	r24, r24
    1e72:	91 1d       	adc	r25, r1
    1e74:	96 95       	lsr	r25
    1e76:	87 95       	ror	r24
    1e78:	97 f9       	bld	r25, 7
    1e7a:	08 95       	ret

00001e7c <__mulhi3>:
    1e7c:	00 24       	eor	r0, r0
    1e7e:	55 27       	eor	r21, r21
    1e80:	04 c0       	rjmp	.+8      	; 0x1e8a <__mulhi3+0xe>
    1e82:	08 0e       	add	r0, r24
    1e84:	59 1f       	adc	r21, r25
    1e86:	88 0f       	add	r24, r24
    1e88:	99 1f       	adc	r25, r25
    1e8a:	00 97       	sbiw	r24, 0x00	; 0
    1e8c:	29 f0       	breq	.+10     	; 0x1e98 <__mulhi3+0x1c>
    1e8e:	76 95       	lsr	r23
    1e90:	67 95       	ror	r22
    1e92:	b8 f3       	brcs	.-18     	; 0x1e82 <__mulhi3+0x6>
    1e94:	71 05       	cpc	r23, r1
    1e96:	b9 f7       	brne	.-18     	; 0x1e86 <__mulhi3+0xa>
    1e98:	80 2d       	mov	r24, r0
    1e9a:	95 2f       	mov	r25, r21
    1e9c:	08 95       	ret

00001e9e <__udivmodhi4>:
    1e9e:	aa 1b       	sub	r26, r26
    1ea0:	bb 1b       	sub	r27, r27
    1ea2:	51 e1       	ldi	r21, 0x11	; 17
    1ea4:	07 c0       	rjmp	.+14     	; 0x1eb4 <__udivmodhi4_ep>

00001ea6 <__udivmodhi4_loop>:
    1ea6:	aa 1f       	adc	r26, r26
    1ea8:	bb 1f       	adc	r27, r27
    1eaa:	a6 17       	cp	r26, r22
    1eac:	b7 07       	cpc	r27, r23
    1eae:	10 f0       	brcs	.+4      	; 0x1eb4 <__udivmodhi4_ep>
    1eb0:	a6 1b       	sub	r26, r22
    1eb2:	b7 0b       	sbc	r27, r23

00001eb4 <__udivmodhi4_ep>:
    1eb4:	88 1f       	adc	r24, r24
    1eb6:	99 1f       	adc	r25, r25
    1eb8:	5a 95       	dec	r21
    1eba:	a9 f7       	brne	.-22     	; 0x1ea6 <__udivmodhi4_loop>
    1ebc:	80 95       	com	r24
    1ebe:	90 95       	com	r25
    1ec0:	bc 01       	movw	r22, r24
    1ec2:	cd 01       	movw	r24, r26
    1ec4:	08 95       	ret

00001ec6 <__udivmodsi4>:
    1ec6:	a1 e2       	ldi	r26, 0x21	; 33
    1ec8:	1a 2e       	mov	r1, r26
    1eca:	aa 1b       	sub	r26, r26
    1ecc:	bb 1b       	sub	r27, r27
    1ece:	fd 01       	movw	r30, r26
    1ed0:	0d c0       	rjmp	.+26     	; 0x1eec <__udivmodsi4_ep>

00001ed2 <__udivmodsi4_loop>:
    1ed2:	aa 1f       	adc	r26, r26
    1ed4:	bb 1f       	adc	r27, r27
    1ed6:	ee 1f       	adc	r30, r30
    1ed8:	ff 1f       	adc	r31, r31
    1eda:	a2 17       	cp	r26, r18
    1edc:	b3 07       	cpc	r27, r19
    1ede:	e4 07       	cpc	r30, r20
    1ee0:	f5 07       	cpc	r31, r21
    1ee2:	20 f0       	brcs	.+8      	; 0x1eec <__udivmodsi4_ep>
    1ee4:	a2 1b       	sub	r26, r18
    1ee6:	b3 0b       	sbc	r27, r19
    1ee8:	e4 0b       	sbc	r30, r20
    1eea:	f5 0b       	sbc	r31, r21

00001eec <__udivmodsi4_ep>:
    1eec:	66 1f       	adc	r22, r22
    1eee:	77 1f       	adc	r23, r23
    1ef0:	88 1f       	adc	r24, r24
    1ef2:	99 1f       	adc	r25, r25
    1ef4:	1a 94       	dec	r1
    1ef6:	69 f7       	brne	.-38     	; 0x1ed2 <__udivmodsi4_loop>
    1ef8:	60 95       	com	r22
    1efa:	70 95       	com	r23
    1efc:	80 95       	com	r24
    1efe:	90 95       	com	r25
    1f00:	9b 01       	movw	r18, r22
    1f02:	ac 01       	movw	r20, r24
    1f04:	bd 01       	movw	r22, r26
    1f06:	cf 01       	movw	r24, r30
    1f08:	08 95       	ret

00001f0a <__mulsidi3>:
    1f0a:	68 94       	set
    1f0c:	00 13       	cpse	r16, r16

00001f0e <__umulsidi3>:
    1f0e:	e8 94       	clt
    1f10:	a0 e0       	ldi	r26, 0x00	; 0
    1f12:	b0 e0       	ldi	r27, 0x00	; 0
    1f14:	ee e8       	ldi	r30, 0x8E	; 142
    1f16:	ff e0       	ldi	r31, 0x0F	; 15
    1f18:	0c 94 ad 0f 	jmp	0x1f5a	; 0x1f5a <__prologue_saves__+0x10>
    1f1c:	ef ef       	ldi	r30, 0xFF	; 255
    1f1e:	e7 f9       	bld	r30, 7
    1f20:	59 01       	movw	r10, r18
    1f22:	6a 01       	movw	r12, r20
    1f24:	5e 23       	and	r21, r30
    1f26:	55 0f       	add	r21, r21
    1f28:	ee 08       	sbc	r14, r14
    1f2a:	fe 2c       	mov	r15, r14
    1f2c:	87 01       	movw	r16, r14
    1f2e:	9b 01       	movw	r18, r22
    1f30:	ac 01       	movw	r20, r24
    1f32:	9e 23       	and	r25, r30
    1f34:	99 0f       	add	r25, r25
    1f36:	66 0b       	sbc	r22, r22
    1f38:	76 2f       	mov	r23, r22
    1f3a:	cb 01       	movw	r24, r22
    1f3c:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <__muldi3>
    1f40:	cd b7       	in	r28, 0x3d	; 61
    1f42:	de b7       	in	r29, 0x3e	; 62
    1f44:	ea e0       	ldi	r30, 0x0A	; 10
    1f46:	0c 94 c9 0f 	jmp	0x1f92	; 0x1f92 <__epilogue_restores__+0x10>

00001f4a <__prologue_saves__>:
    1f4a:	2f 92       	push	r2
    1f4c:	3f 92       	push	r3
    1f4e:	4f 92       	push	r4
    1f50:	5f 92       	push	r5
    1f52:	6f 92       	push	r6
    1f54:	7f 92       	push	r7
    1f56:	8f 92       	push	r8
    1f58:	9f 92       	push	r9
    1f5a:	af 92       	push	r10
    1f5c:	bf 92       	push	r11
    1f5e:	cf 92       	push	r12
    1f60:	df 92       	push	r13
    1f62:	ef 92       	push	r14
    1f64:	ff 92       	push	r15
    1f66:	0f 93       	push	r16
    1f68:	1f 93       	push	r17
    1f6a:	cf 93       	push	r28
    1f6c:	df 93       	push	r29
    1f6e:	cd b7       	in	r28, 0x3d	; 61
    1f70:	de b7       	in	r29, 0x3e	; 62
    1f72:	ca 1b       	sub	r28, r26
    1f74:	db 0b       	sbc	r29, r27
    1f76:	0f b6       	in	r0, 0x3f	; 63
    1f78:	f8 94       	cli
    1f7a:	de bf       	out	0x3e, r29	; 62
    1f7c:	0f be       	out	0x3f, r0	; 63
    1f7e:	cd bf       	out	0x3d, r28	; 61
    1f80:	09 94       	ijmp

00001f82 <__epilogue_restores__>:
    1f82:	2a 88       	ldd	r2, Y+18	; 0x12
    1f84:	39 88       	ldd	r3, Y+17	; 0x11
    1f86:	48 88       	ldd	r4, Y+16	; 0x10
    1f88:	5f 84       	ldd	r5, Y+15	; 0x0f
    1f8a:	6e 84       	ldd	r6, Y+14	; 0x0e
    1f8c:	7d 84       	ldd	r7, Y+13	; 0x0d
    1f8e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1f90:	9b 84       	ldd	r9, Y+11	; 0x0b
    1f92:	aa 84       	ldd	r10, Y+10	; 0x0a
    1f94:	b9 84       	ldd	r11, Y+9	; 0x09
    1f96:	c8 84       	ldd	r12, Y+8	; 0x08
    1f98:	df 80       	ldd	r13, Y+7	; 0x07
    1f9a:	ee 80       	ldd	r14, Y+6	; 0x06
    1f9c:	fd 80       	ldd	r15, Y+5	; 0x05
    1f9e:	0c 81       	ldd	r16, Y+4	; 0x04
    1fa0:	1b 81       	ldd	r17, Y+3	; 0x03
    1fa2:	aa 81       	ldd	r26, Y+2	; 0x02
    1fa4:	b9 81       	ldd	r27, Y+1	; 0x01
    1fa6:	ce 0f       	add	r28, r30
    1fa8:	d1 1d       	adc	r29, r1
    1faa:	0f b6       	in	r0, 0x3f	; 63
    1fac:	f8 94       	cli
    1fae:	de bf       	out	0x3e, r29	; 62
    1fb0:	0f be       	out	0x3f, r0	; 63
    1fb2:	cd bf       	out	0x3d, r28	; 61
    1fb4:	ed 01       	movw	r28, r26
    1fb6:	08 95       	ret

00001fb8 <__muldi3>:
    1fb8:	df 93       	push	r29
    1fba:	cf 93       	push	r28
    1fbc:	9f 92       	push	r9
    1fbe:	a0 e4       	ldi	r26, 0x40	; 64
    1fc0:	9a 2e       	mov	r9, r26
    1fc2:	00 24       	eor	r0, r0
    1fc4:	d0 01       	movw	r26, r0
    1fc6:	e0 01       	movw	r28, r0
    1fc8:	f0 01       	movw	r30, r0
    1fca:	16 95       	lsr	r17
    1fcc:	07 95       	ror	r16
    1fce:	f7 94       	ror	r15
    1fd0:	e7 94       	ror	r14
    1fd2:	d7 94       	ror	r13
    1fd4:	c7 94       	ror	r12
    1fd6:	b7 94       	ror	r11
    1fd8:	a7 94       	ror	r10
    1fda:	48 f4       	brcc	.+18     	; 0x1fee <__muldi3+0x36>
    1fdc:	10 68       	ori	r17, 0x80	; 128
    1fde:	a2 0f       	add	r26, r18
    1fe0:	b3 1f       	adc	r27, r19
    1fe2:	c4 1f       	adc	r28, r20
    1fe4:	d5 1f       	adc	r29, r21
    1fe6:	e6 1f       	adc	r30, r22
    1fe8:	f7 1f       	adc	r31, r23
    1fea:	08 1e       	adc	r0, r24
    1fec:	19 1e       	adc	r1, r25
    1fee:	22 0f       	add	r18, r18
    1ff0:	33 1f       	adc	r19, r19
    1ff2:	44 1f       	adc	r20, r20
    1ff4:	55 1f       	adc	r21, r21
    1ff6:	66 1f       	adc	r22, r22
    1ff8:	77 1f       	adc	r23, r23
    1ffa:	88 1f       	adc	r24, r24
    1ffc:	99 1f       	adc	r25, r25
    1ffe:	9a 94       	dec	r9
    2000:	21 f7       	brne	.-56     	; 0x1fca <__muldi3+0x12>
    2002:	9d 01       	movw	r18, r26
    2004:	ae 01       	movw	r20, r28
    2006:	bf 01       	movw	r22, r30
    2008:	c0 01       	movw	r24, r0
    200a:	11 24       	eor	r1, r1
    200c:	9f 90       	pop	r9
    200e:	cf 91       	pop	r28
    2010:	df 91       	pop	r29
    2012:	08 95       	ret

00002014 <memcpy_P>:
    2014:	fb 01       	movw	r30, r22
    2016:	dc 01       	movw	r26, r24
    2018:	02 c0       	rjmp	.+4      	; 0x201e <memcpy_P+0xa>
    201a:	05 90       	lpm	r0, Z+
    201c:	0d 92       	st	X+, r0
    201e:	41 50       	subi	r20, 0x01	; 1
    2020:	50 40       	sbci	r21, 0x00	; 0
    2022:	d8 f7       	brcc	.-10     	; 0x201a <memcpy_P+0x6>
    2024:	08 95       	ret

00002026 <_exit>:
    2026:	f8 94       	cli

00002028 <__stop_program>:
    2028:	ff cf       	rjmp	.-2      	; 0x2028 <__stop_program>
