{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684834436918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684834436925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 17:33:56 2023 " "Processing started: Tue May 23 17:33:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684834436925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834436925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9test -c Lab9test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9test -c Lab9test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834436925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684834437643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684834437643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map1.sv 2 2 " "Found 2 design units, including 2 entities, in source file map1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map1 " "Found entity 1: map1" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446582 ""} { "Info" "ISGN_ENTITY_NAME" "2 map1_rom " "Found entity 2: map1_rom" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446954 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684834446954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446954 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(226) " "Verilog HDL information at vga_text_avl_interface.sv(226): always construct contains both blocking and non-blocking assignments" {  } { { "vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/vga_text_avl_interface.sv" 226 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684834446954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/vga_text_avl_interface.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684834446964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/lab9_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/lab9_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc " "Found entity 1: lab9_soc" {  } { { "lab9_soc/synthesis/lab9_soc.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_irq_mapper " "Found entity 1: lab9_soc_irq_mapper" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0 " "Found entity 1: lab9_soc_mm_interconnect_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446994 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834446994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834446994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_004_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447014 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_004 " "Found entity 2: lab9_soc_mm_interconnect_0_router_004" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447014 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_002 " "Found entity 2: lab9_soc_mm_interconnect_0_router_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447014 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_001 " "Found entity 2: lab9_soc_mm_interconnect_0_router_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447014 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router " "Found entity 2: lab9_soc_mm_interconnect_0_router" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sysid_qsys_0 " "Found entity 1: lab9_soc_sysid_qsys_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab9_soc_sdram_pll_dffpipe_l2c" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447034 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab9_soc_sdram_pll_stdsync_sv6" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447034 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab9_soc_sdram_pll_altpll_lqa2" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447034 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_sdram_pll " "Found entity 4: lab9_soc_sdram_pll" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sdram_input_efifo_module " "Found entity 1: lab9_soc_sdram_input_efifo_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447044 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_sdram " "Found entity 2: lab9_soc_sdram" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_data " "Found entity 1: lab9_soc_otg_hpi_data" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_cs " "Found entity 1: lab9_soc_otg_hpi_cs" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_address " "Found entity 1: lab9_soc_otg_hpi_address" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_onchip_memory2_0 " "Found entity 1: lab9_soc_onchip_memory2_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0 " "Found entity 1: lab9_soc_nios2_gen2_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab9_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab9_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab9_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab9_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab9_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab9_soc_nios2_gen2_0_cpu " "Found entity 21: lab9_soc_nios2_gen2_0_cpu" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_keycode " "Found entity 1: lab9_soc_keycode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_keycode.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab9_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447084 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab9_soc_jtag_uart_0_scfifo_w" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447084 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab9_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447084 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab9_soc_jtag_uart_0_scfifo_r" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447084 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab9_soc_jtag_uart_0 " "Found entity 5: lab9_soc_jtag_uart_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447084 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(226) " "Verilog HDL information at vga_text_avl_interface.sv(226): always construct contains both blocking and non-blocking assignments" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 226 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684834447084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "title.sv 2 2 " "Found 2 design units, including 2 entities, in source file title.sv" { { "Info" "ISGN_ENTITY_NAME" "1 title " "Found entity 1: title" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447084 ""} { "Info" "ISGN_ENTITY_NAME" "2 title_rom " "Found entity 2: title_rom" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frisk.sv 11 11 " "Found 11 design units, including 11 entities, in source file frisk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frisk_move " "Found entity 1: frisk_move" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""} { "Info" "ISGN_ENTITY_NAME" "2 frisk1_rom " "Found entity 2: frisk1_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""} { "Info" "ISGN_ENTITY_NAME" "3 frisk2_rom " "Found entity 3: frisk2_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""} { "Info" "ISGN_ENTITY_NAME" "4 frisk3_rom " "Found entity 4: frisk3_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""} { "Info" "ISGN_ENTITY_NAME" "5 frisk4_rom " "Found entity 5: frisk4_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""} { "Info" "ISGN_ENTITY_NAME" "6 frisk5_rom " "Found entity 6: frisk5_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""} { "Info" "ISGN_ENTITY_NAME" "7 frisk6_rom " "Found entity 7: frisk6_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""} { "Info" "ISGN_ENTITY_NAME" "8 frisk7_rom " "Found entity 8: frisk7_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""} { "Info" "ISGN_ENTITY_NAME" "9 frisk8_rom " "Found entity 9: frisk8_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""} { "Info" "ISGN_ENTITY_NAME" "10 frisk9_rom " "Found entity 10: frisk9_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""} { "Info" "ISGN_ENTITY_NAME" "11 frisk10_rom " "Found entity 11: frisk10_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state.sv 1 1 " "Found 1 design units, including 1 entities, in source file state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "state.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "intro.sv(23) " "Verilog HDL information at intro.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684834447105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intro.sv 17 17 " "Found 17 design units, including 17 entities, in source file intro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro " "Found entity 1: intro" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro1_rom " "Found entity 2: intro1_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "3 intro2_rom " "Found entity 3: intro2_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "4 intro3_rom " "Found entity 4: intro3_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "5 intro4_rom " "Found entity 5: intro4_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "6 intro5_rom " "Found entity 6: intro5_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "7 intro6_rom " "Found entity 7: intro6_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "8 intro7_rom " "Found entity 8: intro7_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "9 intro8_rom " "Found entity 9: intro8_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "10 intro9_rom " "Found entity 10: intro9_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "11 intro10_rom " "Found entity 11: intro10_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "12 font1_rom " "Found entity 12: font1_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "13 font2_rom " "Found entity 13: font2_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "14 font3_rom " "Found entity 14: font3_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 531 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "15 font4_rom " "Found entity 15: font4_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "16 font5_rom " "Found entity 16: font5_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 567 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "17 font6_rom " "Found entity 17: font6_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door.sv 2 2 " "Found 2 design units, including 2 entities, in source file door.sv" { { "Info" "ISGN_ENTITY_NAME" "1 door " "Found entity 1: door" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""} { "Info" "ISGN_ENTITY_NAME" "2 door_rom " "Found entity 2: door_rom" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.sv 1 1 " "Found 1 design units, including 1 entities, in source file music.sv" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834447115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834447115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADCDATA lab9.sv(162) " "Verilog HDL Implicit Net warning at lab9.sv(162): created implicit net for \"ADCDATA\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1684834447165 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1684834447165 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1684834447165 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1684834447165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684834447316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc lab9_soc:u0 " "Elaborating entity \"lab9_soc\" for hierarchy \"lab9_soc:u0\"" {  } { { "lab9.sv" "u0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "vga_text_mode_controller_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_text_avl_interface.sv(157) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(157): truncated value with size 32 to match size of target (7)" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447367 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_text_avl_interface.sv(176) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(176): truncated value with size 32 to match size of target (7)" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447367 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AVL_READDATA vga_text_avl_interface.sv(46) " "Output port \"AVL_READDATA\" at vga_text_avl_interface.sv(46) has no driver" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684834447377 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance " "Elaborating entity \"vga_controller\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "vga_controller_instance" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447407 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447407 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font1 " "Elaborating entity \"font_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font1\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom " "Elaborating entity \"font1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(504) " "Verilog HDL assignment warning at intro.sv(504): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447447 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "68 0 127 intro.sv(508) " "Verilog HDL warning at intro.sv(508): number of words (68) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 508 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834447447 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(502) " "Net \"mem.data_a\" at intro.sv(502) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 502 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447447 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(502) " "Net \"mem.waddr_a\" at intro.sv(502) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 502 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447447 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(502) " "Net \"mem.we_a\" at intro.sv(502) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 502 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447447 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom " "Elaborating entity \"font2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(522) " "Verilog HDL assignment warning at intro.sv(522): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447467 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "55 0 127 intro.sv(526) " "Verilog HDL warning at intro.sv(526): number of words (55) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 526 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834447467 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(520) " "Net \"mem.data_a\" at intro.sv(520) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 520 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447467 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(520) " "Net \"mem.waddr_a\" at intro.sv(520) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 520 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447467 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(520) " "Net \"mem.we_a\" at intro.sv(520) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 520 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447467 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font3_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom " "Elaborating entity \"font3_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font3_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(540) " "Verilog HDL assignment warning at intro.sv(540): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447488 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "60 0 127 intro.sv(544) " "Verilog HDL warning at intro.sv(544): number of words (60) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 544 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834447488 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(538) " "Net \"mem.data_a\" at intro.sv(538) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 538 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447488 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(538) " "Net \"mem.waddr_a\" at intro.sv(538) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 538 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447488 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(538) " "Net \"mem.we_a\" at intro.sv(538) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 538 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447488 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font4_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom " "Elaborating entity \"font4_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font4_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(558) " "Verilog HDL assignment warning at intro.sv(558): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447508 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "55 0 127 intro.sv(562) " "Verilog HDL warning at intro.sv(562): number of words (55) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 562 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834447508 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(556) " "Net \"mem.data_a\" at intro.sv(556) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 556 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447508 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(556) " "Net \"mem.waddr_a\" at intro.sv(556) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 556 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447508 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(556) " "Net \"mem.we_a\" at intro.sv(556) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 556 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447508 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font5_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom " "Elaborating entity \"font5_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font5_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(576) " "Verilog HDL assignment warning at intro.sv(576): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447528 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "39 0 127 intro.sv(580) " "Verilog HDL warning at intro.sv(580): number of words (39) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 580 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834447528 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(574) " "Net \"mem.data_a\" at intro.sv(574) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 574 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447528 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(574) " "Net \"mem.waddr_a\" at intro.sv(574) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 574 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447528 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(574) " "Net \"mem.we_a\" at intro.sv(574) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 574 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447528 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font6_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom " "Elaborating entity \"font6_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font6_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(594) " "Verilog HDL assignment warning at intro.sv(594): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447548 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 127 intro.sv(598) " "Verilog HDL warning at intro.sv(598): number of words (62) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 598 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834447548 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(592) " "Net \"mem.data_a\" at intro.sv(592) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 592 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447548 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(592) " "Net \"mem.waddr_a\" at intro.sv(592) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 592 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447548 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(592) " "Net \"mem.we_a\" at intro.sv(592) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 592 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447548 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title:title " "Elaborating entity \"title\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title:title\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "title" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Title.sv(18) " "Verilog HDL assignment warning at Title.sv(18): truncated value with size 32 to match size of target (20)" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447568 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title:title"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom " "Elaborating entity \"title_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "title_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447578 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6144 0 8191 Title.sv(44) " "Verilog HDL warning at Title.sv(44): number of words (6144) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834447588 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Title.sv(32) " "Net \"mem.data_a\" at Title.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447668 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Title.sv(32) " "Net \"mem.waddr_a\" at Title.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447668 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..4\] 0 Title.sv(34) " "Net \"col\[7..4\]\" at Title.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447668 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Title.sv(32) " "Net \"mem.we_a\" at Title.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834447668 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map1 lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1 " "Elaborating entity \"map1\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "map1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 map1.sv(119) " "Verilog HDL assignment warning at map1.sv(119): truncated value with size 32 to match size of target (20)" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834447668 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1_rom:map1_rom " "Elaborating entity \"map1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1_rom:map1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "map1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834447678 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90000 0 131071 map1.sv(154) " "Verilog HDL warning at map1.sv(154): number of words (90000) in memory file does not match the number of elements in the address range \[0:131071\]" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 154 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834447818 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1_rom:map1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 map1.sv(138) " "Net \"mem.data_a\" at map1.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834526876 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1_rom:map1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 map1.sv(138) " "Net \"mem.waddr_a\" at map1.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834526876 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1_rom:map1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 map1.sv(138) " "Net \"mem.we_a\" at map1.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834526886 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1_rom:map1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door " "Elaborating entity \"door\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "door" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834526906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 door.sv(119) " "Verilog HDL assignment warning at door.sv(119): truncated value with size 32 to match size of target (20)" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834526906 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door_rom:door_rom " "Elaborating entity \"door_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door_rom:door_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "door_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834526916 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28756 0 32767 door.sv(148) " "Verilog HDL warning at door.sv(148): number of words (28756) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 148 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834526946 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 door.sv(138) " "Net \"mem.data_a\" at door.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 door.sv(138) " "Net \"mem.waddr_a\" at door.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..2\] 0 door.sv(140) " "Net \"col\[7..2\]\" at door.sv(140) has no driver or initial value, using a default initial value '0'" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 140 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 door.sv(138) " "Net \"mem.we_a\" at door.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk_move lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove " "Elaborating entity \"frisk_move\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "friskmove" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834527756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Frisk.sv(163) " "Verilog HDL assignment warning at Frisk.sv(163): truncated value with size 32 to match size of target (20)" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834527766 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom " "Elaborating entity \"frisk1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834527786 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(202) " "Verilog HDL warning at Frisk.sv(202): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 202 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834527786 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(188) " "Net \"mem.data_a\" at Frisk.sv(188) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527816 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(188) " "Net \"mem.waddr_a\" at Frisk.sv(188) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527816 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(190) " "Net \"col\[7..6\]\" at Frisk.sv(190) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 190 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527816 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(188) " "Net \"mem.we_a\" at Frisk.sv(188) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527816 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom " "Elaborating entity \"frisk2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834527826 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(228) " "Verilog HDL warning at Frisk.sv(228): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 228 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834527836 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(214) " "Net \"mem.data_a\" at Frisk.sv(214) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 214 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527857 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(214) " "Net \"mem.waddr_a\" at Frisk.sv(214) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 214 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527857 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(216) " "Net \"col\[7..6\]\" at Frisk.sv(216) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 216 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527857 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(214) " "Net \"mem.we_a\" at Frisk.sv(214) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 214 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527857 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk3_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom " "Elaborating entity \"frisk3_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk3_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834527876 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(254) " "Verilog HDL warning at Frisk.sv(254): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 254 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834527876 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(240) " "Net \"mem.data_a\" at Frisk.sv(240) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 240 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527906 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(240) " "Net \"mem.waddr_a\" at Frisk.sv(240) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 240 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527906 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(242) " "Net \"col\[7..6\]\" at Frisk.sv(242) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 242 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527906 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(240) " "Net \"mem.we_a\" at Frisk.sv(240) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 240 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527906 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk4_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom " "Elaborating entity \"frisk4_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk4_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834527916 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(280) " "Verilog HDL warning at Frisk.sv(280): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 280 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834527916 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(266) " "Net \"mem.data_a\" at Frisk.sv(266) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 266 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527947 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(266) " "Net \"mem.waddr_a\" at Frisk.sv(266) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 266 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527947 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(268) " "Net \"col\[7..6\]\" at Frisk.sv(268) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 268 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527947 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(266) " "Net \"mem.we_a\" at Frisk.sv(266) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 266 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527947 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk5_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom " "Elaborating entity \"frisk5_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk5_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834527957 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(306) " "Verilog HDL warning at Frisk.sv(306): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 306 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834527967 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(292) " "Net \"mem.data_a\" at Frisk.sv(292) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 292 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(292) " "Net \"mem.waddr_a\" at Frisk.sv(292) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 292 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(294) " "Net \"col\[7..6\]\" at Frisk.sv(294) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 294 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(292) " "Net \"mem.we_a\" at Frisk.sv(292) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 292 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834527997 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk6_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom " "Elaborating entity \"frisk6_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk6_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834528007 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(332) " "Verilog HDL warning at Frisk.sv(332): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 332 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834528007 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(318) " "Net \"mem.data_a\" at Frisk.sv(318) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 318 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528037 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(318) " "Net \"mem.waddr_a\" at Frisk.sv(318) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 318 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528037 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(320) " "Net \"col\[7..6\]\" at Frisk.sv(320) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 320 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528037 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(318) " "Net \"mem.we_a\" at Frisk.sv(318) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 318 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528037 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk7_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom " "Elaborating entity \"frisk7_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk7_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834528047 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(358) " "Verilog HDL warning at Frisk.sv(358): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 358 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834528057 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(344) " "Net \"mem.data_a\" at Frisk.sv(344) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 344 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528077 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(344) " "Net \"mem.waddr_a\" at Frisk.sv(344) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 344 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528077 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(346) " "Net \"col\[7..6\]\" at Frisk.sv(346) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 346 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528077 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(344) " "Net \"mem.we_a\" at Frisk.sv(344) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 344 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528077 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk8_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom " "Elaborating entity \"frisk8_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk8_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834528097 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(384) " "Verilog HDL warning at Frisk.sv(384): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 384 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834528097 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(370) " "Net \"mem.data_a\" at Frisk.sv(370) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 370 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528127 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(370) " "Net \"mem.waddr_a\" at Frisk.sv(370) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 370 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528127 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(372) " "Net \"col\[7..6\]\" at Frisk.sv(372) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 372 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528127 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(370) " "Net \"mem.we_a\" at Frisk.sv(370) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 370 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528127 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk9_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom " "Elaborating entity \"frisk9_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk9_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834528137 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(410) " "Verilog HDL warning at Frisk.sv(410): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 410 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834528147 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(396) " "Net \"mem.data_a\" at Frisk.sv(396) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528167 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(396) " "Net \"mem.waddr_a\" at Frisk.sv(396) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528167 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(398) " "Net \"col\[7..6\]\" at Frisk.sv(398) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 398 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528167 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(396) " "Net \"mem.we_a\" at Frisk.sv(396) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528167 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk10_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom " "Elaborating entity \"frisk10_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk10_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834528187 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(436) " "Verilog HDL warning at Frisk.sv(436): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 436 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834528187 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(422) " "Net \"mem.data_a\" at Frisk.sv(422) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 422 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528217 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(422) " "Net \"mem.waddr_a\" at Frisk.sv(422) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 422 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528217 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(424) " "Net \"col\[7..6\]\" at Frisk.sv(424) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 424 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528217 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(422) " "Net \"mem.we_a\" at Frisk.sv(422) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 422 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834528217 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro " "Elaborating entity \"intro\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834528227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 intro.sv(184) " "Verilog HDL assignment warning at intro.sv(184): truncated value with size 32 to match size of target (20)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834528227 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 intro.sv(238) " "Verilog HDL assignment warning at intro.sv(238): truncated value with size 32 to match size of target (20)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834528227 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom " "Elaborating entity \"intro1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834528247 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(265) " "Verilog HDL warning at intro.sv(265): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 265 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834528288 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(252) " "Net \"mem.data_a\" at intro.sv(252) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 252 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834529078 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(252) " "Net \"mem.waddr_a\" at intro.sv(252) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 252 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834529078 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(254) " "Net \"col\[7..5\]\" at intro.sv(254) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 254 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834529078 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(252) " "Net \"mem.we_a\" at intro.sv(252) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 252 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834529078 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom " "Elaborating entity \"intro2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834529108 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(290) " "Verilog HDL warning at intro.sv(290): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 290 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834529138 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(277) " "Net \"mem.data_a\" at intro.sv(277) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 277 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834530219 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(277) " "Net \"mem.waddr_a\" at intro.sv(277) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 277 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834530219 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(279) " "Net \"col\[7..5\]\" at intro.sv(279) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 279 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834530219 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(277) " "Net \"mem.we_a\" at intro.sv(277) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 277 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834530219 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro3_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom " "Elaborating entity \"intro3_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro3_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834530249 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(315) " "Verilog HDL warning at intro.sv(315): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 315 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834530280 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(302) " "Net \"mem.data_a\" at intro.sv(302) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 302 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834531061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(302) " "Net \"mem.waddr_a\" at intro.sv(302) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 302 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834531061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(304) " "Net \"col\[7..5\]\" at intro.sv(304) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 304 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834531061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(302) " "Net \"mem.we_a\" at intro.sv(302) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 302 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834531061 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro4_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom " "Elaborating entity \"intro4_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro4_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834531081 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(340) " "Verilog HDL warning at intro.sv(340): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 340 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834531111 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(327) " "Net \"mem.data_a\" at intro.sv(327) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834531881 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(327) " "Net \"mem.waddr_a\" at intro.sv(327) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834531891 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(329) " "Net \"col\[7..5\]\" at intro.sv(329) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 329 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834531891 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(327) " "Net \"mem.we_a\" at intro.sv(327) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834531891 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro5_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom " "Elaborating entity \"intro5_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro5_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834531911 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(365) " "Verilog HDL warning at intro.sv(365): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 365 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834531941 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(352) " "Net \"mem.data_a\" at intro.sv(352) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 352 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834532731 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(352) " "Net \"mem.waddr_a\" at intro.sv(352) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 352 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834532731 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(354) " "Net \"col\[7..5\]\" at intro.sv(354) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 354 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834532731 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(352) " "Net \"mem.we_a\" at intro.sv(352) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 352 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834532731 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro6_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom " "Elaborating entity \"intro6_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro6_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834532751 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(390) " "Verilog HDL warning at intro.sv(390): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 390 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834532781 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(377) " "Net \"mem.data_a\" at intro.sv(377) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 377 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834533581 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(377) " "Net \"mem.waddr_a\" at intro.sv(377) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 377 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834533581 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(379) " "Net \"col\[7..5\]\" at intro.sv(379) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 379 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834533581 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(377) " "Net \"mem.we_a\" at intro.sv(377) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 377 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834533581 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro7_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom " "Elaborating entity \"intro7_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro7_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834533611 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(415) " "Verilog HDL warning at intro.sv(415): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 415 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834533641 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(402) " "Net \"mem.data_a\" at intro.sv(402) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 402 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834534422 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(402) " "Net \"mem.waddr_a\" at intro.sv(402) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 402 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834534422 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(404) " "Net \"col\[7..5\]\" at intro.sv(404) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834534422 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(402) " "Net \"mem.we_a\" at intro.sv(402) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 402 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834534422 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro8_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom " "Elaborating entity \"intro8_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro8_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834534442 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(440) " "Verilog HDL warning at intro.sv(440): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 440 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834534472 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(427) " "Net \"mem.data_a\" at intro.sv(427) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 427 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834535283 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(427) " "Net \"mem.waddr_a\" at intro.sv(427) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 427 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834535283 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(429) " "Net \"col\[7..5\]\" at intro.sv(429) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 429 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834535283 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(427) " "Net \"mem.we_a\" at intro.sv(427) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 427 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834535293 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro9_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom " "Elaborating entity \"intro9_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro9_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834535313 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(465) " "Verilog HDL warning at intro.sv(465): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 465 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834535343 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(452) " "Net \"mem.data_a\" at intro.sv(452) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834536113 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(452) " "Net \"mem.waddr_a\" at intro.sv(452) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834536113 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(454) " "Net \"col\[7..5\]\" at intro.sv(454) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 454 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834536113 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(452) " "Net \"mem.we_a\" at intro.sv(452) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834536113 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro10_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom " "Elaborating entity \"intro10_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro10_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834536133 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(490) " "Verilog HDL warning at intro.sv(490): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 490 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684834536163 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(477) " "Net \"mem.data_a\" at intro.sv(477) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 477 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834536933 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(477) " "Net \"mem.waddr_a\" at intro.sv(477) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 477 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834536933 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(479) " "Net \"col\[7..5\]\" at intro.sv(479) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 479 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834536933 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(477) " "Net \"mem.we_a\" at intro.sv(477) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 477 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834536933 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab9_soc_jtag_uart_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "jtag_uart_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834536963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0_scfifo_w lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab9_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "the_lab9_soc_jtag_uart_0_scfifo_w" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834536973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "wfifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537134 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834537134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834537174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834537174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834537194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834537194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834537204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834537204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834537244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834537244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834537294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834537294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834537335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834537335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0_scfifo_r lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab9_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "the_lab9_soc_jtag_uart_0_scfifo_r" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "lab9_soc_jtag_uart_0_alt_jtag_atlantic" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834537606 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834537606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_keycode lab9_soc:u0\|lab9_soc_keycode:keycode " "Elaborating entity \"lab9_soc_keycode\" for hierarchy \"lab9_soc:u0\|lab9_soc_keycode:keycode\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "keycode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab9_soc_nios2_gen2_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "nios2_gen2_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" "cpu" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_test_bench lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_test_bench" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_register_bank_a_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_register_bank_a" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834537996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538006 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834538006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834538057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834538057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_register_bank_b_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_register_bank_b" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538137 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834538137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_break lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_im lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_ocimem lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538298 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834538298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834538348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834538348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_tck lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538428 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_onchip_memory2_0 lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab9_soc_onchip_memory2_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "onchip_memory2_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "the_altsyncram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab9_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab9_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834538478 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834538478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4g32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4g32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4g32 " "Found entity 1: altsyncram_4g32" {  } { { "db/altsyncram_4g32.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_4g32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834538528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834538528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4g32 lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4g32:auto_generated " "Elaborating entity \"altsyncram_4g32\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4g32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_address lab9_soc:u0\|lab9_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab9_soc_otg_hpi_address\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_address" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_cs lab9_soc:u0\|lab9_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab9_soc_otg_hpi_cs\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_cs" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_data lab9_soc:u0\|lab9_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab9_soc_otg_hpi_data\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_data" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram lab9_soc:u0\|lab9_soc_sdram:sdram " "Elaborating entity \"lab9_soc_sdram\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram:sdram\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sdram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_input_efifo_module lab9_soc:u0\|lab9_soc_sdram:sdram\|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module " "Elaborating entity \"lab9_soc_sdram_input_efifo_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram:sdram\|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "the_lab9_soc_sdram_input_efifo_module" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab9_soc_sdram_pll\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sdram_pll" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_stdsync_sv6 lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab9_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "stdsync2" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_dffpipe_l2c lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab9_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "dffpipe3" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_altpll_lqa2 lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab9_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "sd1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sysid_qsys_0 lab9_soc:u0\|lab9_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab9_soc_sysid_qsys_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sysid_qsys_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab9_soc_mm_interconnect_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "mm_interconnect_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834538768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 3242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 3283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab9_soc_mm_interconnect_0_router\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_001_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_002_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_004 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_004\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_004" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_004_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_demux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_demux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_demux_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_mux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_mux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_mux_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_mux_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_demux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_demux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_demux_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_demux_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_mux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_mux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_mux_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "crosser" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834539964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_avalon_st_adapter lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab9_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_irq_mapper lab9_soc:u0\|lab9_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab9_soc_irq_mapper\" for hierarchy \"lab9_soc:u0\|lab9_soc_irq_mapper:irq_mapper\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "irq_mapper" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab9.sv" "hpi_io_inst" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:audio " "Elaborating entity \"audio\" for hierarchy \"audio:audio\"" {  } { { "lab9.sv" "audio" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 audio.sv(49) " "Verilog HDL assignment warning at audio.sv(49): truncated value with size 4 to match size of target (1)" {  } { { "audio.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834540144 "|lab9|audio:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 audio.sv(56) " "Verilog HDL assignment warning at audio.sv(56): truncated value with size 4 to match size of target (1)" {  } { { "audio.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834540144 "|lab9|audio:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 audio.sv(66) " "Verilog HDL assignment warning at audio.sv(66): truncated value with size 4 to match size of target (1)" {  } { { "audio.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684834540144 "|lab9|audio:audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music music:music " "Elaborating entity \"music\" for hierarchy \"music:music\"" {  } { { "lab9.sv" "music" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834540144 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.data_a 0 music.sv(15) " "Net \"music_memory.data_a\" at music.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834577041 "|lab9|music:music"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.waddr_a 0 music.sv(15) " "Net \"music_memory.waddr_a\" at music.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834577041 "|lab9|music:music"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.we_a 0 music.sv(15) " "Net \"music_memory.we_a\" at music.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684834577051 "|lab9|music:music"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:audio_interface " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:audio_interface\"" {  } { { "lab9.sv" "audio_interface" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834577091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state state:states " "Elaborating entity \"state\" for hierarchy \"state:states\"" {  } { { "lab9.sv" "states" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834577111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "lab9.sv" "hex_inst_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834577121 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1684834578971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.23.17:36:22 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2023.05.23.17:36:22 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834582681 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834585550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834585691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834590170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834590240 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834590331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834590431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834590431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834590431 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1684834591108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834591288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834591288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834591358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834591358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834591368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834591368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834591418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834591418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834591488 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834591488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834591488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834591538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834591538 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "30 " "Found 30 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 252 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 277 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 302 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 327 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 352 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 377 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 402 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 427 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 452 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 477 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door_rom:door_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door_rom:door_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "door.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 138 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1_rom:map1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1_rom:map1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "map1.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 138 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 520 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 556 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 592 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 502 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 538 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 574 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Title.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 318 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 188 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 292 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 344 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 214 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 370 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 240 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 396 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 266 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 422 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684834595493 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1684834595493 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1684834595493 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro1_rom_cc9e8632.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro1_rom_cc9e8632.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834595613 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro2_rom_cc90119a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro2_rom_cc90119a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834595743 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro3_rom_d2cf3c76.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro3_rom_d2cf3c76.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834595873 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro4_rom_cd3b48d8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro4_rom_cd3b48d8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834596003 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro5_rom_d2ad22dd.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro5_rom_d2ad22dd.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834596133 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro6_rom_d2d2c781.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro6_rom_d2d2c781.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834596263 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro7_rom_cf719c5a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro7_rom_cf719c5a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834596393 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro8_rom_cdfe9d73.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro8_rom_cdfe9d73.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834596514 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro9_rom_cc0411e7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro9_rom_cc0411e7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834596644 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro10_rom_1ececdea.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro10_rom_1ececdea.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834596774 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_door_rom_97c9d698.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_door_rom_97c9d698.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834596904 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_map1_rom_dab84946.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_map1_rom_dab84946.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597394 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font2_rom_652dc3c6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font2_rom_652dc3c6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597424 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font4_rom_654ddcb5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font4_rom_654ddcb5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597424 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font6_rom_64adf3bc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font6_rom_64adf3bc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597424 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font1_rom_649e053a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font1_rom_649e053a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597424 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font3_rom_64b66c1f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font3_rom_64b66c1f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597424 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font5_rom_64d6d141.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font5_rom_64d6d141.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597424 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_title_rom_1f30683e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_title_rom_1f30683e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597454 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk6_rom_3b8d1c10.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk6_rom_3b8d1c10.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597475 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk1_rom_3a7d1247.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk1_rom_3a7d1247.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597495 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk5_rom_3bbabf81.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk5_rom_3bbabf81.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597505 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk7_rom_3addaae9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk7_rom_3addaae9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597525 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk2_rom_3a47cfb6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk2_rom_3a47cfb6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597545 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk8_rom_3aae8fab.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk8_rom_3aae8fab.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597555 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk3_rom_3a1318bc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk3_rom_3a1318bc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597575 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk9_rom_3bff6b76.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk9_rom_3bff6b76.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597595 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk4_rom_3b63e609.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk4_rom_3b63e609.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597605 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk10_rom_5f5ea985.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk10_rom_5f5ea985.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684834597625 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "music:music\|music_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"music:music\|music_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684834962487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684834962487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684834962487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 43114 " "Parameter NUMWORDS_A set to 43114" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684834962487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684834962487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684834962487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684834962487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684834962487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684834962487 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab9test.ram0_music_7054c3e.hdl.mif " "Parameter INIT_FILE set to db/Lab9test.ram0_music_7054c3e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684834962487 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684834962487 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684834962487 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|Mult1\"" {  } { { "intro.sv" "Mult1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684834962497 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|Mult0\"" {  } { { "Frisk.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684834962497 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|Mult1\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "Mult1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684834962497 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|Mult0\"" {  } { { "map1.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684834962497 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|Mult0\"" {  } { { "door.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684834962497 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684834962497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music:music\|altsyncram:music_memory_rtl_0 " "Elaborated megafunction instantiation \"music:music\|altsyncram:music_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834962527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music:music\|altsyncram:music_memory_rtl_0 " "Instantiated megafunction \"music:music\|altsyncram:music_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 43114 " "Parameter \"NUMWORDS_A\" = \"43114\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834962527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab9test.ram0_music_7054c3e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab9test.ram0_music_7054c3e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834962527 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834962527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ps61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ps61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ps61 " "Found entity 1: altsyncram_ps61" {  } { { "db/altsyncram_ps61.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834962587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834962587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i8a " "Found entity 1: decode_i8a" {  } { { "db/decode_i8a.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/decode_i8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834963197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834963197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pob " "Found entity 1: mux_pob" {  } { { "db/mux_pob.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/mux_pob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834963237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834963237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963287 ""}  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834963287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963357 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834963467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834963467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_pgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834963557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834963557 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963597 ""}  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834963597 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963617 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963637 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834963687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834963687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834963757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834963757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963787 ""}  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834963787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963807 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834963877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834963877 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|lpm_mult:Mult0\"" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963907 ""}  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834963907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgt " "Found entity 1: mult_pgt" {  } { { "db/mult_pgt.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/mult_pgt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684834963947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684834963947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|lpm_mult:Mult0\"" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684834963967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684834963967 ""}  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684834963967 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a16 " "Synthesized away node \"music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ps61.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684834964268 "|lab9|music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a33 " "Synthesized away node \"music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ps61.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684834964268 "|lab9|music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a50 " "Synthesized away node \"music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ps61.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684834964268 "|lab9|music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a67 " "Synthesized away node \"music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_ps61.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684834964268 "|lab9|music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a84 " "Synthesized away node \"music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_ps61.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684834964268 "|lab9|music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a101 " "Synthesized away node \"music:music\|altsyncram:music_memory_rtl_0\|altsyncram_ps61:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_ps61.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ps61.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684834964268 "|lab9|music:music|altsyncram:music_memory_rtl_0|altsyncram_ps61:auto_generated|ram_block1a101"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1684834964268 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1684834964268 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 0 " "Ignored assignment(s) for \"OTG_INT\[0\]\" because \"OTG_INT\" is not a bus or array" {  } { { "lab9.sv" "OTG_INT" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 36 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1684834971452 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 1 " "Ignored assignment(s) for \"OTG_INT\[1\]\" because \"OTG_INT\" is not a bus or array" {  } { { "lab9.sv" "OTG_INT" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 36 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1684834971452 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684834971632 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 356 -1 0 } } { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 306 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 398 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684834972152 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684834972152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684835016997 "|lab9|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684835016997 "|lab9|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684835016997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684835018118 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface\|Bcount\[1\] High " "Register audio_interface:audio_interface\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1684835055215 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface\|Bcount\[0\] High " "Register audio_interface:audio_interface\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1684835055215 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface\|Bcount\[3\] High " "Register audio_interface:audio_interface\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1684835055215 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface\|Bcount\[2\] High " "Register audio_interface:audio_interface\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1684835055215 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1684835055215 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "115 " "115 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684835164797 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1684835165337 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab8 24 " "Ignored 24 assignments for entity \"lab8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1684835165337 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab9_top 562 " "Ignored 562 assignments for entity \"lab9_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to KEY -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to KEY -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to SW -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to SW -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[23\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[23\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[24\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[24\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[25\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[25\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[26\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[26\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[27\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[27\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[28\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[28\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[29\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[29\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[30\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[30\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[31\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[31\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_GTX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_GTX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_INT_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_INT_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET0_LINK100 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET0_LINK100 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDC -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDC -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDIO -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDIO -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_COL -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_COL -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CRS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CRS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DV -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DV -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_GTX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_GTX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_INT_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_INT_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET1_LINK100 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET1_LINK100 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDC -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDC -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDIO -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDIO -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_COL -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_COL -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CRS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CRS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DV -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DV -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENETCLK_25 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENETCLK_25 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_CE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_CE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RY -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RY -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WP_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WP_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.0-V LVTTL\" -to HSMC_CLKIN0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.0-V LVTTL\" -to HSMC_CLKIN0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_BLON -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_BLON -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_ON -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_ON -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RW -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RW -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_CS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_CS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_FSPEED -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_FSPEED -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_LSPEED -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_LSPEED -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_RST_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_RST_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_WP_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_WP_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKIN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKIN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKOUT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKOUT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_CE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_CE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_LB_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_LB_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_UB_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_UB_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_CTS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_CTS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RTS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RTS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_TXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_TXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab9_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684835165337 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1684835165337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/output_files/Lab9test.map.smsg " "Generated suppressed messages file F:/Quartus-lite-18.1.0.625-windows/labs/Final/output_files/Lab9test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684835165748 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684835169043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684835169043 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684835170484 "|lab9|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684835170484 "|lab9|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684835170484 "|lab9|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684835170484 "|lab9|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684835170484 "|lab9|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684835170484 "|lab9|AUD_ADCLRCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684835170484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35851 " "Implemented 35851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684835170484 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684835170484 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1684835170484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35453 " "Implemented 35453 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684835170484 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684835170484 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1684835170484 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1684835170484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684835170484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 838 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 838 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5393 " "Peak virtual memory: 5393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684835170604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 17:46:10 2023 " "Processing ended: Tue May 23 17:46:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684835170604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:14 " "Elapsed time: 00:12:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684835170604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:44 " "Total CPU time (on all processors): 00:11:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684835170604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684835170604 ""}
