<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="IngressCDCSim_behav.wdb" id="1">
         <top_modules>
            <top_module name="IngressCDCSim" />
            <top_module name="\$unit_CrossClockFifo_sv_3000414130 " />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="2,626.793 ns"></ZoomEndTime>
      <Cursor1Time time="60.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="283"></NameColumnWidth>
      <ValueColumnWidth column_width="105"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="47" />
   <wvobject type="logic" fp_name="/IngressCDCSim/rx_clk">
      <obj_property name="ElementShortName">rx_clk</obj_property>
      <obj_property name="ObjectShortName">rx_clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/clk_mem">
      <obj_property name="ElementShortName">clk_mem</obj_property>
      <obj_property name="ObjectShortName">clk_mem</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/state">
      <obj_property name="ElementShortName">state[7:0]</obj_property>
      <obj_property name="ObjectShortName">state[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider13" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/link_up">
      <obj_property name="ElementShortName">link_up</obj_property>
      <obj_property name="ObjectShortName">link_up</obj_property>
   </wvobject>
   <wvobject fp_name="divider12" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/next_packet">
      <obj_property name="ElementShortName">next_packet</obj_property>
      <obj_property name="ObjectShortName">next_packet</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/rx_bus">
      <obj_property name="ElementShortName">rx_bus</obj_property>
      <obj_property name="ObjectShortName">rx_bus</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="divider14" type="divider">
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/port_vlan">
      <obj_property name="ElementShortName">port_vlan[11:0]</obj_property>
      <obj_property name="ObjectShortName">port_vlan[11:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/tagged_allowed">
      <obj_property name="ElementShortName">tagged_allowed</obj_property>
      <obj_property name="ObjectShortName">tagged_allowed</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/untagged_allowed">
      <obj_property name="ElementShortName">untagged_allowed</obj_property>
      <obj_property name="ObjectShortName">untagged_allowed</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/rx_vlan">
      <obj_property name="ElementShortName">rx_vlan[11:0]</obj_property>
      <obj_property name="ObjectShortName">rx_vlan[11:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/rx_stripped">
      <obj_property name="ElementShortName">rx_stripped</obj_property>
      <obj_property name="ObjectShortName">rx_stripped</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="divider83" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/header_fifo_full">
      <obj_property name="ElementShortName">header_fifo_full</obj_property>
      <obj_property name="ObjectShortName">header_fifo_full</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/wr_phase">
      <obj_property name="ElementShortName">wr_phase[1:0]</obj_property>
      <obj_property name="ObjectShortName">wr_phase[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/wr_frame_bytelen">
      <obj_property name="ElementShortName">wr_frame_bytelen[10:0]</obj_property>
      <obj_property name="ObjectShortName">wr_frame_bytelen[10:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/wr_dropping">
      <obj_property name="ElementShortName">wr_dropping</obj_property>
      <obj_property name="ObjectShortName">wr_dropping</obj_property>
   </wvobject>
   <wvobject fp_name="divider21" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/fifo_wr_en">
      <obj_property name="ElementShortName">fifo_wr_en</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_en</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/fifo_wr_data">
      <obj_property name="ElementShortName">fifo_wr_data[127:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_data[127:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/fifo_wr_size">
      <obj_property name="ElementShortName">fifo_wr_size[9:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_size[9:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/fifo_wr_commit">
      <obj_property name="ElementShortName">fifo_wr_commit</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_commit</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/fifo_wr_commit_next">
      <obj_property name="ElementShortName">fifo_wr_commit_next</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_commit_next</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/fifo_wr_rollback">
      <obj_property name="ElementShortName">fifo_wr_rollback</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_rollback</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/fifo_wr_reset">
      <obj_property name="ElementShortName">fifo_wr_reset</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_reset</obj_property>
   </wvobject>
   <wvobject fp_name="divider25" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/fifo_rd_reset_n">
      <obj_property name="ElementShortName">fifo_rd_reset_n</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_reset_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/fifo_rd_en">
      <obj_property name="ElementShortName">fifo_rd_en</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_en</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/fifo_rd_valid">
      <obj_property name="ElementShortName">fifo_rd_valid</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_valid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/fifo_rd_offset">
      <obj_property name="ElementShortName">fifo_rd_offset[8:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_offset[8:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/fifo_pop_packet">
      <obj_property name="ElementShortName">fifo_pop_packet</obj_property>
      <obj_property name="ObjectShortName">fifo_pop_packet</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/fifo_pop_wordsize">
      <obj_property name="ElementShortName">fifo_pop_wordsize[9:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_pop_wordsize[9:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/fifo_rd_data">
      <obj_property name="ElementShortName">fifo_rd_data[127:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_data[127:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/header_rd_en">
      <obj_property name="ElementShortName">header_rd_en</obj_property>
      <obj_property name="ObjectShortName">header_rd_en</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/header_rd_en_ff">
      <obj_property name="ElementShortName">header_rd_en_ff</obj_property>
      <obj_property name="ObjectShortName">header_rd_en_ff</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/header_rd_empty">
      <obj_property name="ElementShortName">header_rd_empty</obj_property>
      <obj_property name="ObjectShortName">header_rd_empty</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/pop_active">
      <obj_property name="ElementShortName">pop_active</obj_property>
      <obj_property name="ObjectShortName">pop_active</obj_property>
   </wvobject>
   <wvobject fp_name="divider69" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/mem_frame_ready">
      <obj_property name="ElementShortName">mem_frame_ready</obj_property>
      <obj_property name="ObjectShortName">mem_frame_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/mem_frame_bytelen">
      <obj_property name="ElementShortName">mem_frame_bytelen[10:0]</obj_property>
      <obj_property name="ObjectShortName">mem_frame_bytelen[10:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/mem_valid">
      <obj_property name="ElementShortName">mem_valid</obj_property>
      <obj_property name="ObjectShortName">mem_valid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/mem_data">
      <obj_property name="ElementShortName">mem_data[127:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data[127:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/mem_frame_done">
      <obj_property name="ElementShortName">mem_frame_done</obj_property>
      <obj_property name="ObjectShortName">mem_frame_done</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/IngressCDCSim/dut/mem_frame_start">
      <obj_property name="ElementShortName">mem_frame_start</obj_property>
      <obj_property name="ObjectShortName">mem_frame_start</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/IngressCDCSim/dut/mem_frame_vlan">
      <obj_property name="ElementShortName">mem_frame_vlan[11:0]</obj_property>
      <obj_property name="ObjectShortName">mem_frame_vlan[11:0]</obj_property>
   </wvobject>
</wave_config>
