
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17236
WARNING: [Synth 8-992] interrupt_happening is already implicitly declared earlier [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu.sv:54]
WARNING: [Synth 8-6901] identifier 'tac' is used before its declaration [F:/Projects/gb80/gb80.srcs/sources_1/new/mmio_div.sv:58]
WARNING: [Synth 8-6901] identifier 'tac' is used before its declaration [F:/Projects/gb80/gb80.srcs/sources_1/new/mmio_div.sv:76]
WARNING: [Synth 8-6901] identifier 'tac' is used before its declaration [F:/Projects/gb80/gb80.srcs/sources_1/new/mmio_div.sv:91]
WARNING: [Synth 8-992] outb is already implicitly declared earlier [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1226.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [F:/Projects/gb80/gb80.srcs/sources_1/new/top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mem_if' [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mem_if' (0#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bram_32k_rom_m' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bram_32k_rom' [F:/Projects/gb80/gb80.runs/synth_1/.Xil/Vivado-18916-BasedTower/realtime/bram_32k_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_32k_rom' (1#1) [F:/Projects/gb80/gb80.runs/synth_1/.Xil/Vivado-18916-BasedTower/realtime/bram_32k_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_32k_rom_m' (2#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mem_if' [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mem_if' (2#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bram_main_ram_m' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:36]
INFO: [Synth 8-6157] synthesizing module 'bram_main_ram' [F:/Projects/gb80/gb80.runs/synth_1/.Xil/Vivado-18916-BasedTower/realtime/bram_main_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_main_ram' (3#1) [F:/Projects/gb80/gb80.runs/synth_1/.Xil/Vivado-18916-BasedTower/realtime/bram_main_ram_stub.v:6]
WARNING: [Synth 8-7071] port 'enb' of module 'bram_main_ram' is unconnected for instance 'unit' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:40]
WARNING: [Synth 8-7023] instance 'unit' of module 'bram_main_ram' has 11 connections declared, but only 10 given [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'bram_main_ram_m' (4#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:36]
INFO: [Synth 8-6157] synthesizing module 'mem_if' [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mem_if' (4#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mmio_interrupts_m' [F:/Projects/gb80/gb80.srcs/sources_1/new/mmio_interrupts.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mmio_interrupts_m' (5#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/mmio_interrupts.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mem_if' [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mem_if' (5#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mmio_timer_m' [F:/Projects/gb80/gb80.srcs/sources_1/new/mmio_div.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mmio_timer_m' (6#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/mmio_div.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mem_if' [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mem_if' (6#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu_defs.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mmu_m' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:67]
INFO: [Synth 8-251] Request to unot usable ram was made... [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:104]
INFO: [Synth 8-251] Requerst to HRAM: 0xxxxx WE: x VAL: xx [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:130]
INFO: [Synth 8-251] MMU Request to 0xxxxx unkown... [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'mmu_m' (7#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cpu' [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'decoder_m' [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:6]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:60]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:136]
INFO: [Synth 8-251] Encountered unkown instruction: xx [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:123]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:176]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:196]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:216]
INFO: [Synth 8-251] Reached Breakpoint. Dying... [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:131]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:236]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:256]
INFO: [Synth 8-251] Encountered unkown instruction: xx [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:123]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:296]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:316]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:336]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:356]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:376]
INFO: [Synth 8-251] Encountered unkown instruction: xx [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:123]
INFO: [Synth 8-251] Encountered unkown instruction: xx [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:123]
INFO: [Synth 8-251] Encountered unkown instruction: xx [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:123]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:82]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:458]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:478]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:498]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:518]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:538]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:558]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:578]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:598]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:618]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:638]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:658]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:678]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:698]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:718]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:738]
INFO: [Synth 8-226] default block is never used [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:758]
INFO: [Synth 8-6155] done synthesizing module 'decoder_m' (8#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/decoder.sv:6]
WARNING: [Synth 8-6104] Input port 'dst' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:176]
WARNING: [Synth 8-6104] Input port 'dst' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:180]
INFO: [Synth 8-251] ALU8 trying to exec unkowon action [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:184]
WARNING: [Synth 8-6104] Input port 'dst' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:176]
WARNING: [Synth 8-6104] Input port 'dst' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:180]
INFO: [Synth 8-251] ALU8 trying to exec unkowon action [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:184]
WARNING: [Synth 8-6104] Input port 'dst' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:176]
WARNING: [Synth 8-6104] Input port 'dst' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:180]
INFO: [Synth 8-251] ALU8 trying to exec unkowon action [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Projects/gb80/gb80.srcs/sources_1/new/alu.sv:202]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu.sv:87]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:95]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:104]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:105]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:106]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:107]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:108]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:109]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:110]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:111]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:116]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:119]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:120]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:121]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:122]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:123]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:124]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:125]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:126]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:127]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:128]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:129]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:130]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:131]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:132]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:133]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:134]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:135]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:136]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:137]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:143]
WARNING: [Synth 8-6104] Input port 'regs' has an internal driver [F:/Projects/gb80/gb80.srcs/sources_1/new/regs.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (9#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/cpu.sv:22]
INFO: [Synth 8-251] CPU Died! [F:/Projects/gb80/gb80.srcs/sources_1/new/top_level.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (10#1) [F:/Projects/gb80/gb80.srcs/sources_1/new/top_level.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1226.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1226.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1226.934 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1226.934 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Projects/gb80/gb80.gen/sources_1/ip/bram_32k_rom/bram_32k_rom/bram_32k_rom_in_context.xdc] for cell 'rom/unit'
Finished Parsing XDC File [f:/Projects/gb80/gb80.gen/sources_1/ip/bram_32k_rom/bram_32k_rom/bram_32k_rom_in_context.xdc] for cell 'rom/unit'
Parsing XDC File [f:/Projects/gb80/gb80.gen/sources_1/ip/bram_main_ram/bram_main_ram/bram_main_ram_in_context.xdc] for cell 'mram/unit'
Finished Parsing XDC File [f:/Projects/gb80/gb80.gen/sources_1/ip/bram_main_ram/bram_main_ram/bram_main_ram_in_context.xdc] for cell 'mram/unit'
Parsing XDC File [F:/Projects/gb80/gb80.srcs/constrs_1/imports/new/lab_4.xdc]
Finished Parsing XDC File [F:/Projects/gb80/gb80.srcs/constrs_1/imports/new/lab_4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Projects/gb80/gb80.srcs/constrs_1/imports/new/lab_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1295.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1295.793 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mram/unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rom/unit' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1302.336 ; gain = 75.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1302.336 ; gain = 75.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for rom/unit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mram/unit. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1302.336 ; gain = 75.402
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cpu_state_reg' in module 'cpu'
WARNING: [Synth 8-327] inferring latch for variable 'req\.read_out_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:81]
WARNING: [Synth 8-327] inferring latch for variable 'rom_if\.addr_select_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:81]
WARNING: [Synth 8-327] inferring latch for variable 'rom_if\.write_value_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:81]
WARNING: [Synth 8-327] inferring latch for variable 'rom_if\.write_enable_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:81]
WARNING: [Synth 8-327] inferring latch for variable 'mram_if\.addr_select_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:86]
WARNING: [Synth 8-327] inferring latch for variable 'mram_if\.write_value_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:86]
WARNING: [Synth 8-327] inferring latch for variable 'mram_if\.write_enable_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:86]
WARNING: [Synth 8-327] inferring latch for variable 'mmio_timer_if\.addr_select_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:111]
WARNING: [Synth 8-327] inferring latch for variable 'mmio_timer_if\.write_value_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:111]
WARNING: [Synth 8-327] inferring latch for variable 'mmio_timer_if\.write_enable_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:81]
WARNING: [Synth 8-327] inferring latch for variable 'mmio_interrupts_if\.addr_select_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:119]
WARNING: [Synth 8-327] inferring latch for variable 'mmio_interrupts_if\.write_value_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:119]
WARNING: [Synth 8-327] inferring latch for variable 'mmio_interrupts_if\.write_enable_reg' [F:/Projects/gb80/gb80.srcs/sources_1/new/ram_unit.sv:119]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 | 00000000000000000000000000000001
                 iSTATE2 |                               01 | 00000000000000000000000000000010
                  iSTATE |                               10 | 00000000000000000000000000000011
*
                 iSTATE0 |                               11 | 00000000000000000000000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpu_state_reg' using encoding 'sequential' in module 'cpu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1302.336 ; gain = 75.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 9     
	   3 Input   16 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 7     
	   3 Input    9 Bit       Adders := 3     
	   4 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 12    
	   3 Input    8 Bit       Adders := 5     
	   4 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 31    
	   5 Input   32 Bit        Muxes := 11    
	   4 Input   32 Bit        Muxes := 5     
	   6 Input   32 Bit        Muxes := 7     
	  16 Input   32 Bit        Muxes := 8     
	   7 Input   32 Bit        Muxes := 1     
	  21 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 22    
	   4 Input   16 Bit        Muxes := 1     
	  22 Input   16 Bit        Muxes := 13    
	   8 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 1     
	  21 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 79    
	   4 Input    8 Bit        Muxes := 13    
	  16 Input    8 Bit        Muxes := 21    
	  12 Input    8 Bit        Muxes := 2     
	  14 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 27    
	  20 Input    8 Bit        Muxes := 8     
	   3 Input    8 Bit        Muxes := 7     
	   7 Input    8 Bit        Muxes := 5     
	  19 Input    8 Bit        Muxes := 2     
	  18 Input    8 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 3     
	  30 Input    8 Bit        Muxes := 1     
	  15 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 31    
	   4 Input    6 Bit        Muxes := 6     
	   3 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 7     
	   5 Input    6 Bit        Muxes := 10    
	  16 Input    6 Bit        Muxes := 4     
	   7 Input    6 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   7 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 2     
	  16 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 15    
	   6 Input    3 Bit        Muxes := 8     
	   7 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 3     
	  12 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 2     
	  21 Input    2 Bit        Muxes := 2     
	  22 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 199   
	   4 Input    1 Bit        Muxes := 47    
	   3 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 31    
	   6 Input    1 Bit        Muxes := 26    
	   7 Input    1 Bit        Muxes := 13    
	  16 Input    1 Bit        Muxes := 46    
	  14 Input    1 Bit        Muxes := 11    
	  12 Input    1 Bit        Muxes := 6     
	  21 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 1     
	  30 Input    1 Bit        Muxes := 4     
	  23 Input    1 Bit        Muxes := 1     
	  22 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1508.715 ; gain = 281.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1508.715 ; gain = 281.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
