// Seed: 3338818903
module module_0 (
    input uwire id_0,
    output tri id_1,
    output tri id_2,
    output supply1 id_3
);
  assign id_2 = -1;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign module_1.id_2 = 0;
  wire id_5;
  assign id_1 = id_5;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6
);
  wire  id_8;
  logic id_9;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_0
  );
  final $clog2(96);
  ;
endmodule
program module_2 (
    input tri  id_0,
    input tri0 id_1,
    input wor  id_2
);
  supply1 id_4 = -1;
  assign module_0.id_2 = 0;
endprogram
