/*
 * Copyright 2014 starterkit.ru
 *
 * The code contained herein is licensed under the GNU General Public
 * License V2.
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include "imx6qdl-lvds-1024x768-1024x768.dtsi"

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_3p3v: regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str = "1280x720M@60";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB24";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_disp_sodimm>;
		status = "okay";
	};

	sound {
		compatible = "fsl,imx-audio-tlv320";
		model = "imx-tlv320";
		ssi-controller = <&ssi2>;
		audio-codec = <&codec>;
		audio-routing =
			"MICIN", "Mic Jack",
			"Headphone Jack", "LHPOUT",
			"Headphone Jack", "RHPOUT";
		mux-int-port = <2>;
		mux-ext-port = <5>;
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	sound-spdif {
		compatible = "fsl,imx-audio-spdif",
				"fsl,imx-sabreauto-spdif";
		model = "imx-spdif";
		spdif-controller = <&spdif>;
		spdif-out;
		spdif-in;
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		ain_num = <1>;
		status = "okay";
	};
	
	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_sodimm>;
	status = "okay";
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio5 25 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_sodimm>;
	status = "okay";

	tsc2046@0 {
		compatible = "ti,tsc2046";
		reg = <0>;
		spi-max-frequency = <100000>;
		/* pen irq is GPIO3_27 */
		interrupt-parent = <&gpio3>;
		interrupts = <27 0x2>;
		pendown-gpio = <&gpio3 27 0>;
		vcc-supply = <&reg_3p3v>;

		ti,debounce-max = /bits/ 16 <5>;
		ti,debounce-tol = /bits/ 16 <10>;
		ti,debounce-rep = /bits/ 16 <0>;

		linux,wakeup;
	};
};

&ecspi4 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 20 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4_sodimm>;
	status = "okay";

	tsc2046@0 {
		compatible = "ti,tsc2046";
		reg = <0>;
		spi-max-frequency = <100000>;
		/* pen irq is GPIO4_10 */
		interrupt-parent = <&gpio4>;
		interrupts = <10 0x2>;
		pendown-gpio = <&gpio4 10 0>;
		vcc-supply = <&reg_3p3v>;

		ti,debounce-max = /bits/ 16 <5>;
		ti,debounce-tol = /bits/ 16 <10>;
		ti,debounce-rep = /bits/ 16 <0>;

		linux,wakeup;
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_sodimm>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio1 23 0>;
	fsl,magic-packet;
	status = "okay";
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1_sodimm>; /* pin conflict with  LVDS0 TS PENIRQ */
	status = "disabled";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2_sodimm>;
	status = "okay";
};

&gpc {
	fsl,ldo-bypass = <0>;
	fsl,wdog-reset = <1>;
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec_sodimm>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <1>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_sodimm>;
	status = "okay";

	codec: tlv320aic23@1a {
		compatible = "ti,tlv320aic23";
		reg = <0x1a>;
		clocks = <&clks 200>;
		clock-frequency = <12000000>;
	};

	adv7180: adv7180@21 {
		compatible = "adv,adv7180";
		reg = <0x21>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_csi_sodimm>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_3p3v>;
		AVDD-supply = <&reg_3p3v>;
		DVDD-supply = <&reg_3p3v>;
		PVDD-supply = <&reg_3p3v>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		cvbs = <1>;
		cam_std = <0>; /* 0 - PAL(default), 1 - NTSC J , 2 - NTSC M */
	};
	
	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	hog {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				/* AUDIO_MCLK */
				MX6QDL_PAD_NANDF_CS2__CCM_CLKO2             0x80000000
				/* ECSPI1 CS0 */
				MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25            0x80000000
				/* ECSPI4 CS0 */
				MX6QDL_PAD_EIM_D20__GPIO3_IO20              0x80000000
				/* LVDS0 TS PENIRQ */
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10             0x80000000
				/* LVDS1 TS PENIRQ */
				MX6QDL_PAD_EIM_D27__GPIO3_IO27              0x80000000
				/* PHY Reset */
				MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23         0x80000000
				/* SD1 CD */
				MX6QDL_PAD_SD2_CLK__GPIO1_IO10              0x80000000
				/* mPCIe reset */
				MX6QDL_PAD_SD2_DAT3__GPIO1_IO12             0x80000000
				/* GPIO */
				MX6QDL_PAD_EIM_A22__GPIO2_IO16              0x80000000
				MX6QDL_PAD_SD2_CMD__GPIO1_IO11              0x80000000
				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13             0x80000000
				MX6QDL_PAD_SD2_DAT1__GPIO1_IO14             0x80000000
				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15             0x80000000
			>;
		};
	};

	audmux {
		pinctrl_audmux_sodimm: audmux-sodimm {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__AUD5_TXC               0x130b0
				MX6QDL_PAD_KEY_ROW0__AUD5_TXD               0x130b0
				MX6QDL_PAD_KEY_COL1__AUD5_TXFS              0x130b0
				MX6QDL_PAD_KEY_ROW1__AUD5_RXD               0x130b0
			>;
		};
	};

	ecspi1 {
		pinctrl_ecspi1_sodimm: ecspi1-sodimm {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT4__ECSPI1_SCLK           0x100b1
				MX6QDL_PAD_CSI0_DAT5__ECSPI1_MOSI           0x100b1
				MX6QDL_PAD_CSI0_DAT6__ECSPI1_MISO           0x100b1
			>;
		};
	};

	ecspi4 {
		pinctrl_ecspi4_sodimm: ecspi4-sodimm {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK             0x100b1
				MX6QDL_PAD_EIM_D22__ECSPI4_MISO             0x100b1
				MX6QDL_PAD_EIM_D28__ECSPI4_MOSI             0x100b1
			>;
		};
	};

	fec {
		pinctrl_enet_sodimm: enet-sodimm {
			fsl,pins = <
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK            0x4001b0b0
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO             0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC               0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN          0x1b0b0
				MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER           0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN           0x1b0b0
				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0         0x1b0b0
				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1         0x1b0b0
				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0         0x1b0b0
				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1         0x1b0b0
			>;
		};
	};

	flexcan1 {
		pinctrl_flexcan1_sodimm: flexcan1-sodimm {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX            0x80000000
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX            0x80000000
			>;
		};
	};

	flexcan2 {
		pinctrl_flexcan2_sodimm: flexcan2-sodimm {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX            0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX            0x80000000
			>;
		};
	};

	gpmi-nand {
		pinctrl_gpmi_nand_sodimm: gpmi-nand-sodimm {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__NAND_CLE              0xb0b1
				MX6QDL_PAD_NANDF_ALE__NAND_ALE              0xb0b1
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B            0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B          0xb000
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B            0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B            0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B               0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B               0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00            0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01            0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02            0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03            0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04            0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05            0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06            0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07            0xb0b1
				MX6QDL_PAD_SD4_DAT0__NAND_DQS               0x00b1
			>;
		};
	};

	hdmi_cec {
		pinctrl_hdmi_cec_sodimm: hdmi-cec-sodimm {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE       0x1f8b0
			>;
		};
	};

	i2c2 {
		pinctrl_i2c2_sodimm: i2c2-sodimm {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__I2C2_SCL                0x4001b8b1
				MX6QDL_PAD_EIM_D16__I2C2_SDA                0x4001b8b1
			>;
		};
	};

	i2c3 {
		pinctrl_i2c3_sodimm: i2c3-sodimm {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__I2C3_SCL                0x4001b8b1
				MX6QDL_PAD_EIM_D18__I2C3_SDA                0x4001b8b1
			>;
		};
	};

	ipu1 {
		pinctrl_ipu1_csi_sodimm: ipu1-csi-sodimm {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12     0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13     0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14     0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15     0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16     0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17     0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18     0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19     0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK    0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC       0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC      0x80000000
			>;
		};

		pinctrl_ipu1_disp_sodimm: ipu1-disp-sodimm {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK  0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15        0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02         0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03         0x10
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04         0x80000000
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00    0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01    0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02    0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03    0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04    0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05    0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06    0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07    0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08    0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09    0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10   0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11   0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12   0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13   0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14   0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15   0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16   0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17   0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18   0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19   0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20   0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21   0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22   0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23   0x10
			>;
		};
	};

	pwm1 {
		pinctrl_pwm1_sodimm: pwm1-sodimm {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__PWM1_OUT                 0x1b0b1
			>;
		};
	};

	pwm4 {
		pinctrl_pwm4_sodimm: pwm4-sodimm {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT2__PWM4_OUT               0x1b0b1
			>;
		};
	};

	spdif {
		pinctrl_spdif_sodimm: spdif-sodimm {
			fsl,pins = <
				MX6QDL_PAD_GPIO_17__SPDIF_OUT               0x1b0b0
				MX6QDL_PAD_KEY_COL3__SPDIF_IN               0x1b0b0
			>;
		};
	};

	uart1 {
		pinctrl_uart1_sodimm: uart1-sodimm {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA        0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA        0x1b0b1
			>;
		};
	};

	uart2 {
		pinctrl_uart2_sodimm: uart2-sodimm {
			fsl,pins = <
				MX6QDL_PAD_GPIO_7__UART2_TX_DATA            0x1b0b1
				MX6QDL_PAD_GPIO_8__UART2_RX_DATA            0x1b0b1
			>;
		};
	};

	uart3 {
		pinctrl_uart3_sodimm: uart3-sodimm {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA           0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA           0x1b0b1
			>;
		};
	};

	usbotg {
		pinctrl_usbotg_sodimm: usbotg-sodimm {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID               0x17059
			>;
		};
	};

	usdhc1 {
		pinctrl_usdhc1_sodimm: usdhc1-sodimm {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD                 0x17071
				MX6QDL_PAD_SD1_CLK__SD1_CLK                 0x10071
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0              0x17071
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1              0x17071
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2              0x17071
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3              0x17071
			>;
		};
	};

	usdhc3 {
		pinctrl_usdhc3_sodimm: usdhc3-sodimm {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD                 0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK                 0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0              0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1              0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2              0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3              0x17059
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4              0x17059
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5              0x17059
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6              0x17059
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7              0x17059
			>;
		};
	};

	usdhc3 {
		pinctrl_usdhc3_100mhz_sodimm: usdhc3-100mhz-sodimm {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD                 0x170B9
				MX6QDL_PAD_SD3_CLK__SD3_CLK                 0x100B9
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0              0x170B9
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1              0x170B9
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2              0x170B9
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3              0x170B9
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4              0x170B9
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5              0x170B9
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6              0x170B9
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7              0x170B9
			>;
		};
	};

	weim {
		pinctrl_weim_sodimm: weim-sodimm {
			fsl,pins = <
				MX6QDL_PAD_EIM_BCLK__EIM_BCLK               0x1bb1
				MX6QDL_PAD_EIM_OE__EIM_OE_B                 0xb0b1
				MX6QDL_PAD_EIM_RW__EIM_RW                   0xb0b1
				MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B             0xb060
				MX6QDL_PAD_EIM_CS0__EIM_CS0_B               0xb0b1
				MX6QDL_PAD_EIM_CS1__EIM_CS1_B               0xb0b1
				MX6QDL_PAD_EIM_LBA__EIM_LBA_B               0xb0b1
				MX6QDL_PAD_EIM_EB0__EIM_EB0_B               0xb0b1
				MX6QDL_PAD_EIM_EB1__EIM_EB1_B               0xb0b1
				MX6QDL_PAD_EIM_DA15__EIM_AD15               0xb0b1
				MX6QDL_PAD_EIM_DA14__EIM_AD14               0xb0b1
				MX6QDL_PAD_EIM_DA13__EIM_AD13               0xb0b1
				MX6QDL_PAD_EIM_DA12__EIM_AD12               0xb0b1
				MX6QDL_PAD_EIM_DA11__EIM_AD11               0xb0b1
				MX6QDL_PAD_EIM_DA10__EIM_AD10               0xb0b1
				MX6QDL_PAD_EIM_DA9__EIM_AD09                0xb0b1
				MX6QDL_PAD_EIM_DA8__EIM_AD08                0xb0b1
				MX6QDL_PAD_EIM_DA7__EIM_AD07                0xb0b1
				MX6QDL_PAD_EIM_DA6__EIM_AD06                0xb0b1
				MX6QDL_PAD_EIM_DA5__EIM_AD05                0xb0b1
				MX6QDL_PAD_EIM_DA4__EIM_AD04                0xb0b1
				MX6QDL_PAD_EIM_DA3__EIM_AD03                0xb0b1
				MX6QDL_PAD_EIM_DA2__EIM_AD02                0xb0b1
				MX6QDL_PAD_EIM_DA1__EIM_AD01                0xb0b1
				MX6QDL_PAD_EIM_DA0__EIM_AD00                0xb0b1
			>;
		};
	};
};

&pcie {
	reset-gpio = <&gpio1 12 0>;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_sodimm>;
	status = "okay";
};

&spdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spdif_sodimm>;
	status = "okay";
};

&ssi2 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_sodimm>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_sodimm>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_sodimm>;
	status = "okay";
};

&usbh1 {
	status = "okay";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_sodimm>;
	disable-over-current;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1_sodimm>;
	vmmc-supply = <&reg_3p3v>;
	keep-power-in-suspend;
	bus-width = <4>;
	no-1-8-v;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_100mhz_sodimm>;
	vmmc-supply = <&reg_3p3v>;
	keep-power-in-suspend;
        bus-width = <8>;
        non-removable;
	no-1-8-v;
	status = "okay";
};

&wdog1 {
	status = "okay";
};

&wdog2 {
	status = "disabled";
};

&weim {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_weim_sodimm>;
	#address-cells = <2>;
	#size-cells = <1>;
	ranges = <0 0 0x08000000 0x08000000>;
	status = "okay";
};
