###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:21:11 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 14
Nr. of Sinks                   : 371
Nr. of Buffer                  : 76
Nr. of Level (including gates) : 16
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK 1679.9(ps)
Min trig. edge delay at sink(R): UART_RST_SYNC/sync_reg_reg[0]/CK 1588.4(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1588.4~1679.9(ps)      0~0(ps)             
Fall Phase Delay               : 1717.3~1808.4(ps)      0~0(ps)             
Trig. Edge Skew                : 91.5(ps)               25(ps)              
Rise Skew                      : 91.5(ps)               
Fall Skew                      : 91.1(ps)               
Max. Rise Buffer Tran          : 209.5(ps)              50(ps)              
Max. Fall Buffer Tran          : 157.2(ps)              50(ps)              
Max. Rise Sink Tran            : 54.8(ps)               50(ps)              
Max. Fall Sink Tran            : 51.7(ps)               50(ps)              
Min. Rise Buffer Tran          : 32.9(ps)               0(ps)               
Min. Fall Buffer Tran          : 30.9(ps)               0(ps)               
Min. Rise Sink Tran            : 47(ps)                 0(ps)               
Min. Fall Sink Tran            : 43.1(ps)               0(ps)               

view setup1_analysis_view : skew = 91.5ps (required = 25ps)
view setup2_analysis_view : skew = 91.5ps (required = 25ps)
view setup3_analysis_view : skew = 91.5ps (required = 25ps)
view hold1_analysis_view : skew = 54.7ps (required = 25ps)
view hold2_analysis_view : skew = 54.7ps (required = 25ps)
view hold3_analysis_view : skew = 54.7ps (required = 25ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
scan_clk__L4_I1/A                [61.4 44.9](ps)        50(ps)              
UART_CLK_M__L1_I0/A              [99.3 95.8](ps)        50(ps)              
UART_CLK_M__L2_I1/A              [81.9 80.3](ps)        50(ps)              
UART_CLK_M__L2_I0/A              [81.9 80.3](ps)        50(ps)              
UART_TX_ClkDiv/New_clk_reg/CK    [81.9 80.3](ps)        50(ps)              
UART_TX_ClkDiv/U15/B             [209.5 157.2](ps)      50(ps)              
UART_RX_ClkDiv/U34/B             [174.6 136.8](ps)      50(ps)              
TX_CLK_MUX/U1/A                  [116.7 105.4](ps)      50(ps)              
scan_clk__L8_I1/A                [52.9 49](ps)          50(ps)              
RX_CLK_MUX/U1/A                  [78.1 83.7](ps)        50(ps)              
UART_CLK_M__L5_I1/A              [60.3 55.6](ps)        50(ps)              
UART_CLK_M__L5_I0/A              [60.3 55.6](ps)        50(ps)              
TX_CLK_M__L1_I0/A                [159.8 114](ps)        50(ps)              
scan_clk__L9_I1/A                [50.3 46.7](ps)        50(ps)              
scan_clk__L9_I0/A                [54.4 50.3](ps)        50(ps)              
RX_CLK_M__L1_I0/A                [112.7 91.7](ps)       50(ps)              
UART_CLK_M__L6_I1/A              [51 47.2](ps)          50(ps)              
TX_CLK_M__L2_I0/A                [80.6 79.4](ps)        50(ps)              
RX_CLK_M__L2_I0/A                [93.2 91.1](ps)        50(ps)              
UART_CLK_M__L7_I1/A              [52.2 48.4](ps)        50(ps)              
UART_TX_ClkDiv/U15/A             [52.2 48.4](ps)        50(ps)              
TX_CLK_M__L3_I3/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I2/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I1/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I0/A                [80.3 74](ps)          50(ps)              
RX_CLK_M__L3_I1/A                [70 67.8](ps)          50(ps)              
RX_CLK_M__L3_I0/A                [70 67.8](ps)          50(ps)              
TX_CLK_MUX/U1/A                  [112.9 91.8](ps)       50(ps)              
scan_clk__L12_I1/A               [55.5 51.3](ps)        50(ps)              
scan_clk__L12_I0/A               [55.5 51.3](ps)        50(ps)              
REF_CLK_M__L1_I0/A               [183.1 154](ps)        50(ps)              
REF_CLK_M__L1_I1/A               [183.1 154](ps)        50(ps)              
UART_RX/U1/Samples_reg[1]/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U1/Samples_reg[0]/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[0]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[1]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[2]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[0]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[1]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[2]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[3]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[4]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[5]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U5/Str_err_reg/CK        [53.5 51.7](ps)        50(ps)              
UART_RX/U6/Stp_err_reg/CK        [53.5 51.7](ps)        50(ps)              
UART_RX/U7/Data_Valid_reg/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[0]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[1]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[2]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[3]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U1/Sampeld_Bit_reg/CK    [50.5 48.6](ps)        50(ps)              
UART_RX/U1/Samples_reg[2]/CK     [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[0]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[1]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[2]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[3]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[1]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[2]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[3]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[4]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[5]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[6]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[7]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U4/Calc_parity_reg/CK    [50.5 48.6](ps)        50(ps)              
UART_RX/U4/par_err_reg/CK        [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[0]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U7/Parity_Error_reg/CK   [50.5 48.6](ps)        50(ps)              
UART_RX/U7/Stop_Error_reg/CK     [50.5 48.6](ps)        50(ps)              
UART_CLK_M__L9_I0/A              [54 49.9](ps)          50(ps)              
TX_CLK_M__L1_I0/A                [159.8 114](ps)        50(ps)              
RX_CLK_MUX/U1/A                  [73.9 71.3](ps)        50(ps)              
RX_CLK_MUX/U1/B                  [50.2 49](ps)          50(ps)              
REF_CLK_M__L2_I0/A               [118.7 115.5](ps)      50(ps)              
UART_CLK_M__L10_I0/A             [55.3 51.1](ps)        50(ps)              
TX_CLK_M__L2_I0/A                [80.6 79.4](ps)        50(ps)              
RX_CLK_M__L1_I0/A                [112.7 91.7](ps)       50(ps)              
RX_CLK_M__L1_I0/A                [116.2 105.2](ps)      50(ps)              
TX_CLK_M__L1_I0/A                [162.5 128.4](ps)      50(ps)              
REF_CLK_M__L3_I1/A               [80.5 74.5](ps)        50(ps)              
REF_CLK_M__L3_I0/A               [80.6 74.6](ps)        50(ps)              
Gated_ALU_CLK__L1_I0/A           [98.6 77.2](ps)        50(ps)              
UART_CLK_M__L11_I0/A             [54.5 50.4](ps)        50(ps)              
TX_CLK_M__L3_I3/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I2/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I1/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I0/A                [80.3 74](ps)          50(ps)              
RX_CLK_M__L2_I0/A                [93.2 91.1](ps)        50(ps)              
RX_CLK_M__L2_I0/A                [93.2 91.1](ps)        50(ps)              
TX_CLK_M__L2_I0/A                [80.6 79.5](ps)        50(ps)              
REF_CLK_M__L4_I3/A               [70.3 65](ps)          50(ps)              
REF_CLK_M__L4_I2/A               [70.3 65](ps)          50(ps)              
REF_CLK_M__L4_I1/A               [69.5 64.2](ps)        50(ps)              
REF_CLK_M__L4_I0/A               [69.5 64.2](ps)        50(ps)              
Gated_ALU_CLK__L2_I0/A           [54.5 56.7](ps)        50(ps)              
UART_CLK_M__L12_I0/A             [62.5 56.3](ps)        50(ps)              
RX_CLK_M__L3_I1/A                [70 67.8](ps)          50(ps)              
RX_CLK_M__L3_I0/A                [70 67.8](ps)          50(ps)              
RX_CLK_M__L3_I1/A                [70 67.8](ps)          50(ps)              
RX_CLK_M__L3_I0/A                [70 67.8](ps)          50(ps)              
TX_CLK_M__L3_I3/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I2/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I1/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I0/A                [80.3 74](ps)          50(ps)              
REF_CLK_M__L5_I15/A              [114.5 106](ps)        50(ps)              
REF_CLK_M__L5_I14/A              [114.5 106](ps)        50(ps)              
REF_CLK_M__L5_I13/A              [114.5 106](ps)        50(ps)              
REF_CLK_M__L5_I12/A              [114.5 106](ps)        50(ps)              
REF_CLK_M__L5_I11/A              [114.4 105.9](ps)      50(ps)              
REF_CLK_M__L5_I10/A              [114.4 105.9](ps)      50(ps)              
REF_CLK_M__L5_I9/A               [114.4 105.9](ps)      50(ps)              
REF_CLK_M__L5_I8/A               [114.4 105.9](ps)      50(ps)              
REF_CLK_M__L5_I7/A               [116.4 107.7](ps)      50(ps)              
REF_CLK_M__L5_I6/A               [116.4 107.7](ps)      50(ps)              
REF_CLK_M__L5_I5/A               [116.4 107.7](ps)      50(ps)              
REF_CLK_M__L5_I4/A               [116.4 107.7](ps)      50(ps)              
REF_CLK_M__L5_I3/A               [114.2 105.7](ps)      50(ps)              
REF_CLK_M__L5_I2/A               [114.2 105.7](ps)      50(ps)              
REF_CLK_M__L5_I1/A               [114.2 105.7](ps)      50(ps)              
REF_CLK_M__L5_I0/A               [114.2 105.7](ps)      50(ps)              
Gated_ALU_CLK__L3_I0/A           [82.7 53.9](ps)        50(ps)              
UART_RX/U1/Samples_reg[1]/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U1/Samples_reg[0]/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[0]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[1]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[2]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[0]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[1]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[2]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[3]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[4]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[5]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U5/Str_err_reg/CK        [53.5 51.7](ps)        50(ps)              
UART_RX/U6/Stp_err_reg/CK        [53.5 51.7](ps)        50(ps)              
UART_RX/U7/Data_Valid_reg/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[0]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[1]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[2]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[3]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U1/Sampeld_Bit_reg/CK    [50.5 48.6](ps)        50(ps)              
UART_RX/U1/Samples_reg[2]/CK     [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[0]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[1]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[2]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[3]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[1]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[2]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[3]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[4]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[5]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[6]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[7]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U4/Calc_parity_reg/CK    [50.5 48.6](ps)        50(ps)              
UART_RX/U4/par_err_reg/CK        [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[0]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U7/Parity_Error_reg/CK   [50.5 48.6](ps)        50(ps)              
UART_RX/U7/Stop_Error_reg/CK     [50.5 48.6](ps)        50(ps)              
UART_RX/U1/Samples_reg[1]/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U1/Samples_reg[0]/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[0]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[1]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[2]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[0]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[1]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[2]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[3]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[4]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[5]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U5/Str_err_reg/CK        [53.5 51.7](ps)        50(ps)              
UART_RX/U6/Stp_err_reg/CK        [53.5 51.7](ps)        50(ps)              
UART_RX/U7/Data_Valid_reg/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[0]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[1]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[2]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[3]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U1/Sampeld_Bit_reg/CK    [50.5 48.6](ps)        50(ps)              
UART_RX/U1/Samples_reg[2]/CK     [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[0]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[1]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[2]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[3]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[1]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[2]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[3]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[4]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[5]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[6]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[7]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U4/Calc_parity_reg/CK    [50.5 48.6](ps)        50(ps)              
UART_RX/U4/par_err_reg/CK        [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[0]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U7/Parity_Error_reg/CK   [50.5 48.6](ps)        50(ps)              
UART_RX/U7/Stop_Error_reg/CK     [50.5 48.6](ps)        50(ps)              
RegFile/memory_reg[3][2]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][7]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[5][0]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][0]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[6][1]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][1]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][6]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[5][1]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][2]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[5][2]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][3]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[7][2]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[5][3]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[6][3]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[5][4]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[7][3]/CK      [53.9 50.2](ps)        50(ps)              
SYS_Cntroller/current_state_reg[3]/CK[53.6 50](ps)          50(ps)              
RegFile/RdData_reg[2]/CK         [53.6 50](ps)          50(ps)              
RegFile/RdData_reg[1]/CK         [53.6 50](ps)          50(ps)              
RegFile/RdData_reg[0]/CK         [53.6 50](ps)          50(ps)              
RegFile/RdData_VLD_reg/CK        [53.6 50](ps)          50(ps)              
RegFile/RdData_reg[5]/CK         [53.6 50](ps)          50(ps)              
SYS_Cntroller/Stored_Frame2_reg[0]/CK[53.6 50](ps)          50(ps)              
SYS_Cntroller/Stored_Frame2_reg[1]/CK[53.6 50](ps)          50(ps)              
RegFile/memory_reg[2][0]/CK      [53.6 50](ps)          50(ps)              
SYS_Cntroller/Stored_Frame2_reg[2]/CK[53.6 50](ps)          50(ps)              
RegFile/memory_reg[2][1]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[2][2]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[3][0]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[6][0]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[7][0]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[3][1]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[1][0]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[11][1]/CK     [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[1][6]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[9][0]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[1][7]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[1][3]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[8][0]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[8][1]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[7][7]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[8][7]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[0][0]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[5][7]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/RdData_reg[7]/CK         [54.8 51.1](ps)        50(ps)              
RegFile/RdData_reg[6]/CK         [54.8 51.1](ps)        50(ps)              
RegFile/RdData_reg[3]/CK         [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[7][1]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/RdData_reg[4]/CK         [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[14][2]/CK     [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[13][3]/CK     [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[7][5]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[12][1]/CK     [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[13][2]/CK     [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[12][2]/CK     [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[7][6]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[7][4]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[6][5]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[6][4]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[6][7]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[5][6]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[4][4]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[6][6]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[5][5]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[4][5]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[11][4]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][2]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][1]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[9][7]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][6]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][2]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][3]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][4]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][5]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[9][1]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[9][2]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][5]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][6]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[14][4]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[8][3]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[0][1]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[9][4]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][3]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[12][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[14][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[13][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[15][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[15][6]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[13][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[12][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[14][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[15][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[12][6]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[0][5]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[0][6]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[8][6]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[0][7]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[1][1]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[0][3]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[0][2]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[1][2]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[1][5]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[8][5]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[0][4]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[1][4]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[9][5]/CK      [54.1 50.4](ps)        50(ps)              
RegFile/memory_reg[8][4]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[9][3]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[8][2]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[9][6]/CK      [54.1 50.4](ps)        50(ps)              
RegFile/memory_reg[13][5]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[15][5]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[14][1]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[14][5]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[15][2]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[13][6]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[14][6]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[13][1]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[15][1]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[12][4]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[12][5]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[15][4]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[15][3]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[12][3]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[13][4]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[14][3]/CK     [52.4 48.8](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][5]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][5]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][6]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][5]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][1]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][1]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][5]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][0]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][1]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][3]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][1]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][2]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][5]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U0_FIFO_W/Address_reg[0]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][4]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][4]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U0_FIFO_W/Address_reg[2]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][3]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][2]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][4]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][5]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][5]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/Address_reg[1]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][3]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][3]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][1]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][0]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][4]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][4]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][4]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][3]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][4]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][3]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/Address_reg[3]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/CK[51.9 48.4](ps)        50(ps)              
Data_SYNC/sync_bus_reg[6]/CK     [53.6 49.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame2_reg[5]/CK[53.6 49.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[5]/CK[53.6 49.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[5]/CK     [53.6 49.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame2_reg[4]/CK[53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[3][5]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[3][6]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[3][7]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[3][4]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[3][3]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[6][2]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[2][7]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[2][6]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[2][3]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[2][4]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[2][5]/CK      [53.6 49.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[0]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame2_reg[7]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[7]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[6]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[2]/CK[52.6 48.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[1]/CK     [52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[6]/CK[52.6 48.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[2]/CK     [52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[3]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame2_reg[6]/CK[52.6 48.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[7]/CK     [52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[0]/CK[52.6 48.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[3]/CK     [52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame2_reg[3]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[4]/CK[52.6 48.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[4]/CK     [52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[1]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/current_state_reg[2]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/current_state_reg[0]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/current_state_reg[1]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[3]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[1]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[4]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][7]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[2]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[5]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][7]/CK[53.8 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][7]/CK[53.9 50.2](ps)        50(ps)              
REF_RST_SYNC/sync_reg_reg[1]/CK  [53.8 50.2](ps)        50(ps)              
REF_RST_SYNC/sync_reg_reg[0]/CK  [53.8 50.2](ps)        50(ps)              
Data_SYNC/Pulse_FF_Out_reg/CK    [53.8 50.2](ps)        50(ps)              
Data_SYNC/enable_pulse_d_reg/CK  [53.8 50.2](ps)        50(ps)              
Data_SYNC/en_sync_reg_reg[1]/CK  [53.8 50.2](ps)        50(ps)              
Data_SYNC/en_sync_reg_reg[0]/CK  [53.8 50.2](ps)        50(ps)              
Data_SYNC/sync_bus_reg[0]/CK     [53.8 50.2](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 371
     Rise Delay	   : [1588.4(ps)  1679.9(ps)]
     Rise Skew	   : 91.5(ps)
     Fall Delay	   : [1717.3(ps)  1808.4(ps)]
     Fall Skew	   : 91.1(ps)


  Child Tree 1 from UART_CLK_MUX/U1/B: 
     nrSink : 95
     Rise Delay [1588.4(ps)  1679.9(ps)] Skew [91.5(ps)]
     Fall Delay[1717.3(ps)  1808.4(ps)] Skew=[91.1(ps)]


  Child Tree 2 from DFT_REF_MUX/U1/B: 
     nrSink : 276
     Rise Delay [1600.1(ps)  1611.7(ps)] Skew [11.6(ps)]
     Fall Delay[1740.7(ps)  1748.3(ps)] Skew=[7.6(ps)]


  Child Tree 3 from RX_CLK_MUX/U1/B: 
     nrSink : 36
     Rise Delay [1589.7(ps)  1593.6(ps)] Skew [3.9(ps)]
     Fall Delay[1727.8(ps)  1731.9(ps)] Skew=[4.1(ps)]


  Child Tree 4 from TX_CLK_MUX/U1/B: 
     nrSink : 45
     Rise Delay [1615.2(ps)  1617.1(ps)] Skew [1.9(ps)]
     Fall Delay[1744.8(ps)  1746.8(ps)] Skew=[2(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: UART_CLK_MUX/U1/B [68.8(ps) 69.3(ps)]
OUTPUT_TERM: UART_CLK_MUX/U1/Y [233.6(ps) 298(ps)]

Main Tree: 
     nrSink         : 95
     Rise Delay	   : [1588.4(ps)  1679.9(ps)]
     Rise Skew	   : 91.5(ps)
     Fall Delay	   : [1717.3(ps)  1808.4(ps)]
     Fall Skew	   : 91.1(ps)


  Child Tree 1 from UART_TX_ClkDiv/New_clk_reg/CK: 
     nrSink : 45
     Rise Delay [1678(ps)  1679.9(ps)] Skew [1.9(ps)]
     Fall Delay[1757.5(ps)  1759.5(ps)] Skew=[2(ps)]


  Child Tree 2 from UART_RX_ClkDiv/New_clk_reg/CK: 
     nrSink : 36
     Rise Delay [1648.7(ps)  1652.6(ps)] Skew [3.9(ps)]
     Fall Delay[1748.7(ps)  1752.8(ps)] Skew=[4.1(ps)]


  Child Tree 3 from UART_TX_ClkDiv/U15/A: 
     nrSink : 45
     Rise Delay [1598.2(ps)  1600.1(ps)] Skew [1.9(ps)]
     Fall Delay[1769.3(ps)  1771.3(ps)] Skew=[2(ps)]


  Child Tree 4 from UART_RX_ClkDiv/U34/A: 
     nrSink : 36
     Rise Delay [1597.3(ps)  1601.2(ps)] Skew [3.9(ps)]
     Fall Delay[1804.3(ps)  1808.4(ps)] Skew=[4.1(ps)]


  Main Tree from UART_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 14
     nrGate : 4
     Rise Delay [1588.4(ps)  1590.4(ps)] Skew [2(ps)]
     Fall Delay [1717.3(ps)  1719.3(ps)] Skew=[2(ps)]


**** Sub Tree Report ****
INPUT_TERM: UART_TX_ClkDiv/New_clk_reg/CK [377.8(ps) 452.4(ps)]
OUTPUT_TERM: UART_TX_ClkDiv/New_clk_reg/Q [957.6(ps) 948.9(ps)]

Main Tree: 
     nrSink         : 45
     Rise Delay	   : [1678(ps)  1679.9(ps)]
     Rise Skew	   : 1.9(ps)
     Fall Delay	   : [1757.5(ps)  1759.5(ps)]
     Fall Skew	   : 2(ps)


  Child Tree 1 from UART_TX_ClkDiv/U15/B: 
     nrSink : 45
     Rise Delay [1678(ps)  1679.9(ps)] Skew [1.9(ps)]
     Fall Delay[1757.5(ps)  1759.5(ps)] Skew=[2(ps)]


  Main Tree from UART_TX_ClkDiv/New_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: UART_RX_ClkDiv/New_clk_reg/CK [460.8(ps) 557.5(ps)]
OUTPUT_TERM: UART_RX_ClkDiv/New_clk_reg/Q [1007.8(ps) 1003.9(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1648.7(ps)  1652.6(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1748.7(ps)  1752.8(ps)]
     Fall Skew	   : 4.1(ps)


  Child Tree 1 from UART_RX_ClkDiv/U34/B: 
     nrSink : 36
     Rise Delay [1648.7(ps)  1652.6(ps)] Skew [3.9(ps)]
     Fall Delay[1748.7(ps)  1752.8(ps)] Skew=[4.1(ps)]


  Main Tree from UART_RX_ClkDiv/New_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: UART_TX_ClkDiv/U15/B [958(ps) 949.3(ps)]
OUTPUT_TERM: UART_TX_ClkDiv/U15/Y [1179.1(ps) 1224.5(ps)]

Main Tree: 
     nrSink         : 45
     Rise Delay	   : [1678(ps)  1679.9(ps)]
     Rise Skew	   : 1.9(ps)
     Fall Delay	   : [1757.5(ps)  1759.5(ps)]
     Fall Skew	   : 2(ps)


  Child Tree 1 from TX_CLK_MUX/U1/A: 
     nrSink : 45
     Rise Delay [1678(ps)  1679.9(ps)] Skew [1.9(ps)]
     Fall Delay[1757.5(ps)  1759.5(ps)] Skew=[2(ps)]


  Main Tree from UART_TX_ClkDiv/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: UART_RX_ClkDiv/U34/B [1008.1(ps) 1004.2(ps)]
OUTPUT_TERM: UART_RX_ClkDiv/U34/Y [1194.7(ps) 1249.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1648.7(ps)  1652.6(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1748.7(ps)  1752.8(ps)]
     Fall Skew	   : 4.1(ps)


  Child Tree 1 from RX_CLK_MUX/U1/A: 
     nrSink : 36
     Rise Delay [1648.7(ps)  1652.6(ps)] Skew [3.9(ps)]
     Fall Delay[1748.7(ps)  1752.8(ps)] Skew=[4.1(ps)]


  Main Tree from UART_RX_ClkDiv/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: TX_CLK_MUX/U1/A [1179.4(ps) 1224.8(ps)]
OUTPUT_TERM: TX_CLK_MUX/U1/Y [1389.1(ps) 1464.4(ps)]

Main Tree: 
     nrSink         : 45
     Rise Delay	   : [1678(ps)  1679.9(ps)]
     Rise Skew	   : 1.9(ps)
     Fall Delay	   : [1757.5(ps)  1759.5(ps)]
     Fall Skew	   : 2(ps)


  Main Tree from TX_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 45
     nrGate : 0
     Rise Delay [1678(ps)  1679.9(ps)] Skew [1.9(ps)]
     Fall Delay [1757.5(ps)  1759.5(ps)] Skew=[2(ps)]


**** Sub Tree Report ****
INPUT_TERM: RX_CLK_MUX/U1/A [1194.8(ps) 1249.5(ps)]
OUTPUT_TERM: RX_CLK_MUX/U1/Y [1366.8(ps) 1461.8(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1648.7(ps)  1652.6(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1748.7(ps)  1752.8(ps)]
     Fall Skew	   : 4.1(ps)


  Main Tree from RX_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1648.7(ps)  1652.6(ps)] Skew [3.9(ps)]
     Fall Delay [1748.7(ps)  1752.8(ps)] Skew=[4.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: UART_TX_ClkDiv/U15/A [934.6(ps) 1037.9(ps)]
OUTPUT_TERM: UART_TX_ClkDiv/U15/Y [1100.1(ps) 1240.3(ps)]

Main Tree: 
     nrSink         : 45
     Rise Delay	   : [1598.2(ps)  1600.1(ps)]
     Rise Skew	   : 1.9(ps)
     Fall Delay	   : [1769.3(ps)  1771.3(ps)]
     Fall Skew	   : 2(ps)


  Child Tree 1 from TX_CLK_MUX/U1/A: 
     nrSink : 45
     Rise Delay [1598.2(ps)  1600.1(ps)] Skew [1.9(ps)]
     Fall Delay[1769.3(ps)  1771.3(ps)] Skew=[2(ps)]


  Main Tree from UART_TX_ClkDiv/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: DFT_REF_MUX/U1/B [865.5(ps) 938.8(ps)]
OUTPUT_TERM: DFT_REF_MUX/U1/Y [1098.7(ps) 1227.7(ps)]

Main Tree: 
     nrSink         : 276
     Rise Delay	   : [1600.1(ps)  1611.7(ps)]
     Rise Skew	   : 11.6(ps)
     Fall Delay	   : [1740.7(ps)  1748.3(ps)]
     Fall Skew	   : 7.6(ps)


  Child Tree 1 from U_CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [1600.1(ps)  1602.9(ps)] Skew [2.8(ps)]
     Fall Delay[1742.5(ps)  1745.3(ps)] Skew=[2.8(ps)]


  Main Tree from DFT_REF_MUX/U1/Y w/o tracing through gates: 
     nrSink : 259
     nrGate : 1
     Rise Delay [1604.1(ps)  1611.7(ps)] Skew [7.6(ps)]
     Fall Delay [1740.7(ps)  1748.3(ps)] Skew=[7.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: TX_CLK_MUX/U1/A [1100.4(ps) 1240.6(ps)]
OUTPUT_TERM: TX_CLK_MUX/U1/Y [1309.3(ps) 1476.2(ps)]

Main Tree: 
     nrSink         : 45
     Rise Delay	   : [1598.2(ps)  1600.1(ps)]
     Rise Skew	   : 1.9(ps)
     Fall Delay	   : [1769.3(ps)  1771.3(ps)]
     Fall Skew	   : 2(ps)


  Main Tree from TX_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 45
     nrGate : 0
     Rise Delay [1598.2(ps)  1600.1(ps)] Skew [1.9(ps)]
     Fall Delay [1769.3(ps)  1771.3(ps)] Skew=[2(ps)]


**** Sub Tree Report ****
INPUT_TERM: UART_RX_ClkDiv/U34/A [1006.9(ps) 1130(ps)]
OUTPUT_TERM: UART_RX_ClkDiv/U34/Y [1144.4(ps) 1308.6(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1597.3(ps)  1601.2(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1804.3(ps)  1808.4(ps)]
     Fall Skew	   : 4.1(ps)


  Child Tree 1 from RX_CLK_MUX/U1/A: 
     nrSink : 36
     Rise Delay [1597.3(ps)  1601.2(ps)] Skew [3.9(ps)]
     Fall Delay[1804.3(ps)  1808.4(ps)] Skew=[4.1(ps)]


  Main Tree from UART_RX_ClkDiv/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: RX_CLK_MUX/U1/A [1144.5(ps) 1308.7(ps)]
OUTPUT_TERM: RX_CLK_MUX/U1/Y [1315.4(ps) 1517.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1597.3(ps)  1601.2(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1804.3(ps)  1808.4(ps)]
     Fall Skew	   : 4.1(ps)


  Main Tree from RX_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1597.3(ps)  1601.2(ps)] Skew [3.9(ps)]
     Fall Delay [1804.3(ps)  1808.4(ps)] Skew=[4.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: RX_CLK_MUX/U1/B [1127(ps) 1193.9(ps)]
OUTPUT_TERM: RX_CLK_MUX/U1/Y [1306.9(ps) 1437(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1589.7(ps)  1593.6(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1727.8(ps)  1731.9(ps)]
     Fall Skew	   : 4.1(ps)


  Main Tree from RX_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1589.7(ps)  1593.6(ps)] Skew [3.9(ps)]
     Fall Delay [1727.8(ps)  1731.9(ps)] Skew=[4.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: TX_CLK_MUX/U1/B [1120(ps) 1184.8(ps)]
OUTPUT_TERM: TX_CLK_MUX/U1/Y [1325.6(ps) 1447.5(ps)]

Main Tree: 
     nrSink         : 45
     Rise Delay	   : [1615.2(ps)  1617.1(ps)]
     Rise Skew	   : 1.9(ps)
     Fall Delay	   : [1744.8(ps)  1746.8(ps)]
     Fall Skew	   : 2(ps)


  Main Tree from TX_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 45
     nrGate : 0
     Rise Delay [1615.2(ps)  1617.1(ps)] Skew [1.9(ps)]
     Fall Delay [1744.8(ps)  1746.8(ps)] Skew=[2(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_CLK_GATE/U0_TLATNCAX12M/CK [1217.6(ps) 1369.1(ps)]
OUTPUT_TERM: U_CLK_GATE/U0_TLATNCAX12M/ECK [1364.5(ps) 1523.5(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [1600.1(ps)  1602.9(ps)]
     Rise Skew	   : 2.8(ps)
     Fall Delay	   : [1742.5(ps)  1745.3(ps)]
     Fall Skew	   : 2.8(ps)


  Main Tree from U_CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [1600.1(ps)  1602.9(ps)] Skew [2.8(ps)]
     Fall Delay [1742.5(ps)  1745.3(ps)] Skew=[2.8(ps)]


scan_clk (0 0) load=0.047677(pf) 

scan_clk__L1_I0/A (0.0018 0.0018) 
scan_clk__L1_I0/Y (0.0298 0.0314) load=0.0360614(pf) 

scan_clk__L2_I0/A (0.0327 0.0343) 
scan_clk__L2_I0/Y (0.0681 0.0686) load=0.0226567(pf) 

scan_clk__L3_I1/A (0.0689 0.0694) 
scan_clk__L3_I1/Y (0.1551 0.1728) load=0.0134106(pf) 

scan_clk__L3_I0/A (0.0687 0.0692) 
scan_clk__L3_I0/Y (0.1466 0.1685) load=0.0128996(pf) 

UART_CLK_MUX/U1/B (0.0688 0.0693) 
UART_CLK_MUX/U1/Y (0.2336 0.298) load=0.00615659(pf) 

scan_clk__L4_I1/A (0.1557 0.1734) 
scan_clk__L4_I1/Y (0.2638 0.2837) load=0.0142968(pf) 

scan_clk__L4_I0/A (0.1473 0.1692) 
scan_clk__L4_I0/Y (0.2538 0.2794) load=0.0166693(pf) 

UART_CLK_M__L1_I0/A (0.2338 0.2982) 
UART_CLK_M__L1_I0/Y (0.3762 0.4507) load=0.0306872(pf) 

scan_clk__L5_I1/A (0.2646 0.2845) 
scan_clk__L5_I1/Y (0.3691 0.3946) load=0.0141039(pf) 

scan_clk__L5_I0/A (0.2549 0.2805) 
scan_clk__L5_I0/Y (0.3579 0.3892) load=0.0110017(pf) 

UART_CLK_M__L2_I1/A (0.3768 0.4513) 
UART_CLK_M__L2_I1/Y (0.4607 0.5574) load=0.00407803(pf) 

UART_CLK_M__L2_I0/A (0.3774 0.4519) 
UART_CLK_M__L2_I0/Y (0.4914 0.5726) load=0.0146461(pf) 

UART_TX_ClkDiv/New_clk_reg/CK (0.3778 0.4524) 
UART_TX_ClkDiv/New_clk_reg/Q (0.9576 0.9489) load=0.0122638(pf) 

scan_clk__L6_I1/A (0.3699 0.3954) 
scan_clk__L6_I1/Y (0.4747 0.5059) load=0.0147661(pf) 

scan_clk__L6_I0/A (0.3584 0.3897) 
scan_clk__L6_I0/Y (0.4593 0.4964) load=0.00972089(pf) 

UART_RX_ClkDiv/New_clk_reg/CK (0.4608 0.5575) 
UART_RX_ClkDiv/New_clk_reg/Q (1.0078 1.0039) load=0.00955249(pf) 

UART_CLK_M__L3_I0/A (0.4922 0.5734) 
UART_CLK_M__L3_I0/Y (0.5976 0.6845) load=0.01547(pf) 

UART_TX_ClkDiv/U15/B (0.958 0.9493) 
UART_TX_ClkDiv/U15/Y (1.1791 1.2245) load=0.00810402(pf) 

scan_clk__L7_I1/A (0.4757 0.5069) 
scan_clk__L7_I1/Y (0.5841 0.6208) load=0.0200637(pf) 

scan_clk__L7_I0/A (0.4594 0.4965) 
scan_clk__L7_I0/Y (0.5645 0.6072) load=0.0166589(pf) 

UART_RX_ClkDiv/U34/B (1.0081 1.0042) 
UART_RX_ClkDiv/U34/Y (1.1947 1.2494) load=0.00372603(pf) 

UART_CLK_M__L4_I0/A (0.5986 0.6855) 
UART_CLK_M__L4_I0/Y (0.7126 0.8049) load=0.028681(pf) 

TX_CLK_MUX/U1/A (1.1794 1.2248) 
TX_CLK_MUX/U1/Y (1.3891 1.4644) load=0.0132158(pf) 

scan_clk__L8_I1/A (0.586 0.6227) 
scan_clk__L8_I1/Y (0.6936 0.7359) load=0.0170082(pf) 

scan_clk__L8_I0/A (0.5658 0.6085) 
scan_clk__L8_I0/Y (0.6757 0.7239) load=0.0218051(pf) 

RX_CLK_MUX/U1/A (1.1948 1.2495) 
RX_CLK_MUX/U1/Y (1.3668 1.4618) load=0.00807533(pf) 

UART_CLK_M__L5_I1/A (0.7138 0.8061) 
UART_CLK_M__L5_I1/Y (0.8238 0.9216) load=0.0177589(pf) 

UART_CLK_M__L5_I0/A (0.7133 0.8056) 
UART_CLK_M__L5_I0/Y (0.7994 0.9128) load=0.0151833(pf) 

TX_CLK_M__L1_I0/A (1.3899 1.4652) 
TX_CLK_M__L1_I0/Y (1.5479 1.625) load=0.0499242(pf) 

scan_clk__L9_I1/A (0.6949 0.7372) 
scan_clk__L9_I1/Y (0.8003 0.8482) load=0.0146044(pf) 

scan_clk__L9_I0/A (0.6777 0.7259) 
scan_clk__L9_I0/Y (0.7837 0.8374) load=0.0137718(pf) 

RX_CLK_M__L1_I0/A (1.3672 1.4622) 
RX_CLK_M__L1_I0/Y (1.5204 1.6209) load=0.0378291(pf) 

UART_CLK_M__L6_I1/A (0.8251 0.9229) 
UART_CLK_M__L6_I1/Y (0.9336 1.0369) load=0.0192431(pf) 

UART_CLK_M__L6_I0/A (0.8004 0.9138) 
UART_CLK_M__L6_I0/Y (0.9058 1.023) load=0.0148704(pf) 

TX_CLK_M__L2_I0/A (1.5508 1.6279) 
TX_CLK_M__L2_I0/Y (1.7011 1.6244) load=0.120924(pf) 

scan_clk__L10_I1/A (0.8011 0.849) 
scan_clk__L10_I1/Y (0.9072 0.9607) load=0.0164815(pf) 

scan_clk__L10_I0/A (0.7846 0.8383) 
scan_clk__L10_I0/Y (0.8651 0.9384) load=0.00779296(pf) 

RX_CLK_M__L2_I0/A (1.5218 1.6223) 
RX_CLK_M__L2_I0/Y (1.6917 1.5944) load=0.0809765(pf) 

UART_CLK_M__L7_I1/A (0.9345 1.0378) 
UART_CLK_M__L7_I1/Y (1.0395 1.1485) load=0.0132072(pf) 

UART_TX_ClkDiv/U15/A (0.9346 1.0379) 
UART_TX_ClkDiv/U15/Y (1.1001 1.2403) load=0.00810402(pf) 

UART_CLK_M__L7_I0/A (0.9067 1.0239) 
UART_CLK_M__L7_I0/Y (1.0066 1.1297) load=0.00674829(pf) 

TX_CLK_M__L3_I3/A (1.7043 1.6276) 
TX_CLK_M__L3_I3/Y (1.6782 1.7578) load=0.0329304(pf) 

TX_CLK_M__L3_I2/A (1.7048 1.6281) 
TX_CLK_M__L3_I2/Y (1.6784 1.7579) load=0.0322027(pf) 

TX_CLK_M__L3_I1/A (1.7044 1.6277) 
TX_CLK_M__L3_I1/Y (1.6774 1.7569) load=0.0311233(pf) 

TX_CLK_M__L3_I0/A (1.7053 1.6286) 
TX_CLK_M__L3_I0/Y (1.6789 1.7585) load=0.0323052(pf) 

scan_clk__L11_I0/A (0.9083 0.9618) 
scan_clk__L11_I0/Y (1.019 1.078) load=0.0231282(pf) 

DFT_REF_MUX/U1/B (0.8655 0.9388) 
DFT_REF_MUX/U1/Y (1.0987 1.2277) load=0.04372(pf) 

RX_CLK_M__L3_I1/A (1.6936 1.5963) 
RX_CLK_M__L3_I1/Y (1.6499 1.7501) load=0.0557415(pf) 

RX_CLK_M__L3_I0/A (1.6941 1.5968) 
RX_CLK_M__L3_I0/Y (1.6485 1.7485) load=0.0503187(pf) 

UART_CLK_M__L8_I0/A (1.0402 1.1492) 
UART_CLK_M__L8_I0/Y (1.149 1.2635) load=0.021273(pf) 

TX_CLK_MUX/U1/A (1.1004 1.2406) 
TX_CLK_MUX/U1/Y (1.3093 1.4762) load=0.0132158(pf) 

UART_RX_ClkDiv/U34/A (1.0069 1.13) 
UART_RX_ClkDiv/U34/Y (1.1444 1.3086) load=0.00372603(pf) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK (1.6799 1.7595) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/CK (1.6797 1.7593) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/CK (1.6796 1.7592) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/CK (1.6795 1.7591) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/CK (1.6793 1.7589) 

UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (1.679 1.7586) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/CK (1.6797 1.7593) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/CK (1.6798 1.7594) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/CK (1.6798 1.7594) 

UART_TX/U3_Serializer/S_R_Data_reg[4]/CK (1.6791 1.7587) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/CK (1.6797 1.7593) 

UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (1.6786 1.7582) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (1.6792 1.7587) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/CK (1.6792 1.7587) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/CK (1.6792 1.7587) 

UART_FIFO/U2_FIFO_R/Address_reg[2]/CK (1.6792 1.7587) 

UART_TX/U2_Parity_Calc/DATA_V_reg[2]/CK (1.6791 1.7586) 

UART_TX/U2_Parity_Calc/DATA_V_reg[3]/CK (1.6789 1.7584) 

UART_TX/U2_Parity_Calc/DATA_V_reg[4]/CK (1.6788 1.7583) 

UART_TX/U2_Parity_Calc/DATA_V_reg[5]/CK (1.6792 1.7587) 

UART_TX/U2_Parity_Calc/DATA_V_reg[6]/CK (1.6793 1.7588) 

UART_TX/U3_Serializer/S_R_Data_reg[3]/CK (1.679 1.7585) 

UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (1.679 1.7585) 

UART_TX/U3_Serializer/counter_reg[0]/CK (1.6786 1.7581) 

UART_TX/U3_Serializer/counter_reg[1]/CK (1.6786 1.7581) 

UART_TX/U3_Serializer/S_R_Data_reg[7]/CK (1.6786 1.7581) 

UART_TX/U3_Serializer/S_R_Data_reg[6]/CK (1.6784 1.7579) 

UART_TX/U3_Serializer/S_R_Data_reg[2]/CK (1.6782 1.7577) 

UART_TX/U3_Serializer/S_R_Data_reg[1]/CK (1.6786 1.7581) 

UART_TX/U3_Serializer/S_R_Data_reg[5]/CK (1.6785 1.758) 

UART_TX/U2_Parity_Calc/DATA_V_reg[7]/CK (1.678 1.7575) 

UART_TX/U2_Parity_Calc/DATA_V_reg[0]/CK (1.6781 1.7576) 

UART_TX/U2_Parity_Calc/DATA_V_reg[1]/CK (1.678 1.7575) 

UART_TX/U3_Serializer/S_R_Data_reg[0]/CK (1.6781 1.7576) 

UART_TX/U3_Serializer/counter_reg[2]/CK (1.6794 1.759) 

UART_TX/U1_MUX_4x1/OUT_reg/CK (1.6793 1.7589) 

UART_TX/U4_FSM/current_state_reg[2]/CK (1.6794 1.759) 

UART_TX/U4_FSM/current_state_reg[1]/CK (1.6793 1.7589) 

UART_TX/U4_FSM/current_state_reg[0]/CK (1.6791 1.7587) 

UART_TX/U4_FSM/Basy_reg/CK (1.6792 1.7588) 

UART_TX/U3_Serializer/ser_done_reg/CK (1.6793 1.7589) 

UART_TX/U2_Parity_Calc/par_bit_reg/CK (1.6793 1.7589) 

U0_PULSE_GEN/rcv_flop_reg/CK (1.6793 1.7589) 

U0_PULSE_GEN/pls_flop_reg/CK (1.6793 1.7589) 

UART_TX/U3_Serializer/counter_reg[3]/CK (1.6794 1.759) 

scan_clk__L12_I1/A (1.0192 1.0782) 
scan_clk__L12_I1/Y (1.1264 1.1933) load=0.0100513(pf) 

scan_clk__L12_I0/A (1.0202 1.0792) 
scan_clk__L12_I0/Y (1.1199 1.1847) load=0.00354942(pf) 

REF_CLK_M__L1_I0/A (1.1025 1.2315) 
REF_CLK_M__L1_I0/Y (1.2902 1.4249) load=0.0538766(pf) 

REF_CLK_M__L1_I1/A (1.1015 1.2305) 
REF_CLK_M__L1_I1/Y (1.2148 1.3663) load=0.0254148(pf) 

UART_RX/U1/Samples_reg[1]/CK (1.6499 1.7501) 

UART_RX/U1/Samples_reg[0]/CK (1.6512 1.7514) 

UART_RX/U3/Bit_Count_reg[0]/CK (1.6517 1.7519) 

UART_RX/U3/Bit_Count_reg[1]/CK (1.6521 1.7523) 

UART_RX/U3/Bit_Count_reg[2]/CK (1.6524 1.7526) 

UART_RX/U3/Edge_Count_reg[0]/CK (1.652 1.7522) 

UART_RX/U3/Edge_Count_reg[1]/CK (1.6522 1.7524) 

UART_RX/U3/Edge_Count_reg[2]/CK (1.6524 1.7526) 

UART_RX/U3/Edge_Count_reg[3]/CK (1.6526 1.7528) 

UART_RX/U3/Edge_Count_reg[4]/CK (1.6526 1.7528) 

UART_RX/U3/Edge_Count_reg[5]/CK (1.6526 1.7528) 

UART_RX/U5/Str_err_reg/CK (1.6525 1.7527) 

UART_RX/U6/Stp_err_reg/CK (1.6525 1.7527) 

UART_RX/U7/Data_Valid_reg/CK (1.6526 1.7528) 

UART_RX/U7/current_state_reg[0]/CK (1.6507 1.7509) 

UART_RX/U7/current_state_reg[1]/CK (1.6524 1.7526) 

UART_RX/U7/current_state_reg[2]/CK (1.6525 1.7527) 

UART_RX/U3/Bit_Count_reg[3]/CK (1.6524 1.7526) 

UART_RX/U1/Sampeld_Bit_reg/CK (1.65 1.75) 

UART_RX/U1/Samples_reg[2]/CK (1.6501 1.7501) 

UART_RX/U2/N_reg[0]/CK (1.6496 1.7496) 

UART_RX/U2/N_reg[1]/CK (1.6493 1.7493) 

UART_RX/U2/N_reg[2]/CK (1.649 1.749) 

UART_RX/U2/N_reg[3]/CK (1.6489 1.7489) 

UART_RX/U2/P_out_reg[1]/CK (1.6489 1.7489) 

UART_RX/U2/P_out_reg[2]/CK (1.6487 1.7487) 

UART_RX/U2/P_out_reg[3]/CK (1.6488 1.7488) 

UART_RX/U2/P_out_reg[4]/CK (1.6491 1.7491) 

UART_RX/U2/P_out_reg[5]/CK (1.6491 1.7491) 

UART_RX/U2/P_out_reg[6]/CK (1.6492 1.7492) 

UART_RX/U2/P_out_reg[7]/CK (1.6492 1.7492) 

UART_RX/U4/Calc_parity_reg/CK (1.6497 1.7497) 

UART_RX/U4/par_err_reg/CK (1.6503 1.7503) 

UART_RX/U2/P_out_reg[0]/CK (1.6488 1.7488) 

UART_RX/U7/Parity_Error_reg/CK (1.6502 1.7502) 

UART_RX/U7/Stop_Error_reg/CK (1.6502 1.7502) 

UART_CLK_M__L9_I0/A (1.1508 1.2653) 
UART_CLK_M__L9_I0/Y (1.2624 1.3823) load=0.0228425(pf) 

TX_CLK_M__L1_I0/A (1.3101 1.477) 
TX_CLK_M__L1_I0/Y (1.4681 1.6368) load=0.0499242(pf) 

RX_CLK_MUX/U1/A (1.1445 1.3087) 
RX_CLK_MUX/U1/Y (1.3154 1.5174) load=0.00807533(pf) 

RX_CLK_MUX/U1/B (1.127 1.1939) 
RX_CLK_MUX/U1/Y (1.3069 1.437) load=0.00807533(pf) 

TX_CLK_MUX/U1/B (1.12 1.1848) 
TX_CLK_MUX/U1/Y (1.3256 1.4475) load=0.0132158(pf) 

REF_CLK_M__L2_I0/A (1.2949 1.4296) 
REF_CLK_M__L2_I0/Y (1.5113 1.3768) load=0.114584(pf) 

U_CLK_GATE/U0_TLATNCAX12M/CK (1.2176 1.3691) 
U_CLK_GATE/U0_TLATNCAX12M/ECK (1.3645 1.5235) load=0.0093067(pf) 

UART_CLK_M__L10_I0/A (1.2645 1.3844) 
UART_CLK_M__L10_I0/Y (1.3759 1.5012) load=0.0219107(pf) 

TX_CLK_M__L2_I0/A (1.471 1.6397) 
TX_CLK_M__L2_I0/Y (1.7129 1.5446) load=0.120924(pf) 

RX_CLK_M__L1_I0/A (1.3158 1.5178) 
RX_CLK_M__L1_I0/Y (1.469 1.6765) load=0.0378291(pf) 

RX_CLK_M__L1_I0/A (1.3073 1.4374) 
RX_CLK_M__L1_I0/Y (1.4614 1.6) load=0.0378291(pf) 

TX_CLK_M__L1_I0/A (1.3264 1.4483) 
TX_CLK_M__L1_I0/Y (1.4851 1.6123) load=0.0499242(pf) 

REF_CLK_M__L3_I1/A (1.5163 1.3818) 
REF_CLK_M__L3_I1/Y (1.4481 1.5844) load=0.101647(pf) 

REF_CLK_M__L3_I0/A (1.519 1.3845) 
REF_CLK_M__L3_I0/Y (1.4503 1.5866) load=0.0998692(pf) 

Gated_ALU_CLK__L1_I0/A (1.3649 1.5239) 
Gated_ALU_CLK__L1_I0/Y (1.5783 1.4294) load=0.010849(pf) 

UART_CLK_M__L11_I0/A (1.3778 1.5031) 
UART_CLK_M__L11_I0/Y (1.4933 1.6225) load=0.0493768(pf) 

TX_CLK_M__L3_I3/A (1.7161 1.5478) 
TX_CLK_M__L3_I3/Y (1.5984 1.7696) load=0.0329304(pf) 

TX_CLK_M__L3_I2/A (1.7166 1.5483) 
TX_CLK_M__L3_I2/Y (1.5986 1.7697) load=0.0322027(pf) 

TX_CLK_M__L3_I1/A (1.7162 1.5479) 
TX_CLK_M__L3_I1/Y (1.5976 1.7687) load=0.0311233(pf) 

TX_CLK_M__L3_I0/A (1.7171 1.5488) 
TX_CLK_M__L3_I0/Y (1.5991 1.7703) load=0.0323052(pf) 

RX_CLK_M__L2_I0/A (1.4704 1.6779) 
RX_CLK_M__L2_I0/Y (1.7473 1.543) load=0.0809765(pf) 

RX_CLK_M__L2_I0/A (1.4628 1.6014) 
RX_CLK_M__L2_I0/Y (1.6708 1.5354) load=0.0809765(pf) 

TX_CLK_M__L2_I0/A (1.488 1.6152) 
TX_CLK_M__L2_I0/Y (1.6884 1.5616) load=0.120924(pf) 

REF_CLK_M__L4_I3/A (1.4511 1.5874) 
REF_CLK_M__L4_I3/Y (1.676 1.5412) load=0.189884(pf) 

REF_CLK_M__L4_I2/A (1.4514 1.5877) 
REF_CLK_M__L4_I2/Y (1.6763 1.5415) load=0.189738(pf) 

REF_CLK_M__L4_I1/A (1.4529 1.5892) 
REF_CLK_M__L4_I1/Y (1.6786 1.5438) load=0.193529(pf) 

REF_CLK_M__L4_I0/A (1.4532 1.5895) 
REF_CLK_M__L4_I0/Y (1.6777 1.5429) load=0.189253(pf) 

Gated_ALU_CLK__L2_I0/A (1.5786 1.4297) 
Gated_ALU_CLK__L2_I0/Y (1.6832 1.5506) load=0.0387833(pf) 

UART_CLK_M__L12_I0/A (1.4961 1.6253) 
UART_CLK_M__L12_I0/Y (1.6703 1.5433) load=0.0461493(pf) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK (1.6001 1.7713) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/CK (1.5999 1.7711) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/CK (1.5998 1.771) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/CK (1.5997 1.7709) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/CK (1.5995 1.7707) 

UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (1.5992 1.7704) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/CK (1.5999 1.7711) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/CK (1.6 1.7712) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/CK (1.6 1.7712) 

UART_TX/U3_Serializer/S_R_Data_reg[4]/CK (1.5993 1.7705) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/CK (1.5999 1.7711) 

UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (1.5988 1.77) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (1.5994 1.7705) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/CK (1.5994 1.7705) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/CK (1.5994 1.7705) 

UART_FIFO/U2_FIFO_R/Address_reg[2]/CK (1.5994 1.7705) 

UART_TX/U2_Parity_Calc/DATA_V_reg[2]/CK (1.5993 1.7704) 

UART_TX/U2_Parity_Calc/DATA_V_reg[3]/CK (1.5991 1.7702) 

UART_TX/U2_Parity_Calc/DATA_V_reg[4]/CK (1.599 1.7701) 

UART_TX/U2_Parity_Calc/DATA_V_reg[5]/CK (1.5994 1.7705) 

UART_TX/U2_Parity_Calc/DATA_V_reg[6]/CK (1.5995 1.7706) 

UART_TX/U3_Serializer/S_R_Data_reg[3]/CK (1.5992 1.7703) 

UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (1.5992 1.7703) 

UART_TX/U3_Serializer/counter_reg[0]/CK (1.5988 1.7699) 

UART_TX/U3_Serializer/counter_reg[1]/CK (1.5988 1.7699) 

UART_TX/U3_Serializer/S_R_Data_reg[7]/CK (1.5988 1.7699) 

UART_TX/U3_Serializer/S_R_Data_reg[6]/CK (1.5986 1.7697) 

UART_TX/U3_Serializer/S_R_Data_reg[2]/CK (1.5984 1.7695) 

UART_TX/U3_Serializer/S_R_Data_reg[1]/CK (1.5988 1.7699) 

UART_TX/U3_Serializer/S_R_Data_reg[5]/CK (1.5987 1.7698) 

UART_TX/U2_Parity_Calc/DATA_V_reg[7]/CK (1.5982 1.7693) 

UART_TX/U2_Parity_Calc/DATA_V_reg[0]/CK (1.5983 1.7694) 

UART_TX/U2_Parity_Calc/DATA_V_reg[1]/CK (1.5982 1.7693) 

UART_TX/U3_Serializer/S_R_Data_reg[0]/CK (1.5983 1.7694) 

UART_TX/U3_Serializer/counter_reg[2]/CK (1.5996 1.7708) 

UART_TX/U1_MUX_4x1/OUT_reg/CK (1.5995 1.7707) 

UART_TX/U4_FSM/current_state_reg[2]/CK (1.5996 1.7708) 

UART_TX/U4_FSM/current_state_reg[1]/CK (1.5995 1.7707) 

UART_TX/U4_FSM/current_state_reg[0]/CK (1.5993 1.7705) 

UART_TX/U4_FSM/Basy_reg/CK (1.5994 1.7706) 

UART_TX/U3_Serializer/ser_done_reg/CK (1.5995 1.7707) 

UART_TX/U2_Parity_Calc/par_bit_reg/CK (1.5995 1.7707) 

U0_PULSE_GEN/rcv_flop_reg/CK (1.5995 1.7707) 

U0_PULSE_GEN/pls_flop_reg/CK (1.5995 1.7707) 

UART_TX/U3_Serializer/counter_reg[3]/CK (1.5996 1.7708) 

RX_CLK_M__L3_I1/A (1.7492 1.5449) 
RX_CLK_M__L3_I1/Y (1.5985 1.8057) load=0.0557415(pf) 

RX_CLK_M__L3_I0/A (1.7497 1.5454) 
RX_CLK_M__L3_I0/Y (1.5971 1.8041) load=0.0503187(pf) 

RX_CLK_M__L3_I1/A (1.6727 1.5373) 
RX_CLK_M__L3_I1/Y (1.5909 1.7292) load=0.0557415(pf) 

RX_CLK_M__L3_I0/A (1.6732 1.5378) 
RX_CLK_M__L3_I0/Y (1.5895 1.7276) load=0.0503187(pf) 

TX_CLK_M__L3_I3/A (1.6916 1.5648) 
TX_CLK_M__L3_I3/Y (1.6154 1.7451) load=0.0329304(pf) 

TX_CLK_M__L3_I2/A (1.6921 1.5653) 
TX_CLK_M__L3_I2/Y (1.6156 1.7452) load=0.0322027(pf) 

TX_CLK_M__L3_I1/A (1.6917 1.5649) 
TX_CLK_M__L3_I1/Y (1.6146 1.7442) load=0.0311233(pf) 

TX_CLK_M__L3_I0/A (1.6926 1.5658) 
TX_CLK_M__L3_I0/Y (1.6161 1.7458) load=0.0323052(pf) 

REF_CLK_M__L5_I15/A (1.6778 1.543) 
REF_CLK_M__L5_I15/Y (1.6023 1.7389) load=0.0516145(pf) 

REF_CLK_M__L5_I14/A (1.6798 1.545) 
REF_CLK_M__L5_I14/Y (1.6041 1.7406) load=0.0508084(pf) 

REF_CLK_M__L5_I13/A (1.6793 1.5445) 
REF_CLK_M__L5_I13/Y (1.6047 1.7412) load=0.0542173(pf) 

REF_CLK_M__L5_I12/A (1.6786 1.5438) 
REF_CLK_M__L5_I12/Y (1.6025 1.739) load=0.049607(pf) 

REF_CLK_M__L5_I11/A (1.681 1.5462) 
REF_CLK_M__L5_I11/Y (1.6055 1.742) load=0.0515622(pf) 

REF_CLK_M__L5_I10/A (1.6805 1.5457) 
REF_CLK_M__L5_I10/Y (1.605 1.7415) load=0.0515553(pf) 

REF_CLK_M__L5_I9/A (1.6814 1.5466) 
REF_CLK_M__L5_I9/Y (1.6061 1.7427) load=0.052288(pf) 

REF_CLK_M__L5_I8/A (1.6815 1.5467) 
REF_CLK_M__L5_I8/Y (1.6045 1.7411) load=0.0472242(pf) 

REF_CLK_M__L5_I7/A (1.6818 1.547) 
REF_CLK_M__L5_I7/Y (1.6055 1.7419) load=0.0478134(pf) 

REF_CLK_M__L5_I6/A (1.6823 1.5475) 
REF_CLK_M__L5_I6/Y (1.6056 1.742) load=0.0466253(pf) 

REF_CLK_M__L5_I5/A (1.6816 1.5468) 
REF_CLK_M__L5_I5/Y (1.6065 1.7429) load=0.0513496(pf) 

REF_CLK_M__L5_I4/A (1.6844 1.5496) 
REF_CLK_M__L5_I4/Y (1.6071 1.7435) load=0.0448361(pf) 

REF_CLK_M__L5_I3/A (1.6828 1.548) 
REF_CLK_M__L5_I3/Y (1.607 1.7435) load=0.0507419(pf) 

REF_CLK_M__L5_I2/A (1.6812 1.5464) 
REF_CLK_M__L5_I2/Y (1.6044 1.7409) load=0.0478357(pf) 

REF_CLK_M__L5_I1/A (1.6783 1.5435) 
REF_CLK_M__L5_I1/Y (1.6028 1.7394) load=0.05182(pf) 

REF_CLK_M__L5_I0/A (1.6799 1.5451) 
REF_CLK_M__L5_I0/Y (1.6043 1.7408) load=0.0513695(pf) 

Gated_ALU_CLK__L3_I0/A (1.685 1.5524) 
Gated_ALU_CLK__L3_I0/Y (1.5998 1.7422) load=0.0489043(pf) 

UART_CLK_M__L13_I0/A (1.6713 1.5443) 
UART_CLK_M__L13_I0/Y (1.5878 1.7167) load=0.0580902(pf) 

UART_RX/U1/Samples_reg[1]/CK (1.5985 1.8057) 

UART_RX/U1/Samples_reg[0]/CK (1.5998 1.807) 

UART_RX/U3/Bit_Count_reg[0]/CK (1.6003 1.8075) 

UART_RX/U3/Bit_Count_reg[1]/CK (1.6007 1.8079) 

UART_RX/U3/Bit_Count_reg[2]/CK (1.601 1.8082) 

UART_RX/U3/Edge_Count_reg[0]/CK (1.6006 1.8078) 

UART_RX/U3/Edge_Count_reg[1]/CK (1.6008 1.808) 

UART_RX/U3/Edge_Count_reg[2]/CK (1.601 1.8082) 

UART_RX/U3/Edge_Count_reg[3]/CK (1.6012 1.8084) 

UART_RX/U3/Edge_Count_reg[4]/CK (1.6012 1.8084) 

UART_RX/U3/Edge_Count_reg[5]/CK (1.6012 1.8084) 

UART_RX/U5/Str_err_reg/CK (1.6011 1.8083) 

UART_RX/U6/Stp_err_reg/CK (1.6011 1.8083) 

UART_RX/U7/Data_Valid_reg/CK (1.6012 1.8084) 

UART_RX/U7/current_state_reg[0]/CK (1.5993 1.8065) 

UART_RX/U7/current_state_reg[1]/CK (1.601 1.8082) 

UART_RX/U7/current_state_reg[2]/CK (1.6011 1.8083) 

UART_RX/U3/Bit_Count_reg[3]/CK (1.601 1.8082) 

UART_RX/U1/Sampeld_Bit_reg/CK (1.5986 1.8056) 

UART_RX/U1/Samples_reg[2]/CK (1.5987 1.8057) 

UART_RX/U2/N_reg[0]/CK (1.5982 1.8052) 

UART_RX/U2/N_reg[1]/CK (1.5979 1.8049) 

UART_RX/U2/N_reg[2]/CK (1.5976 1.8046) 

UART_RX/U2/N_reg[3]/CK (1.5975 1.8045) 

UART_RX/U2/P_out_reg[1]/CK (1.5975 1.8045) 

UART_RX/U2/P_out_reg[2]/CK (1.5973 1.8043) 

UART_RX/U2/P_out_reg[3]/CK (1.5974 1.8044) 

UART_RX/U2/P_out_reg[4]/CK (1.5977 1.8047) 

UART_RX/U2/P_out_reg[5]/CK (1.5977 1.8047) 

UART_RX/U2/P_out_reg[6]/CK (1.5978 1.8048) 

UART_RX/U2/P_out_reg[7]/CK (1.5978 1.8048) 

UART_RX/U4/Calc_parity_reg/CK (1.5983 1.8053) 

UART_RX/U4/par_err_reg/CK (1.5989 1.8059) 

UART_RX/U2/P_out_reg[0]/CK (1.5974 1.8044) 

UART_RX/U7/Parity_Error_reg/CK (1.5988 1.8058) 

UART_RX/U7/Stop_Error_reg/CK (1.5988 1.8058) 

UART_RX/U1/Samples_reg[1]/CK (1.5909 1.7292) 

UART_RX/U1/Samples_reg[0]/CK (1.5922 1.7305) 

UART_RX/U3/Bit_Count_reg[0]/CK (1.5927 1.731) 

UART_RX/U3/Bit_Count_reg[1]/CK (1.5931 1.7314) 

UART_RX/U3/Bit_Count_reg[2]/CK (1.5934 1.7317) 

UART_RX/U3/Edge_Count_reg[0]/CK (1.593 1.7313) 

UART_RX/U3/Edge_Count_reg[1]/CK (1.5932 1.7315) 

UART_RX/U3/Edge_Count_reg[2]/CK (1.5934 1.7317) 

UART_RX/U3/Edge_Count_reg[3]/CK (1.5936 1.7319) 

UART_RX/U3/Edge_Count_reg[4]/CK (1.5936 1.7319) 

UART_RX/U3/Edge_Count_reg[5]/CK (1.5936 1.7319) 

UART_RX/U5/Str_err_reg/CK (1.5935 1.7318) 

UART_RX/U6/Stp_err_reg/CK (1.5935 1.7318) 

UART_RX/U7/Data_Valid_reg/CK (1.5936 1.7319) 

UART_RX/U7/current_state_reg[0]/CK (1.5917 1.73) 

UART_RX/U7/current_state_reg[1]/CK (1.5934 1.7317) 

UART_RX/U7/current_state_reg[2]/CK (1.5935 1.7318) 

UART_RX/U3/Bit_Count_reg[3]/CK (1.5934 1.7317) 

UART_RX/U1/Sampeld_Bit_reg/CK (1.591 1.7291) 

UART_RX/U1/Samples_reg[2]/CK (1.5911 1.7292) 

UART_RX/U2/N_reg[0]/CK (1.5906 1.7287) 

UART_RX/U2/N_reg[1]/CK (1.5903 1.7284) 

UART_RX/U2/N_reg[2]/CK (1.59 1.7281) 

UART_RX/U2/N_reg[3]/CK (1.5899 1.728) 

UART_RX/U2/P_out_reg[1]/CK (1.5899 1.728) 

UART_RX/U2/P_out_reg[2]/CK (1.5897 1.7278) 

UART_RX/U2/P_out_reg[3]/CK (1.5898 1.7279) 

UART_RX/U2/P_out_reg[4]/CK (1.5901 1.7282) 

UART_RX/U2/P_out_reg[5]/CK (1.5901 1.7282) 

UART_RX/U2/P_out_reg[6]/CK (1.5902 1.7283) 

UART_RX/U2/P_out_reg[7]/CK (1.5902 1.7283) 

UART_RX/U4/Calc_parity_reg/CK (1.5907 1.7288) 

UART_RX/U4/par_err_reg/CK (1.5913 1.7294) 

UART_RX/U2/P_out_reg[0]/CK (1.5898 1.7279) 

UART_RX/U7/Parity_Error_reg/CK (1.5912 1.7293) 

UART_RX/U7/Stop_Error_reg/CK (1.5912 1.7293) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK (1.6171 1.7468) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/CK (1.6169 1.7466) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/CK (1.6168 1.7465) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/CK (1.6167 1.7464) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/CK (1.6165 1.7462) 

UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (1.6162 1.7459) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/CK (1.6169 1.7466) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/CK (1.617 1.7467) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/CK (1.617 1.7467) 

UART_TX/U3_Serializer/S_R_Data_reg[4]/CK (1.6163 1.746) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/CK (1.6169 1.7466) 

UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (1.6158 1.7455) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (1.6164 1.746) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/CK (1.6164 1.746) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/CK (1.6164 1.746) 

UART_FIFO/U2_FIFO_R/Address_reg[2]/CK (1.6164 1.746) 

UART_TX/U2_Parity_Calc/DATA_V_reg[2]/CK (1.6163 1.7459) 

UART_TX/U2_Parity_Calc/DATA_V_reg[3]/CK (1.6161 1.7457) 

UART_TX/U2_Parity_Calc/DATA_V_reg[4]/CK (1.616 1.7456) 

UART_TX/U2_Parity_Calc/DATA_V_reg[5]/CK (1.6164 1.746) 

UART_TX/U2_Parity_Calc/DATA_V_reg[6]/CK (1.6165 1.7461) 

UART_TX/U3_Serializer/S_R_Data_reg[3]/CK (1.6162 1.7458) 

UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (1.6162 1.7458) 

UART_TX/U3_Serializer/counter_reg[0]/CK (1.6158 1.7454) 

UART_TX/U3_Serializer/counter_reg[1]/CK (1.6158 1.7454) 

UART_TX/U3_Serializer/S_R_Data_reg[7]/CK (1.6158 1.7454) 

UART_TX/U3_Serializer/S_R_Data_reg[6]/CK (1.6156 1.7452) 

UART_TX/U3_Serializer/S_R_Data_reg[2]/CK (1.6154 1.745) 

UART_TX/U3_Serializer/S_R_Data_reg[1]/CK (1.6158 1.7454) 

UART_TX/U3_Serializer/S_R_Data_reg[5]/CK (1.6157 1.7453) 

UART_TX/U2_Parity_Calc/DATA_V_reg[7]/CK (1.6152 1.7448) 

UART_TX/U2_Parity_Calc/DATA_V_reg[0]/CK (1.6153 1.7449) 

UART_TX/U2_Parity_Calc/DATA_V_reg[1]/CK (1.6152 1.7448) 

UART_TX/U3_Serializer/S_R_Data_reg[0]/CK (1.6153 1.7449) 

UART_TX/U3_Serializer/counter_reg[2]/CK (1.6166 1.7463) 

UART_TX/U1_MUX_4x1/OUT_reg/CK (1.6165 1.7462) 

UART_TX/U4_FSM/current_state_reg[2]/CK (1.6166 1.7463) 

UART_TX/U4_FSM/current_state_reg[1]/CK (1.6165 1.7462) 

UART_TX/U4_FSM/current_state_reg[0]/CK (1.6163 1.746) 

UART_TX/U4_FSM/Basy_reg/CK (1.6164 1.7461) 

UART_TX/U3_Serializer/ser_done_reg/CK (1.6165 1.7462) 

UART_TX/U2_Parity_Calc/par_bit_reg/CK (1.6165 1.7462) 

U0_PULSE_GEN/rcv_flop_reg/CK (1.6165 1.7462) 

U0_PULSE_GEN/pls_flop_reg/CK (1.6165 1.7462) 

UART_TX/U3_Serializer/counter_reg[3]/CK (1.6166 1.7463) 

RegFile/memory_reg[3][2]/CK (1.6071 1.7437) 

RegFile/memory_reg[4][7]/CK (1.6042 1.7408) 

RegFile/memory_reg[5][0]/CK (1.6071 1.7438) 

RegFile/memory_reg[4][0]/CK (1.607 1.7436) 

RegFile/memory_reg[6][1]/CK (1.6059 1.7425) 

RegFile/memory_reg[4][1]/CK (1.6068 1.7434) 

RegFile/memory_reg[4][6]/CK (1.6052 1.7418) 

RegFile/memory_reg[5][1]/CK (1.6067 1.7433) 

RegFile/memory_reg[4][2]/CK (1.6061 1.7427) 

RegFile/memory_reg[5][2]/CK (1.606 1.7426) 

RegFile/memory_reg[4][3]/CK (1.6068 1.7434) 

RegFile/memory_reg[7][2]/CK (1.6069 1.7435) 

RegFile/memory_reg[5][3]/CK (1.607 1.7436) 

RegFile/memory_reg[6][3]/CK (1.6069 1.7435) 

RegFile/memory_reg[5][4]/CK (1.6071 1.7437) 

RegFile/memory_reg[7][3]/CK (1.607 1.7436) 

SYS_Cntroller/current_state_reg[3]/CK (1.6093 1.7459) 

RegFile/RdData_reg[2]/CK (1.6091 1.7456) 

RegFile/RdData_reg[1]/CK (1.6093 1.7458) 

RegFile/RdData_reg[0]/CK (1.6094 1.7459) 

RegFile/RdData_VLD_reg/CK (1.6093 1.7459) 

RegFile/RdData_reg[5]/CK (1.6087 1.7452) 

SYS_Cntroller/Stored_Frame2_reg[0]/CK (1.6083 1.7448) 

SYS_Cntroller/Stored_Frame2_reg[1]/CK (1.6079 1.7444) 

RegFile/memory_reg[2][0]/CK (1.6076 1.7441) 

SYS_Cntroller/Stored_Frame2_reg[2]/CK (1.6076 1.7441) 

RegFile/memory_reg[2][1]/CK (1.6076 1.7441) 

RegFile/memory_reg[2][2]/CK (1.6074 1.7439) 

RegFile/memory_reg[3][0]/CK (1.6056 1.7421) 

RegFile/memory_reg[6][0]/CK (1.6066 1.7431) 

RegFile/memory_reg[7][0]/CK (1.6053 1.7418) 

RegFile/memory_reg[3][1]/CK (1.6072 1.7437) 

RegFile/memory_reg[1][0]/CK (1.6066 1.7431) 

RegFile/memory_reg[11][1]/CK (1.6055 1.742) 

RegFile/memory_reg[1][6]/CK (1.6066 1.7431) 

RegFile/memory_reg[9][0]/CK (1.6065 1.743) 

RegFile/memory_reg[1][7]/CK (1.6066 1.7431) 

RegFile/memory_reg[1][3]/CK (1.6066 1.7431) 

RegFile/memory_reg[8][0]/CK (1.6054 1.7419) 

RegFile/memory_reg[8][1]/CK (1.6058 1.7423) 

RegFile/memory_reg[7][7]/CK (1.605 1.7415) 

RegFile/memory_reg[8][7]/CK (1.6065 1.743) 

RegFile/memory_reg[0][0]/CK (1.6067 1.7432) 

RegFile/memory_reg[5][7]/CK (1.605 1.7415) 

RegFile/RdData_reg[7]/CK (1.6069 1.7434) 

RegFile/RdData_reg[6]/CK (1.607 1.7435) 

RegFile/RdData_reg[3]/CK (1.6071 1.7436) 

RegFile/memory_reg[7][1]/CK (1.605 1.7415) 

RegFile/RdData_reg[4]/CK (1.607 1.7435) 

RegFile/memory_reg[14][2]/CK (1.6054 1.7419) 

RegFile/memory_reg[13][3]/CK (1.6058 1.7423) 

RegFile/memory_reg[7][5]/CK (1.6054 1.7419) 

RegFile/memory_reg[12][1]/CK (1.6053 1.7418) 

RegFile/memory_reg[13][2]/CK (1.6054 1.7419) 

RegFile/memory_reg[12][2]/CK (1.6058 1.7423) 

RegFile/memory_reg[7][6]/CK (1.6052 1.7417) 

RegFile/memory_reg[7][4]/CK (1.6058 1.7423) 

RegFile/memory_reg[6][5]/CK (1.6053 1.7418) 

RegFile/memory_reg[6][4]/CK (1.6057 1.7422) 

RegFile/memory_reg[6][7]/CK (1.605 1.7415) 

RegFile/memory_reg[5][6]/CK (1.6048 1.7413) 

RegFile/memory_reg[4][4]/CK (1.6055 1.742) 

RegFile/memory_reg[6][6]/CK (1.605 1.7415) 

RegFile/memory_reg[5][5]/CK (1.6054 1.7419) 

RegFile/memory_reg[4][5]/CK (1.6053 1.7418) 

RegFile/memory_reg[11][4]/CK (1.6065 1.743) 

RegFile/memory_reg[10][7]/CK (1.6064 1.7429) 

RegFile/memory_reg[10][0]/CK (1.6077 1.7442) 

RegFile/memory_reg[11][2]/CK (1.6076 1.7441) 

RegFile/memory_reg[10][1]/CK (1.6077 1.7442) 

RegFile/memory_reg[9][7]/CK (1.6059 1.7424) 

RegFile/memory_reg[10][6]/CK (1.6064 1.7429) 

RegFile/memory_reg[10][2]/CK (1.6075 1.744) 

RegFile/memory_reg[10][3]/CK (1.6071 1.7436) 

RegFile/memory_reg[10][4]/CK (1.6067 1.7432) 

RegFile/memory_reg[10][5]/CK (1.6064 1.7429) 

RegFile/memory_reg[9][1]/CK (1.6075 1.744) 

RegFile/memory_reg[9][2]/CK (1.6075 1.744) 

RegFile/memory_reg[11][5]/CK (1.6065 1.743) 

RegFile/memory_reg[11][6]/CK (1.6065 1.743) 

RegFile/memory_reg[14][4]/CK (1.6078 1.7443) 

RegFile/memory_reg[8][3]/CK (1.6073 1.7438) 

RegFile/memory_reg[0][1]/CK (1.6072 1.7437) 

RegFile/memory_reg[9][4]/CK (1.6072 1.7437) 

RegFile/memory_reg[11][3]/CK (1.6069 1.7434) 

RegFile/memory_reg[11][0]/CK (1.6068 1.7433) 

RegFile/memory_reg[12][0]/CK (1.6066 1.7431) 

RegFile/memory_reg[11][7]/CK (1.606 1.7425) 

RegFile/memory_reg[14][0]/CK (1.6065 1.743) 

RegFile/memory_reg[13][0]/CK (1.6066 1.7431) 

RegFile/memory_reg[15][7]/CK (1.6051 1.7416) 

RegFile/memory_reg[15][6]/CK (1.6052 1.7417) 

RegFile/memory_reg[13][7]/CK (1.6064 1.7429) 

RegFile/memory_reg[12][7]/CK (1.605 1.7415) 

RegFile/memory_reg[14][7]/CK (1.6064 1.7429) 

RegFile/memory_reg[15][0]/CK (1.6067 1.7432) 

RegFile/memory_reg[12][6]/CK (1.6052 1.7417) 

RegFile/memory_reg[0][5]/CK (1.6111 1.7477) 

RegFile/memory_reg[0][6]/CK (1.611 1.7477) 

RegFile/memory_reg[8][6]/CK (1.6094 1.746) 

RegFile/memory_reg[0][7]/CK (1.611 1.7476) 

RegFile/memory_reg[1][1]/CK (1.6113 1.7479) 

RegFile/memory_reg[0][3]/CK (1.6107 1.7473) 

RegFile/memory_reg[0][2]/CK (1.6111 1.7477) 

RegFile/memory_reg[1][2]/CK (1.6113 1.7479) 

RegFile/memory_reg[1][5]/CK (1.6116 1.7482) 

RegFile/memory_reg[8][5]/CK (1.6096 1.7462) 

RegFile/memory_reg[0][4]/CK (1.61 1.7466) 

RegFile/memory_reg[1][4]/CK (1.6116 1.7482) 

RegFile/memory_reg[9][5]/CK (1.6088 1.7454) 

RegFile/memory_reg[8][4]/CK (1.6104 1.747) 

RegFile/memory_reg[9][3]/CK (1.6117 1.7483) 

RegFile/memory_reg[8][2]/CK (1.6117 1.7483) 

RegFile/memory_reg[9][6]/CK (1.6081 1.7447) 

RegFile/memory_reg[13][5]/CK (1.6079 1.7445) 

RegFile/memory_reg[15][5]/CK (1.6079 1.7445) 

RegFile/memory_reg[14][1]/CK (1.6067 1.7433) 

RegFile/memory_reg[14][5]/CK (1.6079 1.7445) 

RegFile/memory_reg[15][2]/CK (1.6066 1.7432) 

RegFile/memory_reg[13][6]/CK (1.6079 1.7445) 

RegFile/memory_reg[14][6]/CK (1.6079 1.7445) 

RegFile/memory_reg[13][1]/CK (1.6061 1.7427) 

RegFile/memory_reg[15][1]/CK (1.6058 1.7424) 

RegFile/memory_reg[12][4]/CK (1.6075 1.7441) 

RegFile/memory_reg[12][5]/CK (1.6079 1.7445) 

RegFile/memory_reg[15][4]/CK (1.6078 1.7444) 

RegFile/memory_reg[15][3]/CK (1.6074 1.744) 

RegFile/memory_reg[12][3]/CK (1.6072 1.7438) 

RegFile/memory_reg[13][4]/CK (1.6076 1.7442) 

RegFile/memory_reg[14][3]/CK (1.6072 1.7438) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]/CK (1.6058 1.7422) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]/CK (1.6057 1.7421) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][5]/CK (1.6058 1.7422) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][5]/CK (1.607 1.7434) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][6]/CK (1.6069 1.7433) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][5]/CK (1.6067 1.7431) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]/CK (1.6064 1.7428) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][1]/CK (1.606 1.7424) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]/CK (1.6072 1.7436) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]/CK (1.6076 1.744) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][0]/CK (1.6075 1.7439) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][0]/CK (1.6073 1.7437) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][0]/CK (1.6074 1.7438) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][1]/CK (1.6076 1.744) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]/CK (1.6076 1.744) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][0]/CK (1.6075 1.7439) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][5]/CK (1.6069 1.7433) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][0]/CK (1.6069 1.7433) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][1]/CK (1.6064 1.7428) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][3]/CK (1.6076 1.744) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][1]/CK (1.6076 1.744) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][2]/CK (1.608 1.7444) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][5]/CK (1.6069 1.7433) 

UART_FIFO/U0_FIFO_W/Address_reg[0]/CK (1.608 1.7444) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][4]/CK (1.6075 1.7439) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][4]/CK (1.6072 1.7436) 

UART_FIFO/U0_FIFO_W/Address_reg[2]/CK (1.6081 1.7445) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][3]/CK (1.6079 1.7443) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][2]/CK (1.608 1.7444) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][4]/CK (1.6076 1.744) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][5]/CK (1.607 1.7434) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][5]/CK (1.607 1.7434) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]/CK (1.6091 1.7455) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]/CK (1.609 1.7454) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][2]/CK (1.6091 1.7455) 

UART_FIFO/U0_FIFO_W/Address_reg[1]/CK (1.6091 1.7455) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][3]/CK (1.609 1.7454) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][3]/CK (1.609 1.7454) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][2]/CK (1.608 1.7444) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]/CK (1.6087 1.7451) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][2]/CK (1.6081 1.7445) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][2]/CK (1.608 1.7444) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]/CK (1.6085 1.7449) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]/CK (1.6086 1.745) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][1]/CK (1.6079 1.7443) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][0]/CK (1.608 1.7444) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][4]/CK (1.6084 1.7448) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][4]/CK (1.6082 1.7446) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][4]/CK (1.6085 1.7449) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][3]/CK (1.6086 1.745) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][4]/CK (1.6082 1.7446) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][3]/CK (1.6089 1.7453) 

UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/CK (1.6089 1.7453) 

UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/CK (1.6091 1.7455) 

UART_FIFO/U0_FIFO_W/Address_reg[3]/CK (1.6099 1.7463) 

UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/CK (1.6093 1.7457) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/CK (1.6099 1.7463) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/CK (1.61 1.7464) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/CK (1.6098 1.7462) 

UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/CK (1.6097 1.7461) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/CK (1.6102 1.7466) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/CK (1.6102 1.7466) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/CK (1.6102 1.7466) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/CK (1.6103 1.7467) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/CK (1.6103 1.7467) 

Data_SYNC/sync_bus_reg[6]/CK (1.6094 1.7459) 

SYS_Cntroller/Stored_Frame2_reg[5]/CK (1.6089 1.7454) 

SYS_Cntroller/Stored_Frame3_reg[5]/CK (1.6092 1.7457) 

Data_SYNC/sync_bus_reg[5]/CK (1.6093 1.7458) 

SYS_Cntroller/Stored_Frame2_reg[4]/CK (1.6087 1.7452) 

RegFile/memory_reg[3][5]/CK (1.609 1.7455) 

RegFile/memory_reg[3][6]/CK (1.6092 1.7457) 

RegFile/memory_reg[3][7]/CK (1.6093 1.7458) 

RegFile/memory_reg[3][4]/CK (1.6096 1.7461) 

RegFile/memory_reg[3][3]/CK (1.6098 1.7463) 

RegFile/memory_reg[6][2]/CK (1.61 1.7465) 

RegFile/memory_reg[2][7]/CK (1.6101 1.7466) 

RegFile/memory_reg[2][6]/CK (1.6102 1.7467) 

RegFile/memory_reg[2][3]/CK (1.6102 1.7467) 

RegFile/memory_reg[2][4]/CK (1.6103 1.7468) 

RegFile/memory_reg[2][5]/CK (1.6103 1.7468) 

SYS_Cntroller/Stored_Frame3_reg[0]/CK (1.6045 1.741) 

SYS_Cntroller/Stored_Frame2_reg[7]/CK (1.6046 1.7411) 

SYS_Cntroller/Stored_Frame3_reg[7]/CK (1.605 1.7415) 

SYS_Cntroller/Stored_Frame1_reg[6]/CK (1.6054 1.7419) 

SYS_Cntroller/Stored_Frame3_reg[2]/CK (1.6045 1.741) 

Data_SYNC/sync_bus_reg[1]/CK (1.6057 1.7422) 

SYS_Cntroller/Stored_Frame3_reg[6]/CK (1.6045 1.741) 

Data_SYNC/sync_bus_reg[2]/CK (1.6057 1.7422) 

SYS_Cntroller/Stored_Frame3_reg[3]/CK (1.6053 1.7418) 

SYS_Cntroller/Stored_Frame2_reg[6]/CK (1.6049 1.7414) 

Data_SYNC/sync_bus_reg[7]/CK (1.6058 1.7423) 

SYS_Cntroller/Stored_Frame1_reg[0]/CK (1.605 1.7415) 

Data_SYNC/sync_bus_reg[3]/CK (1.6058 1.7423) 

SYS_Cntroller/Stored_Frame2_reg[3]/CK (1.6052 1.7417) 

SYS_Cntroller/Stored_Frame3_reg[4]/CK (1.6052 1.7417) 

Data_SYNC/sync_bus_reg[4]/CK (1.6059 1.7424) 

SYS_Cntroller/Stored_Frame3_reg[1]/CK (1.6056 1.7422) 

SYS_Cntroller/current_state_reg[2]/CK (1.6056 1.7422) 

SYS_Cntroller/current_state_reg[0]/CK (1.6055 1.7421) 

SYS_Cntroller/current_state_reg[1]/CK (1.6055 1.7421) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][6]/CK (1.6054 1.742) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]/CK (1.6054 1.742) 

SYS_Cntroller/Stored_Frame1_reg[3]/CK (1.6053 1.7419) 

SYS_Cntroller/Stored_Frame1_reg[1]/CK (1.6042 1.7408) 

SYS_Cntroller/Stored_Frame1_reg[4]/CK (1.605 1.7416) 

SYS_Cntroller/Stored_Frame1_reg[7]/CK (1.6041 1.7407) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][7]/CK (1.6053 1.7419) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][6]/CK (1.6053 1.7419) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][7]/CK (1.6053 1.7419) 

SYS_Cntroller/Stored_Frame1_reg[2]/CK (1.6054 1.742) 

SYS_Cntroller/Stored_Frame1_reg[5]/CK (1.6054 1.742) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][7]/CK (1.6053 1.7419) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][6]/CK (1.61 1.7465) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]/CK (1.6102 1.7467) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][6]/CK (1.6098 1.7463) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][7]/CK (1.6102 1.7467) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][6]/CK (1.6101 1.7466) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][7]/CK (1.6101 1.7466) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][6]/CK (1.6095 1.746) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][7]/CK (1.6091 1.7456) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][7]/CK (1.6092 1.7457) 

REF_RST_SYNC/sync_reg_reg[1]/CK (1.6091 1.7456) 

REF_RST_SYNC/sync_reg_reg[0]/CK (1.607 1.7435) 

Data_SYNC/Pulse_FF_Out_reg/CK (1.6086 1.7451) 

Data_SYNC/enable_pulse_d_reg/CK (1.6078 1.7443) 

Data_SYNC/en_sync_reg_reg[1]/CK (1.6084 1.7449) 

Data_SYNC/en_sync_reg_reg[0]/CK (1.6084 1.7449) 

Data_SYNC/sync_bus_reg[0]/CK (1.6078 1.7443) 

U0_ALU/ALU_OUT_reg[8]/CK (1.6013 1.7437) 

U0_ALU/ALU_OUT_reg[15]/CK (1.6011 1.7435) 

U0_ALU/OUT_Valid_reg/CK (1.6014 1.7438) 

U0_ALU/ALU_OUT_reg[1]/CK (1.6001 1.7425) 

U0_ALU/ALU_OUT_reg[0]/CK (1.6002 1.7426) 

U0_ALU/ALU_OUT_reg[6]/CK (1.6003 1.7427) 

U0_ALU/ALU_OUT_reg[7]/CK (1.6003 1.7427) 

U0_ALU/ALU_OUT_reg[12]/CK (1.6021 1.7445) 

U0_ALU/ALU_OUT_reg[13]/CK (1.6019 1.7443) 

U0_ALU/ALU_OUT_reg[14]/CK (1.6017 1.7441) 

U0_ALU/ALU_OUT_reg[11]/CK (1.6023 1.7447) 

U0_ALU/ALU_OUT_reg[2]/CK (1.6027 1.7451) 

U0_ALU/ALU_OUT_reg[9]/CK (1.6004 1.7428) 

U0_ALU/ALU_OUT_reg[10]/CK (1.6025 1.7449) 

U0_ALU/ALU_OUT_reg[4]/CK (1.6029 1.7453) 

U0_ALU/ALU_OUT_reg[5]/CK (1.6028 1.7452) 

U0_ALU/ALU_OUT_reg[3]/CK (1.6028 1.7452) 

UART_RST_SYNC/sync_reg_reg[0]/CK (1.5884 1.7173) 

UART_RST_SYNC/sync_reg_reg[1]/CK (1.5884 1.7173) 

UART_RX_ClkDiv/Flag_reg/CK (1.5895 1.7184) 

UART_RX_ClkDiv/Count_reg[2]/CK (1.5896 1.7185) 

UART_RX_ClkDiv/Count_reg[1]/CK (1.5896 1.7185) 

UART_RX_ClkDiv/Count_reg[0]/CK (1.5896 1.7185) 

UART_TX_ClkDiv/Count_reg[0]/CK (1.5895 1.7184) 

UART_TX_ClkDiv/Flag_reg/CK (1.5898 1.7187) 

UART_TX_ClkDiv/Count_reg[1]/CK (1.59 1.7189) 

UART_TX_ClkDiv/Count_reg[2]/CK (1.5901 1.719) 

UART_TX_ClkDiv/Count_reg[3]/CK (1.5904 1.7193) 

UART_TX_ClkDiv/Count_reg[6]/CK (1.5904 1.7193) 

UART_TX_ClkDiv/Count_reg[5]/CK (1.5904 1.7193) 

UART_TX_ClkDiv/Count_reg[4]/CK (1.5903 1.7192) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 10
Nr. of Sinks                   : 95
Nr. of Buffer                  : 29
Nr. of Level (including gates) : 16
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK 1658.6(ps)
Min trig. edge delay at sink(R): UART_RST_SYNC/sync_reg_reg[0]/CK 1567(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1567~1658.6(ps)        0~271296(ps)        
Fall Phase Delay               : 1668.1~1759.2(ps)      0~271296(ps)        
Trig. Edge Skew                : 91.6(ps)               200(ps)             
Rise Skew                      : 91.6(ps)               
Fall Skew                      : 91.1(ps)               
Max. Rise Buffer Tran          : 209.5(ps)              50(ps)              
Max. Fall Buffer Tran          : 157.2(ps)              50(ps)              
Max. Rise Sink Tran            : 53.5(ps)               50(ps)              
Max. Fall Sink Tran            : 51.7(ps)               50(ps)              
Min. Rise Buffer Tran          : 21(ps)                 0(ps)               
Min. Fall Buffer Tran          : 18.9(ps)               0(ps)               
Min. Rise Sink Tran            : 47(ps)                 0(ps)               
Min. Fall Sink Tran            : 43.1(ps)               0(ps)               

view setup1_analysis_view : skew = 91.6ps (required = 200ps)
view setup2_analysis_view : skew = 91.6ps (required = 200ps)
view setup3_analysis_view : skew = 91.6ps (required = 200ps)
view hold1_analysis_view : skew = 30.2ps (required = 200ps)
view hold2_analysis_view : skew = 30.2ps (required = 200ps)
view hold3_analysis_view : skew = 30.2ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
UART_CLK_M__L1_I0/A              [95.5 82.8](ps)        50(ps)              
UART_CLK_M__L2_I1/A              [81.8 80.3](ps)        50(ps)              
UART_CLK_M__L2_I0/A              [81.8 80.3](ps)        50(ps)              
UART_TX_ClkDiv/New_clk_reg/CK    [81.8 80.3](ps)        50(ps)              
UART_TX_ClkDiv/U15/B             [209.5 157.2](ps)      50(ps)              
UART_RX_ClkDiv/U34/B             [174.6 136.8](ps)      50(ps)              
TX_CLK_MUX/U1/A                  [116.7 105.4](ps)      50(ps)              
RX_CLK_MUX/U1/A                  [78.1 83.7](ps)        50(ps)              
UART_CLK_M__L5_I1/A              [60.3 55.6](ps)        50(ps)              
UART_CLK_M__L5_I0/A              [60.3 55.6](ps)        50(ps)              
TX_CLK_M__L1_I0/A                [159.8 114](ps)        50(ps)              
RX_CLK_M__L1_I0/A                [112.7 91.7](ps)       50(ps)              
UART_CLK_M__L6_I1/A              [51 47.2](ps)          50(ps)              
TX_CLK_M__L2_I0/A                [80.6 79.4](ps)        50(ps)              
RX_CLK_M__L2_I0/A                [93.2 91.1](ps)        50(ps)              
UART_CLK_M__L7_I1/A              [52.2 48.4](ps)        50(ps)              
UART_TX_ClkDiv/U15/A             [52.2 48.4](ps)        50(ps)              
TX_CLK_M__L3_I3/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I2/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I1/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I0/A                [80.3 74](ps)          50(ps)              
RX_CLK_M__L3_I1/A                [70 67.8](ps)          50(ps)              
RX_CLK_M__L3_I0/A                [70 67.8](ps)          50(ps)              
TX_CLK_MUX/U1/A                  [112.9 91.8](ps)       50(ps)              
UART_RX/U1/Samples_reg[1]/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U1/Samples_reg[0]/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[0]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[1]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[2]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[0]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[1]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[2]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[3]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[4]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[5]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U5/Str_err_reg/CK        [53.5 51.7](ps)        50(ps)              
UART_RX/U6/Stp_err_reg/CK        [53.5 51.7](ps)        50(ps)              
UART_RX/U7/Data_Valid_reg/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[0]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[1]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[2]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[3]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U1/Sampeld_Bit_reg/CK    [50.5 48.6](ps)        50(ps)              
UART_RX/U1/Samples_reg[2]/CK     [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[0]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[1]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[2]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[3]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[1]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[2]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[3]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[4]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[5]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[6]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[7]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U4/Calc_parity_reg/CK    [50.5 48.6](ps)        50(ps)              
UART_RX/U4/par_err_reg/CK        [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[0]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U7/Parity_Error_reg/CK   [50.5 48.6](ps)        50(ps)              
UART_RX/U7/Stop_Error_reg/CK     [50.5 48.6](ps)        50(ps)              
UART_CLK_M__L9_I0/A              [54 49.9](ps)          50(ps)              
TX_CLK_M__L1_I0/A                [159.8 114](ps)        50(ps)              
RX_CLK_MUX/U1/A                  [73.9 71.3](ps)        50(ps)              
UART_CLK_M__L10_I0/A             [55.3 51.1](ps)        50(ps)              
TX_CLK_M__L2_I0/A                [80.6 79.4](ps)        50(ps)              
RX_CLK_M__L1_I0/A                [112.7 91.7](ps)       50(ps)              
UART_CLK_M__L11_I0/A             [54.5 50.4](ps)        50(ps)              
TX_CLK_M__L3_I3/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I2/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I1/A                [80.3 74](ps)          50(ps)              
TX_CLK_M__L3_I0/A                [80.3 74](ps)          50(ps)              
RX_CLK_M__L2_I0/A                [93.2 91.1](ps)        50(ps)              
UART_CLK_M__L12_I0/A             [62.5 56.3](ps)        50(ps)              
RX_CLK_M__L3_I1/A                [70 67.8](ps)          50(ps)              
RX_CLK_M__L3_I0/A                [70 67.8](ps)          50(ps)              
UART_RX/U1/Samples_reg[1]/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U1/Samples_reg[0]/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[0]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[1]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[2]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[0]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[1]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[2]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[3]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[4]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U3/Edge_Count_reg[5]/CK  [53.5 51.7](ps)        50(ps)              
UART_RX/U5/Str_err_reg/CK        [53.5 51.7](ps)        50(ps)              
UART_RX/U6/Stp_err_reg/CK        [53.5 51.7](ps)        50(ps)              
UART_RX/U7/Data_Valid_reg/CK     [53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[0]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[1]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U7/current_state_reg[2]/CK[53.5 51.7](ps)        50(ps)              
UART_RX/U3/Bit_Count_reg[3]/CK   [53.5 51.7](ps)        50(ps)              
UART_RX/U1/Sampeld_Bit_reg/CK    [50.5 48.6](ps)        50(ps)              
UART_RX/U1/Samples_reg[2]/CK     [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[0]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[1]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[2]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/N_reg[3]/CK           [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[1]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[2]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[3]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[4]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[5]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[6]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[7]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U4/Calc_parity_reg/CK    [50.5 48.6](ps)        50(ps)              
UART_RX/U4/par_err_reg/CK        [50.5 48.6](ps)        50(ps)              
UART_RX/U2/P_out_reg[0]/CK       [50.5 48.6](ps)        50(ps)              
UART_RX/U7/Parity_Error_reg/CK   [50.5 48.6](ps)        50(ps)              
UART_RX/U7/Stop_Error_reg/CK     [50.5 48.6](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 95
     Rise Delay	   : [1567(ps)  1658.6(ps)]
     Rise Skew	   : 91.6(ps)
     Fall Delay	   : [1668.1(ps)  1759.2(ps)]
     Fall Skew	   : 91.1(ps)


  Child Tree 1 from UART_CLK_MUX/U1/A: 
     nrSink : 95
     Rise Delay [1567(ps)  1658.6(ps)] Skew [91.6(ps)]
     Fall Delay[1668.1(ps)  1759.2(ps)] Skew=[91.1(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: UART_CLK_MUX/U1/A [67(ps) 67.2(ps)]
OUTPUT_TERM: UART_CLK_MUX/U1/Y [213.3(ps) 252.6(ps)]

Main Tree: 
     nrSink         : 95
     Rise Delay	   : [1567(ps)  1658.6(ps)]
     Rise Skew	   : 91.6(ps)
     Fall Delay	   : [1668.1(ps)  1759.2(ps)]
     Fall Skew	   : 91.1(ps)


  Child Tree 1 from UART_TX_ClkDiv/New_clk_reg/CK: 
     nrSink : 45
     Rise Delay [1656.7(ps)  1658.6(ps)] Skew [1.9(ps)]
     Fall Delay[1736.2(ps)  1738.2(ps)] Skew=[2(ps)]


  Child Tree 2 from UART_RX_ClkDiv/New_clk_reg/CK: 
     nrSink : 36
     Rise Delay [1627.3(ps)  1631.2(ps)] Skew [3.9(ps)]
     Fall Delay[1727.3(ps)  1731.4(ps)] Skew=[4.1(ps)]


  Child Tree 3 from UART_TX_ClkDiv/U15/A: 
     nrSink : 45
     Rise Delay [1576.8(ps)  1578.7(ps)] Skew [1.9(ps)]
     Fall Delay[1720.1(ps)  1722.1(ps)] Skew=[2(ps)]


  Child Tree 4 from UART_RX_ClkDiv/U34/A: 
     nrSink : 36
     Rise Delay [1575.9(ps)  1579.8(ps)] Skew [3.9(ps)]
     Fall Delay[1755.1(ps)  1759.2(ps)] Skew=[4.1(ps)]


  Main Tree from UART_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 14
     nrGate : 4
     Rise Delay [1567(ps)  1569(ps)] Skew [2(ps)]
     Fall Delay [1668.1(ps)  1670.1(ps)] Skew=[2(ps)]


**** Sub Tree Report ****
INPUT_TERM: UART_TX_ClkDiv/New_clk_reg/CK [356.5(ps) 403.2(ps)]
OUTPUT_TERM: UART_TX_ClkDiv/New_clk_reg/Q [936.3(ps) 927.6(ps)]

Main Tree: 
     nrSink         : 45
     Rise Delay	   : [1656.7(ps)  1658.6(ps)]
     Rise Skew	   : 1.9(ps)
     Fall Delay	   : [1736.2(ps)  1738.2(ps)]
     Fall Skew	   : 2(ps)


  Child Tree 1 from UART_TX_ClkDiv/U15/B: 
     nrSink : 45
     Rise Delay [1656.7(ps)  1658.6(ps)] Skew [1.9(ps)]
     Fall Delay[1736.2(ps)  1738.2(ps)] Skew=[2(ps)]


  Main Tree from UART_TX_ClkDiv/New_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: UART_RX_ClkDiv/New_clk_reg/CK [439.4(ps) 508.3(ps)]
OUTPUT_TERM: UART_RX_ClkDiv/New_clk_reg/Q [986.4(ps) 982.5(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1627.3(ps)  1631.2(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1727.3(ps)  1731.4(ps)]
     Fall Skew	   : 4.1(ps)


  Child Tree 1 from UART_RX_ClkDiv/U34/B: 
     nrSink : 36
     Rise Delay [1627.3(ps)  1631.2(ps)] Skew [3.9(ps)]
     Fall Delay[1727.3(ps)  1731.4(ps)] Skew=[4.1(ps)]


  Main Tree from UART_RX_ClkDiv/New_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: UART_TX_ClkDiv/U15/B [936.7(ps) 928(ps)]
OUTPUT_TERM: UART_TX_ClkDiv/U15/Y [1157.8(ps) 1203.2(ps)]

Main Tree: 
     nrSink         : 45
     Rise Delay	   : [1656.7(ps)  1658.6(ps)]
     Rise Skew	   : 1.9(ps)
     Fall Delay	   : [1736.2(ps)  1738.2(ps)]
     Fall Skew	   : 2(ps)


  Child Tree 1 from TX_CLK_MUX/U1/A: 
     nrSink : 45
     Rise Delay [1656.7(ps)  1658.6(ps)] Skew [1.9(ps)]
     Fall Delay[1736.2(ps)  1738.2(ps)] Skew=[2(ps)]


  Main Tree from UART_TX_ClkDiv/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: UART_RX_ClkDiv/U34/B [986.7(ps) 982.8(ps)]
OUTPUT_TERM: UART_RX_ClkDiv/U34/Y [1173.3(ps) 1228(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1627.3(ps)  1631.2(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1727.3(ps)  1731.4(ps)]
     Fall Skew	   : 4.1(ps)


  Child Tree 1 from RX_CLK_MUX/U1/A: 
     nrSink : 36
     Rise Delay [1627.3(ps)  1631.2(ps)] Skew [3.9(ps)]
     Fall Delay[1727.3(ps)  1731.4(ps)] Skew=[4.1(ps)]


  Main Tree from UART_RX_ClkDiv/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: TX_CLK_MUX/U1/A [1158.1(ps) 1203.5(ps)]
OUTPUT_TERM: TX_CLK_MUX/U1/Y [1367.8(ps) 1443.1(ps)]

Main Tree: 
     nrSink         : 45
     Rise Delay	   : [1656.7(ps)  1658.6(ps)]
     Rise Skew	   : 1.9(ps)
     Fall Delay	   : [1736.2(ps)  1738.2(ps)]
     Fall Skew	   : 2(ps)


  Main Tree from TX_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 45
     nrGate : 0
     Rise Delay [1656.7(ps)  1658.6(ps)] Skew [1.9(ps)]
     Fall Delay [1736.2(ps)  1738.2(ps)] Skew=[2(ps)]


**** Sub Tree Report ****
INPUT_TERM: RX_CLK_MUX/U1/A [1173.4(ps) 1228.1(ps)]
OUTPUT_TERM: RX_CLK_MUX/U1/Y [1345.4(ps) 1440.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1627.3(ps)  1631.2(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1727.3(ps)  1731.4(ps)]
     Fall Skew	   : 4.1(ps)


  Main Tree from RX_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1627.3(ps)  1631.2(ps)] Skew [3.9(ps)]
     Fall Delay [1727.3(ps)  1731.4(ps)] Skew=[4.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: UART_TX_ClkDiv/U15/A [913.2(ps) 988.7(ps)]
OUTPUT_TERM: UART_TX_ClkDiv/U15/Y [1078.7(ps) 1191.1(ps)]

Main Tree: 
     nrSink         : 45
     Rise Delay	   : [1576.8(ps)  1578.7(ps)]
     Rise Skew	   : 1.9(ps)
     Fall Delay	   : [1720.1(ps)  1722.1(ps)]
     Fall Skew	   : 2(ps)


  Child Tree 1 from TX_CLK_MUX/U1/A: 
     nrSink : 45
     Rise Delay [1576.8(ps)  1578.7(ps)] Skew [1.9(ps)]
     Fall Delay[1720.1(ps)  1722.1(ps)] Skew=[2(ps)]


  Main Tree from UART_TX_ClkDiv/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: TX_CLK_MUX/U1/A [1079(ps) 1191.4(ps)]
OUTPUT_TERM: TX_CLK_MUX/U1/Y [1287.9(ps) 1427(ps)]

Main Tree: 
     nrSink         : 45
     Rise Delay	   : [1576.8(ps)  1578.7(ps)]
     Rise Skew	   : 1.9(ps)
     Fall Delay	   : [1720.1(ps)  1722.1(ps)]
     Fall Skew	   : 2(ps)


  Main Tree from TX_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 45
     nrGate : 0
     Rise Delay [1576.8(ps)  1578.7(ps)] Skew [1.9(ps)]
     Fall Delay [1720.1(ps)  1722.1(ps)] Skew=[2(ps)]


**** Sub Tree Report ****
INPUT_TERM: UART_RX_ClkDiv/U34/A [985.5(ps) 1080.8(ps)]
OUTPUT_TERM: UART_RX_ClkDiv/U34/Y [1123(ps) 1259.4(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1575.9(ps)  1579.8(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1755.1(ps)  1759.2(ps)]
     Fall Skew	   : 4.1(ps)


  Child Tree 1 from RX_CLK_MUX/U1/A: 
     nrSink : 36
     Rise Delay [1575.9(ps)  1579.8(ps)] Skew [3.9(ps)]
     Fall Delay[1755.1(ps)  1759.2(ps)] Skew=[4.1(ps)]


  Main Tree from UART_RX_ClkDiv/U34/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: RX_CLK_MUX/U1/A [1123.1(ps) 1259.5(ps)]
OUTPUT_TERM: RX_CLK_MUX/U1/Y [1294(ps) 1468.2(ps)]

Main Tree: 
     nrSink         : 36
     Rise Delay	   : [1575.9(ps)  1579.8(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [1755.1(ps)  1759.2(ps)]
     Fall Skew	   : 4.1(ps)


  Main Tree from RX_CLK_MUX/U1/Y w/o tracing through gates: 
     nrSink : 36
     nrGate : 0
     Rise Delay [1575.9(ps)  1579.8(ps)] Skew [3.9(ps)]
     Fall Delay [1755.1(ps)  1759.2(ps)] Skew=[4.1(ps)]


UART_CLK (0 0) load=0.0521244(pf) 

UART_CLK__L1_I0/A (0.0037 0.0037) 
UART_CLK__L1_I0/Y (0.0352 0.0368) load=0.046655(pf) 

UART_CLK__L2_I0/A (0.0369 0.0385) 
UART_CLK__L2_I0/Y (0.0667 0.0669) load=0.00748873(pf) 

UART_CLK_MUX/U1/A (0.067 0.0672) 
UART_CLK_MUX/U1/Y (0.2133 0.2526) load=0.00615659(pf) 

UART_CLK_M__L1_I0/A (0.2135 0.2528) 
UART_CLK_M__L1_I0/Y (0.3549 0.4015) load=0.0306872(pf) 

UART_CLK_M__L2_I1/A (0.3555 0.4021) 
UART_CLK_M__L2_I1/Y (0.4393 0.5082) load=0.00407803(pf) 

UART_CLK_M__L2_I0/A (0.3561 0.4027) 
UART_CLK_M__L2_I0/Y (0.47 0.5234) load=0.0146461(pf) 

UART_TX_ClkDiv/New_clk_reg/CK (0.3565 0.4032) 
UART_TX_ClkDiv/New_clk_reg/Q (0.9363 0.9276) load=0.0122638(pf) 

UART_RX_ClkDiv/New_clk_reg/CK (0.4394 0.5083) 
UART_RX_ClkDiv/New_clk_reg/Q (0.9864 0.9825) load=0.00955249(pf) 

UART_CLK_M__L3_I0/A (0.4708 0.5242) 
UART_CLK_M__L3_I0/Y (0.5762 0.6353) load=0.01547(pf) 

UART_TX_ClkDiv/U15/B (0.9367 0.928) 
UART_TX_ClkDiv/U15/Y (1.1578 1.2032) load=0.00810402(pf) 

UART_RX_ClkDiv/U34/B (0.9867 0.9828) 
UART_RX_ClkDiv/U34/Y (1.1733 1.228) load=0.00372603(pf) 

UART_CLK_M__L4_I0/A (0.5772 0.6363) 
UART_CLK_M__L4_I0/Y (0.6912 0.7557) load=0.028681(pf) 

TX_CLK_MUX/U1/A (1.1581 1.2035) 
TX_CLK_MUX/U1/Y (1.3678 1.4431) load=0.0132158(pf) 

RX_CLK_MUX/U1/A (1.1734 1.2281) 
RX_CLK_MUX/U1/Y (1.3454 1.4404) load=0.00807533(pf) 

UART_CLK_M__L5_I1/A (0.6924 0.7569) 
UART_CLK_M__L5_I1/Y (0.8024 0.8724) load=0.0177589(pf) 

UART_CLK_M__L5_I0/A (0.6919 0.7564) 
UART_CLK_M__L5_I0/Y (0.778 0.8636) load=0.0151833(pf) 

TX_CLK_M__L1_I0/A (1.3686 1.4439) 
TX_CLK_M__L1_I0/Y (1.5266 1.6037) load=0.0499242(pf) 

RX_CLK_M__L1_I0/A (1.3458 1.4408) 
RX_CLK_M__L1_I0/Y (1.499 1.5995) load=0.0378291(pf) 

UART_CLK_M__L6_I1/A (0.8037 0.8737) 
UART_CLK_M__L6_I1/Y (0.9122 0.9877) load=0.0192431(pf) 

UART_CLK_M__L6_I0/A (0.779 0.8646) 
UART_CLK_M__L6_I0/Y (0.8844 0.9738) load=0.0148704(pf) 

TX_CLK_M__L2_I0/A (1.5295 1.6066) 
TX_CLK_M__L2_I0/Y (1.6798 1.6031) load=0.120924(pf) 

RX_CLK_M__L2_I0/A (1.5004 1.6009) 
RX_CLK_M__L2_I0/Y (1.6703 1.573) load=0.0809765(pf) 

UART_CLK_M__L7_I1/A (0.9131 0.9886) 
UART_CLK_M__L7_I1/Y (1.0181 1.0993) load=0.0132072(pf) 

UART_TX_ClkDiv/U15/A (0.9132 0.9887) 
UART_TX_ClkDiv/U15/Y (1.0787 1.1911) load=0.00810402(pf) 

UART_CLK_M__L7_I0/A (0.8853 0.9747) 
UART_CLK_M__L7_I0/Y (0.9852 1.0805) load=0.00674829(pf) 

TX_CLK_M__L3_I3/A (1.683 1.6063) 
TX_CLK_M__L3_I3/Y (1.6569 1.7365) load=0.0329304(pf) 

TX_CLK_M__L3_I2/A (1.6835 1.6068) 
TX_CLK_M__L3_I2/Y (1.6571 1.7366) load=0.0322027(pf) 

TX_CLK_M__L3_I1/A (1.6831 1.6064) 
TX_CLK_M__L3_I1/Y (1.6561 1.7356) load=0.0311233(pf) 

TX_CLK_M__L3_I0/A (1.684 1.6073) 
TX_CLK_M__L3_I0/Y (1.6576 1.7372) load=0.0323052(pf) 

RX_CLK_M__L3_I1/A (1.6722 1.5749) 
RX_CLK_M__L3_I1/Y (1.6285 1.7287) load=0.0557415(pf) 

RX_CLK_M__L3_I0/A (1.6727 1.5754) 
RX_CLK_M__L3_I0/Y (1.6271 1.7271) load=0.0503187(pf) 

UART_CLK_M__L8_I0/A (1.0188 1.1) 
UART_CLK_M__L8_I0/Y (1.1276 1.2143) load=0.021273(pf) 

TX_CLK_MUX/U1/A (1.079 1.1914) 
TX_CLK_MUX/U1/Y (1.2879 1.427) load=0.0132158(pf) 

UART_RX_ClkDiv/U34/A (0.9855 1.0808) 
UART_RX_ClkDiv/U34/Y (1.123 1.2594) load=0.00372603(pf) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK (1.6586 1.7382) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/CK (1.6584 1.738) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/CK (1.6583 1.7379) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/CK (1.6582 1.7378) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/CK (1.658 1.7376) 

UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (1.6577 1.7373) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/CK (1.6584 1.738) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/CK (1.6585 1.7381) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/CK (1.6585 1.7381) 

UART_TX/U3_Serializer/S_R_Data_reg[4]/CK (1.6578 1.7374) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/CK (1.6584 1.738) 

UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (1.6573 1.7369) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (1.6579 1.7374) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/CK (1.6579 1.7374) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/CK (1.6579 1.7374) 

UART_FIFO/U2_FIFO_R/Address_reg[2]/CK (1.6579 1.7374) 

UART_TX/U2_Parity_Calc/DATA_V_reg[2]/CK (1.6578 1.7373) 

UART_TX/U2_Parity_Calc/DATA_V_reg[3]/CK (1.6576 1.7371) 

UART_TX/U2_Parity_Calc/DATA_V_reg[4]/CK (1.6575 1.737) 

UART_TX/U2_Parity_Calc/DATA_V_reg[5]/CK (1.6579 1.7374) 

UART_TX/U2_Parity_Calc/DATA_V_reg[6]/CK (1.658 1.7375) 

UART_TX/U3_Serializer/S_R_Data_reg[3]/CK (1.6577 1.7372) 

UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (1.6577 1.7372) 

UART_TX/U3_Serializer/counter_reg[0]/CK (1.6573 1.7368) 

UART_TX/U3_Serializer/counter_reg[1]/CK (1.6573 1.7368) 

UART_TX/U3_Serializer/S_R_Data_reg[7]/CK (1.6573 1.7368) 

UART_TX/U3_Serializer/S_R_Data_reg[6]/CK (1.6571 1.7366) 

UART_TX/U3_Serializer/S_R_Data_reg[2]/CK (1.6569 1.7364) 

UART_TX/U3_Serializer/S_R_Data_reg[1]/CK (1.6573 1.7368) 

UART_TX/U3_Serializer/S_R_Data_reg[5]/CK (1.6572 1.7367) 

UART_TX/U2_Parity_Calc/DATA_V_reg[7]/CK (1.6567 1.7362) 

UART_TX/U2_Parity_Calc/DATA_V_reg[0]/CK (1.6568 1.7363) 

UART_TX/U2_Parity_Calc/DATA_V_reg[1]/CK (1.6567 1.7362) 

UART_TX/U3_Serializer/S_R_Data_reg[0]/CK (1.6568 1.7363) 

UART_TX/U3_Serializer/counter_reg[2]/CK (1.6581 1.7377) 

UART_TX/U1_MUX_4x1/OUT_reg/CK (1.658 1.7376) 

UART_TX/U4_FSM/current_state_reg[2]/CK (1.6581 1.7377) 

UART_TX/U4_FSM/current_state_reg[1]/CK (1.658 1.7376) 

UART_TX/U4_FSM/current_state_reg[0]/CK (1.6578 1.7374) 

UART_TX/U4_FSM/Basy_reg/CK (1.6579 1.7375) 

UART_TX/U3_Serializer/ser_done_reg/CK (1.658 1.7376) 

UART_TX/U2_Parity_Calc/par_bit_reg/CK (1.658 1.7376) 

U0_PULSE_GEN/rcv_flop_reg/CK (1.658 1.7376) 

U0_PULSE_GEN/pls_flop_reg/CK (1.658 1.7376) 

UART_TX/U3_Serializer/counter_reg[3]/CK (1.6581 1.7377) 

UART_RX/U1/Samples_reg[1]/CK (1.6285 1.7287) 

UART_RX/U1/Samples_reg[0]/CK (1.6298 1.73) 

UART_RX/U3/Bit_Count_reg[0]/CK (1.6303 1.7305) 

UART_RX/U3/Bit_Count_reg[1]/CK (1.6307 1.7309) 

UART_RX/U3/Bit_Count_reg[2]/CK (1.631 1.7312) 

UART_RX/U3/Edge_Count_reg[0]/CK (1.6306 1.7308) 

UART_RX/U3/Edge_Count_reg[1]/CK (1.6308 1.731) 

UART_RX/U3/Edge_Count_reg[2]/CK (1.631 1.7312) 

UART_RX/U3/Edge_Count_reg[3]/CK (1.6312 1.7314) 

UART_RX/U3/Edge_Count_reg[4]/CK (1.6312 1.7314) 

UART_RX/U3/Edge_Count_reg[5]/CK (1.6312 1.7314) 

UART_RX/U5/Str_err_reg/CK (1.6311 1.7313) 

UART_RX/U6/Stp_err_reg/CK (1.6311 1.7313) 

UART_RX/U7/Data_Valid_reg/CK (1.6312 1.7314) 

UART_RX/U7/current_state_reg[0]/CK (1.6293 1.7295) 

UART_RX/U7/current_state_reg[1]/CK (1.631 1.7312) 

UART_RX/U7/current_state_reg[2]/CK (1.6311 1.7313) 

UART_RX/U3/Bit_Count_reg[3]/CK (1.631 1.7312) 

UART_RX/U1/Sampeld_Bit_reg/CK (1.6286 1.7286) 

UART_RX/U1/Samples_reg[2]/CK (1.6287 1.7287) 

UART_RX/U2/N_reg[0]/CK (1.6282 1.7282) 

UART_RX/U2/N_reg[1]/CK (1.6279 1.7279) 

UART_RX/U2/N_reg[2]/CK (1.6276 1.7276) 

UART_RX/U2/N_reg[3]/CK (1.6275 1.7275) 

UART_RX/U2/P_out_reg[1]/CK (1.6275 1.7275) 

UART_RX/U2/P_out_reg[2]/CK (1.6273 1.7273) 

UART_RX/U2/P_out_reg[3]/CK (1.6274 1.7274) 

UART_RX/U2/P_out_reg[4]/CK (1.6277 1.7277) 

UART_RX/U2/P_out_reg[5]/CK (1.6277 1.7277) 

UART_RX/U2/P_out_reg[6]/CK (1.6278 1.7278) 

UART_RX/U2/P_out_reg[7]/CK (1.6278 1.7278) 

UART_RX/U4/Calc_parity_reg/CK (1.6283 1.7283) 

UART_RX/U4/par_err_reg/CK (1.6289 1.7289) 

UART_RX/U2/P_out_reg[0]/CK (1.6274 1.7274) 

UART_RX/U7/Parity_Error_reg/CK (1.6288 1.7288) 

UART_RX/U7/Stop_Error_reg/CK (1.6288 1.7288) 

UART_CLK_M__L9_I0/A (1.1294 1.2161) 
UART_CLK_M__L9_I0/Y (1.241 1.3331) load=0.0228425(pf) 

TX_CLK_M__L1_I0/A (1.2887 1.4278) 
TX_CLK_M__L1_I0/Y (1.4467 1.5876) load=0.0499242(pf) 

RX_CLK_MUX/U1/A (1.1231 1.2595) 
RX_CLK_MUX/U1/Y (1.294 1.4682) load=0.00807533(pf) 

UART_CLK_M__L10_I0/A (1.2431 1.3352) 
UART_CLK_M__L10_I0/Y (1.3545 1.452) load=0.0219107(pf) 

TX_CLK_M__L2_I0/A (1.4496 1.5905) 
TX_CLK_M__L2_I0/Y (1.6637 1.5232) load=0.120924(pf) 

RX_CLK_M__L1_I0/A (1.2944 1.4686) 
RX_CLK_M__L1_I0/Y (1.4476 1.6273) load=0.0378291(pf) 

UART_CLK_M__L11_I0/A (1.3564 1.4539) 
UART_CLK_M__L11_I0/Y (1.4719 1.5733) load=0.0493768(pf) 

TX_CLK_M__L3_I3/A (1.6669 1.5264) 
TX_CLK_M__L3_I3/Y (1.577 1.7204) load=0.0329304(pf) 

TX_CLK_M__L3_I2/A (1.6674 1.5269) 
TX_CLK_M__L3_I2/Y (1.5772 1.7205) load=0.0322027(pf) 

TX_CLK_M__L3_I1/A (1.667 1.5265) 
TX_CLK_M__L3_I1/Y (1.5762 1.7195) load=0.0311233(pf) 

TX_CLK_M__L3_I0/A (1.6679 1.5274) 
TX_CLK_M__L3_I0/Y (1.5777 1.7211) load=0.0323052(pf) 

RX_CLK_M__L2_I0/A (1.449 1.6287) 
RX_CLK_M__L2_I0/Y (1.6981 1.5216) load=0.0809765(pf) 

UART_CLK_M__L12_I0/A (1.4747 1.5761) 
UART_CLK_M__L12_I0/Y (1.6211 1.5219) load=0.0461493(pf) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK (1.5787 1.7221) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/CK (1.5785 1.7219) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/CK (1.5784 1.7218) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/CK (1.5783 1.7217) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/CK (1.5781 1.7215) 

UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (1.5778 1.7212) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/CK (1.5785 1.7219) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/CK (1.5786 1.722) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/CK (1.5786 1.722) 

UART_TX/U3_Serializer/S_R_Data_reg[4]/CK (1.5779 1.7213) 

UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/CK (1.5785 1.7219) 

UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (1.5774 1.7208) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (1.578 1.7213) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/CK (1.578 1.7213) 

UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/CK (1.578 1.7213) 

UART_FIFO/U2_FIFO_R/Address_reg[2]/CK (1.578 1.7213) 

UART_TX/U2_Parity_Calc/DATA_V_reg[2]/CK (1.5779 1.7212) 

UART_TX/U2_Parity_Calc/DATA_V_reg[3]/CK (1.5777 1.721) 

UART_TX/U2_Parity_Calc/DATA_V_reg[4]/CK (1.5776 1.7209) 

UART_TX/U2_Parity_Calc/DATA_V_reg[5]/CK (1.578 1.7213) 

UART_TX/U2_Parity_Calc/DATA_V_reg[6]/CK (1.5781 1.7214) 

UART_TX/U3_Serializer/S_R_Data_reg[3]/CK (1.5778 1.7211) 

UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (1.5778 1.7211) 

UART_TX/U3_Serializer/counter_reg[0]/CK (1.5774 1.7207) 

UART_TX/U3_Serializer/counter_reg[1]/CK (1.5774 1.7207) 

UART_TX/U3_Serializer/S_R_Data_reg[7]/CK (1.5774 1.7207) 

UART_TX/U3_Serializer/S_R_Data_reg[6]/CK (1.5772 1.7205) 

UART_TX/U3_Serializer/S_R_Data_reg[2]/CK (1.577 1.7203) 

UART_TX/U3_Serializer/S_R_Data_reg[1]/CK (1.5774 1.7207) 

UART_TX/U3_Serializer/S_R_Data_reg[5]/CK (1.5773 1.7206) 

UART_TX/U2_Parity_Calc/DATA_V_reg[7]/CK (1.5768 1.7201) 

UART_TX/U2_Parity_Calc/DATA_V_reg[0]/CK (1.5769 1.7202) 

UART_TX/U2_Parity_Calc/DATA_V_reg[1]/CK (1.5768 1.7201) 

UART_TX/U3_Serializer/S_R_Data_reg[0]/CK (1.5769 1.7202) 

UART_TX/U3_Serializer/counter_reg[2]/CK (1.5782 1.7216) 

UART_TX/U1_MUX_4x1/OUT_reg/CK (1.5781 1.7215) 

UART_TX/U4_FSM/current_state_reg[2]/CK (1.5782 1.7216) 

UART_TX/U4_FSM/current_state_reg[1]/CK (1.5781 1.7215) 

UART_TX/U4_FSM/current_state_reg[0]/CK (1.5779 1.7213) 

UART_TX/U4_FSM/Basy_reg/CK (1.578 1.7214) 

UART_TX/U3_Serializer/ser_done_reg/CK (1.5781 1.7215) 

UART_TX/U2_Parity_Calc/par_bit_reg/CK (1.5781 1.7215) 

U0_PULSE_GEN/rcv_flop_reg/CK (1.5781 1.7215) 

U0_PULSE_GEN/pls_flop_reg/CK (1.5781 1.7215) 

UART_TX/U3_Serializer/counter_reg[3]/CK (1.5782 1.7216) 

RX_CLK_M__L3_I1/A (1.7 1.5235) 
RX_CLK_M__L3_I1/Y (1.5771 1.7565) load=0.0557415(pf) 

RX_CLK_M__L3_I0/A (1.7005 1.524) 
RX_CLK_M__L3_I0/Y (1.5757 1.7549) load=0.0503187(pf) 

UART_CLK_M__L13_I0/A (1.6221 1.5229) 
UART_CLK_M__L13_I0/Y (1.5664 1.6675) load=0.0580902(pf) 

UART_RX/U1/Samples_reg[1]/CK (1.5771 1.7565) 

UART_RX/U1/Samples_reg[0]/CK (1.5784 1.7578) 

UART_RX/U3/Bit_Count_reg[0]/CK (1.5789 1.7583) 

UART_RX/U3/Bit_Count_reg[1]/CK (1.5793 1.7587) 

UART_RX/U3/Bit_Count_reg[2]/CK (1.5796 1.759) 

UART_RX/U3/Edge_Count_reg[0]/CK (1.5792 1.7586) 

UART_RX/U3/Edge_Count_reg[1]/CK (1.5794 1.7588) 

UART_RX/U3/Edge_Count_reg[2]/CK (1.5796 1.759) 

UART_RX/U3/Edge_Count_reg[3]/CK (1.5798 1.7592) 

UART_RX/U3/Edge_Count_reg[4]/CK (1.5798 1.7592) 

UART_RX/U3/Edge_Count_reg[5]/CK (1.5798 1.7592) 

UART_RX/U5/Str_err_reg/CK (1.5797 1.7591) 

UART_RX/U6/Stp_err_reg/CK (1.5797 1.7591) 

UART_RX/U7/Data_Valid_reg/CK (1.5798 1.7592) 

UART_RX/U7/current_state_reg[0]/CK (1.5779 1.7573) 

UART_RX/U7/current_state_reg[1]/CK (1.5796 1.759) 

UART_RX/U7/current_state_reg[2]/CK (1.5797 1.7591) 

UART_RX/U3/Bit_Count_reg[3]/CK (1.5796 1.759) 

UART_RX/U1/Sampeld_Bit_reg/CK (1.5772 1.7564) 

UART_RX/U1/Samples_reg[2]/CK (1.5773 1.7565) 

UART_RX/U2/N_reg[0]/CK (1.5768 1.756) 

UART_RX/U2/N_reg[1]/CK (1.5765 1.7557) 

UART_RX/U2/N_reg[2]/CK (1.5762 1.7554) 

UART_RX/U2/N_reg[3]/CK (1.5761 1.7553) 

UART_RX/U2/P_out_reg[1]/CK (1.5761 1.7553) 

UART_RX/U2/P_out_reg[2]/CK (1.5759 1.7551) 

UART_RX/U2/P_out_reg[3]/CK (1.576 1.7552) 

UART_RX/U2/P_out_reg[4]/CK (1.5763 1.7555) 

UART_RX/U2/P_out_reg[5]/CK (1.5763 1.7555) 

UART_RX/U2/P_out_reg[6]/CK (1.5764 1.7556) 

UART_RX/U2/P_out_reg[7]/CK (1.5764 1.7556) 

UART_RX/U4/Calc_parity_reg/CK (1.5769 1.7561) 

UART_RX/U4/par_err_reg/CK (1.5775 1.7567) 

UART_RX/U2/P_out_reg[0]/CK (1.576 1.7552) 

UART_RX/U7/Parity_Error_reg/CK (1.5774 1.7566) 

UART_RX/U7/Stop_Error_reg/CK (1.5774 1.7566) 

UART_RST_SYNC/sync_reg_reg[0]/CK (1.567 1.6681) 

UART_RST_SYNC/sync_reg_reg[1]/CK (1.567 1.6681) 

UART_RX_ClkDiv/Flag_reg/CK (1.5681 1.6692) 

UART_RX_ClkDiv/Count_reg[2]/CK (1.5682 1.6693) 

UART_RX_ClkDiv/Count_reg[1]/CK (1.5682 1.6693) 

UART_RX_ClkDiv/Count_reg[0]/CK (1.5682 1.6693) 

UART_TX_ClkDiv/Count_reg[0]/CK (1.5681 1.6692) 

UART_TX_ClkDiv/Flag_reg/CK (1.5684 1.6695) 

UART_TX_ClkDiv/Count_reg[1]/CK (1.5686 1.6697) 

UART_TX_ClkDiv/Count_reg[2]/CK (1.5687 1.6698) 

UART_TX_ClkDiv/Count_reg[3]/CK (1.569 1.6701) 

UART_TX_ClkDiv/Count_reg[6]/CK (1.569 1.6701) 

UART_TX_ClkDiv/Count_reg[5]/CK (1.569 1.6701) 

UART_TX_ClkDiv/Count_reg[4]/CK (1.5689 1.67) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 276
Nr. of Buffer                  : 30
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): RegFile/memory_reg[9][3]/CK 808.5(ps)
Min trig. edge delay at sink(R): U0_ALU/ALU_OUT_reg[1]/CK 796.9(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 796.9~808.5(ps)        0~20000(ps)         
Fall Phase Delay               : 845.1~852.7(ps)        0~20000(ps)         
Trig. Edge Skew                : 11.6(ps)               200(ps)             
Rise Skew                      : 11.6(ps)               
Fall Skew                      : 7.6(ps)                
Max. Rise Buffer Tran          : 183.4(ps)              50(ps)              
Max. Fall Buffer Tran          : 143.8(ps)              50(ps)              
Max. Rise Sink Tran            : 54.8(ps)               50(ps)              
Max. Fall Sink Tran            : 51.1(ps)               50(ps)              
Min. Rise Buffer Tran          : 22(ps)                 0(ps)               
Min. Fall Buffer Tran          : 19.8(ps)               0(ps)               
Min. Rise Sink Tran            : 48.1(ps)               0(ps)               
Min. Fall Sink Tran            : 48.4(ps)               0(ps)               

view setup1_analysis_view : skew = 11.6ps (required = 200ps)
view setup2_analysis_view : skew = 11.6ps (required = 200ps)
view setup3_analysis_view : skew = 11.6ps (required = 200ps)
view hold1_analysis_view : skew = 24.3ps (required = 200ps)
view hold2_analysis_view : skew = 24.3ps (required = 200ps)
view hold3_analysis_view : skew = 24.3ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
REF_CLK_M__L1_I0/A               [183.4 143.8](ps)      50(ps)              
REF_CLK_M__L1_I1/A               [183.4 143.8](ps)      50(ps)              
REF_CLK_M__L2_I0/A               [118.7 115.5](ps)      50(ps)              
REF_CLK_M__L3_I1/A               [80.5 74.5](ps)        50(ps)              
REF_CLK_M__L3_I0/A               [80.6 74.6](ps)        50(ps)              
Gated_ALU_CLK__L1_I0/A           [98.6 77.2](ps)        50(ps)              
REF_CLK_M__L4_I3/A               [70.3 65](ps)          50(ps)              
REF_CLK_M__L4_I2/A               [70.3 65](ps)          50(ps)              
REF_CLK_M__L4_I1/A               [69.5 64.2](ps)        50(ps)              
REF_CLK_M__L4_I0/A               [69.5 64.2](ps)        50(ps)              
Gated_ALU_CLK__L2_I0/A           [54.5 56.7](ps)        50(ps)              
REF_CLK_M__L5_I15/A              [114.5 106](ps)        50(ps)              
REF_CLK_M__L5_I14/A              [114.5 106](ps)        50(ps)              
REF_CLK_M__L5_I13/A              [114.5 106](ps)        50(ps)              
REF_CLK_M__L5_I12/A              [114.5 106](ps)        50(ps)              
REF_CLK_M__L5_I11/A              [114.4 105.9](ps)      50(ps)              
REF_CLK_M__L5_I10/A              [114.4 105.9](ps)      50(ps)              
REF_CLK_M__L5_I9/A               [114.4 105.9](ps)      50(ps)              
REF_CLK_M__L5_I8/A               [114.4 105.9](ps)      50(ps)              
REF_CLK_M__L5_I7/A               [116.4 107.7](ps)      50(ps)              
REF_CLK_M__L5_I6/A               [116.4 107.7](ps)      50(ps)              
REF_CLK_M__L5_I5/A               [116.4 107.7](ps)      50(ps)              
REF_CLK_M__L5_I4/A               [116.4 107.7](ps)      50(ps)              
REF_CLK_M__L5_I3/A               [114.2 105.7](ps)      50(ps)              
REF_CLK_M__L5_I2/A               [114.2 105.7](ps)      50(ps)              
REF_CLK_M__L5_I1/A               [114.2 105.7](ps)      50(ps)              
REF_CLK_M__L5_I0/A               [114.2 105.7](ps)      50(ps)              
Gated_ALU_CLK__L3_I0/A           [82.7 53.9](ps)        50(ps)              
RegFile/memory_reg[3][2]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][7]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[5][0]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][0]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[6][1]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][1]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][6]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[5][1]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][2]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[5][2]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[4][3]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[7][2]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[5][3]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[6][3]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[5][4]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[7][3]/CK      [53.9 50.2](ps)        50(ps)              
SYS_Cntroller/current_state_reg[3]/CK[53.6 50](ps)          50(ps)              
RegFile/RdData_reg[2]/CK         [53.6 50](ps)          50(ps)              
RegFile/RdData_reg[1]/CK         [53.6 50](ps)          50(ps)              
RegFile/RdData_reg[0]/CK         [53.6 50](ps)          50(ps)              
RegFile/RdData_VLD_reg/CK        [53.6 50](ps)          50(ps)              
RegFile/RdData_reg[5]/CK         [53.6 50](ps)          50(ps)              
SYS_Cntroller/Stored_Frame2_reg[0]/CK[53.6 50](ps)          50(ps)              
SYS_Cntroller/Stored_Frame2_reg[1]/CK[53.6 50](ps)          50(ps)              
RegFile/memory_reg[2][0]/CK      [53.6 50](ps)          50(ps)              
SYS_Cntroller/Stored_Frame2_reg[2]/CK[53.6 50](ps)          50(ps)              
RegFile/memory_reg[2][1]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[2][2]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[3][0]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[6][0]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[7][0]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[3][1]/CK      [53.6 50](ps)          50(ps)              
RegFile/memory_reg[1][0]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[11][1]/CK     [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[1][6]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[9][0]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[1][7]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[1][3]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[8][0]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[8][1]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[7][7]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[8][7]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[0][0]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[5][7]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/RdData_reg[7]/CK         [54.8 51.1](ps)        50(ps)              
RegFile/RdData_reg[6]/CK         [54.8 51.1](ps)        50(ps)              
RegFile/RdData_reg[3]/CK         [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[7][1]/CK      [54.8 51.1](ps)        50(ps)              
RegFile/RdData_reg[4]/CK         [54.8 51.1](ps)        50(ps)              
RegFile/memory_reg[14][2]/CK     [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[13][3]/CK     [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[7][5]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[12][1]/CK     [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[13][2]/CK     [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[12][2]/CK     [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[7][6]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[7][4]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[6][5]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[6][4]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[6][7]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[5][6]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[4][4]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[6][6]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[5][5]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[4][5]/CK      [53.2 49.6](ps)        50(ps)              
RegFile/memory_reg[11][4]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][2]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][1]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[9][7]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][6]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][2]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][3]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][4]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[10][5]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[9][1]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[9][2]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][5]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][6]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[14][4]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[8][3]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[0][1]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[9][4]/CK      [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][3]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[12][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[11][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[14][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[13][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[15][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[15][6]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[13][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[12][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[14][7]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[15][0]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[12][6]/CK     [53.9 50.2](ps)        50(ps)              
RegFile/memory_reg[0][5]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[0][6]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[8][6]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[0][7]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[1][1]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[0][3]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[0][2]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[1][2]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[1][5]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[8][5]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[0][4]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[1][4]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[9][5]/CK      [54.1 50.4](ps)        50(ps)              
RegFile/memory_reg[8][4]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[9][3]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[8][2]/CK      [54.1 50.5](ps)        50(ps)              
RegFile/memory_reg[9][6]/CK      [54.1 50.4](ps)        50(ps)              
RegFile/memory_reg[13][5]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[15][5]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[14][1]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[14][5]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[15][2]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[13][6]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[14][6]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[13][1]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[15][1]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[12][4]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[12][5]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[15][4]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[15][3]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[12][3]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[13][4]/CK     [52.4 48.8](ps)        50(ps)              
RegFile/memory_reg[14][3]/CK     [52.4 48.8](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][5]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][5]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][6]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][5]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][1]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][1]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][0]/CK[53 49.4](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][5]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][0]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][1]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][3]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][1]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][2]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][5]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U0_FIFO_W/Address_reg[0]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][4]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][4]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U0_FIFO_W/Address_reg[2]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][3]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][2]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][4]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][5]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][5]/CK[52.5 49](ps)          50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/Address_reg[1]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][3]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][3]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][2]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][1]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][0]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][4]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][4]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][4]/CK[54.2 50.6](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][3]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][4]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][3]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/Address_reg[3]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/CK[51.9 48.4](ps)        50(ps)              
UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/CK[51.9 48.4](ps)        50(ps)              
Data_SYNC/sync_bus_reg[6]/CK     [53.6 49.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame2_reg[5]/CK[53.6 49.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[5]/CK[53.6 49.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[5]/CK     [53.6 49.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame2_reg[4]/CK[53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[3][5]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[3][6]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[3][7]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[3][4]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[3][3]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[6][2]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[2][7]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[2][6]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[2][3]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[2][4]/CK      [53.6 49.9](ps)        50(ps)              
RegFile/memory_reg[2][5]/CK      [53.6 49.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[0]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame2_reg[7]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[7]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[6]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[2]/CK[52.6 48.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[1]/CK     [52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[6]/CK[52.6 48.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[2]/CK     [52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[3]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame2_reg[6]/CK[52.6 48.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[7]/CK     [52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[0]/CK[52.6 48.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[3]/CK     [52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame2_reg[3]/CK[52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[4]/CK[52.6 48.9](ps)        50(ps)              
Data_SYNC/sync_bus_reg[4]/CK     [52.6 48.9](ps)        50(ps)              
SYS_Cntroller/Stored_Frame3_reg[1]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/current_state_reg[2]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/current_state_reg[0]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/current_state_reg[1]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[3]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[1]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[4]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[0][7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[1][7]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[2]/CK[53.9 50.2](ps)        50(ps)              
SYS_Cntroller/Stored_Frame1_reg[5]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[3][7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[5][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[4][7]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][6]/CK[53.9 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[6][7]/CK[53.8 50.2](ps)        50(ps)              
UART_FIFO/U4_FIFO_MEM/memory_reg[7][7]/CK[53.9 50.2](ps)        50(ps)              
REF_RST_SYNC/sync_reg_reg[1]/CK  [53.8 50.2](ps)        50(ps)              
REF_RST_SYNC/sync_reg_reg[0]/CK  [53.8 50.2](ps)        50(ps)              
Data_SYNC/Pulse_FF_Out_reg/CK    [53.8 50.2](ps)        50(ps)              
Data_SYNC/enable_pulse_d_reg/CK  [53.8 50.2](ps)        50(ps)              
Data_SYNC/en_sync_reg_reg[1]/CK  [53.8 50.2](ps)        50(ps)              
Data_SYNC/en_sync_reg_reg[0]/CK  [53.8 50.2](ps)        50(ps)              
Data_SYNC/sync_bus_reg[0]/CK     [53.8 50.2](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 276
     Rise Delay	   : [796.9(ps)  808.5(ps)]
     Rise Skew	   : 11.6(ps)
     Fall Delay	   : [845.1(ps)  852.7(ps)]
     Fall Skew	   : 7.6(ps)


  Child Tree 1 from DFT_REF_MUX/U1/A: 
     nrSink : 276
     Rise Delay [796.9(ps)  808.5(ps)] Skew [11.6(ps)]
     Fall Delay[845.1(ps)  852.7(ps)] Skew=[7.6(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: DFT_REF_MUX/U1/A [66.4(ps) 66.6(ps)]
OUTPUT_TERM: DFT_REF_MUX/U1/Y [295.4(ps) 335(ps)]

Main Tree: 
     nrSink         : 276
     Rise Delay	   : [796.9(ps)  808.5(ps)]
     Rise Skew	   : 11.6(ps)
     Fall Delay	   : [845.1(ps)  852.7(ps)]
     Fall Skew	   : 7.6(ps)


  Child Tree 1 from U_CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [796.9(ps)  799.7(ps)] Skew [2.8(ps)]
     Fall Delay[846.7(ps)  849.5(ps)] Skew=[2.8(ps)]


  Main Tree from DFT_REF_MUX/U1/Y w/o tracing through gates: 
     nrSink : 259
     nrGate : 1
     Rise Delay [800.9(ps)  808.5(ps)] Skew [7.6(ps)]
     Fall Delay [845.1(ps)  852.7(ps)] Skew=[7.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U_CLK_GATE/U0_TLATNCAX12M/CK [414.4(ps) 473.3(ps)]
OUTPUT_TERM: U_CLK_GATE/U0_TLATNCAX12M/ECK [561.3(ps) 627.7(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [796.9(ps)  799.7(ps)]
     Rise Skew	   : 2.8(ps)
     Fall Delay	   : [846.7(ps)  849.5(ps)]
     Fall Skew	   : 2.8(ps)


  Main Tree from U_CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [796.9(ps)  799.7(ps)] Skew [2.8(ps)]
     Fall Delay [846.7(ps)  849.5(ps)] Skew=[2.8(ps)]


REF_CLK (0 0) load=0.0494304(pf) 

REF_CLK__L1_I0/A (0.002 0.002) 
REF_CLK__L1_I0/Y (0.0334 0.035) load=0.0476249(pf) 

REF_CLK__L2_I0/A (0.0355 0.0371) 
REF_CLK__L2_I0/Y (0.0659 0.0661) load=0.00942973(pf) 

DFT_REF_MUX/U1/A (0.0664 0.0666) 
DFT_REF_MUX/U1/Y (0.2954 0.335) load=0.04372(pf) 

REF_CLK_M__L1_I0/A (0.2992 0.3388) 
REF_CLK_M__L1_I0/Y (0.487 0.5293) load=0.0538766(pf) 

REF_CLK_M__L1_I1/A (0.2982 0.3378) 
REF_CLK_M__L1_I1/Y (0.4116 0.4705) load=0.0254148(pf) 

REF_CLK_M__L2_I0/A (0.4917 0.534) 
REF_CLK_M__L2_I0/Y (0.6157 0.5736) load=0.114584(pf) 

U_CLK_GATE/U0_TLATNCAX12M/CK (0.4144 0.4733) 
U_CLK_GATE/U0_TLATNCAX12M/ECK (0.5613 0.6277) load=0.0093067(pf) 

REF_CLK_M__L3_I1/A (0.6207 0.5786) 
REF_CLK_M__L3_I1/Y (0.6449 0.6888) load=0.101647(pf) 

REF_CLK_M__L3_I0/A (0.6234 0.5813) 
REF_CLK_M__L3_I0/Y (0.6471 0.691) load=0.0998692(pf) 

Gated_ALU_CLK__L1_I0/A (0.5617 0.6281) 
Gated_ALU_CLK__L1_I0/Y (0.6825 0.6262) load=0.010849(pf) 

REF_CLK_M__L4_I3/A (0.6479 0.6918) 
REF_CLK_M__L4_I3/Y (0.7804 0.738) load=0.189884(pf) 

REF_CLK_M__L4_I2/A (0.6482 0.6921) 
REF_CLK_M__L4_I2/Y (0.7807 0.7383) load=0.189738(pf) 

REF_CLK_M__L4_I1/A (0.6497 0.6936) 
REF_CLK_M__L4_I1/Y (0.783 0.7406) load=0.193529(pf) 

REF_CLK_M__L4_I0/A (0.65 0.6939) 
REF_CLK_M__L4_I0/Y (0.7821 0.7397) load=0.189253(pf) 

Gated_ALU_CLK__L2_I0/A (0.6828 0.6265) 
Gated_ALU_CLK__L2_I0/Y (0.7874 0.7474) load=0.0387833(pf) 

REF_CLK_M__L5_I15/A (0.7822 0.7398) 
REF_CLK_M__L5_I15/Y (0.7991 0.8433) load=0.0516145(pf) 

REF_CLK_M__L5_I14/A (0.7842 0.7418) 
REF_CLK_M__L5_I14/Y (0.8009 0.845) load=0.0508084(pf) 

REF_CLK_M__L5_I13/A (0.7837 0.7413) 
REF_CLK_M__L5_I13/Y (0.8015 0.8456) load=0.0542173(pf) 

REF_CLK_M__L5_I12/A (0.783 0.7406) 
REF_CLK_M__L5_I12/Y (0.7993 0.8434) load=0.049607(pf) 

REF_CLK_M__L5_I11/A (0.7854 0.743) 
REF_CLK_M__L5_I11/Y (0.8023 0.8464) load=0.0515622(pf) 

REF_CLK_M__L5_I10/A (0.7849 0.7425) 
REF_CLK_M__L5_I10/Y (0.8018 0.8459) load=0.0515553(pf) 

REF_CLK_M__L5_I9/A (0.7858 0.7434) 
REF_CLK_M__L5_I9/Y (0.8029 0.8471) load=0.052288(pf) 

REF_CLK_M__L5_I8/A (0.7859 0.7435) 
REF_CLK_M__L5_I8/Y (0.8013 0.8455) load=0.0472242(pf) 

REF_CLK_M__L5_I7/A (0.7862 0.7438) 
REF_CLK_M__L5_I7/Y (0.8023 0.8463) load=0.0478134(pf) 

REF_CLK_M__L5_I6/A (0.7867 0.7443) 
REF_CLK_M__L5_I6/Y (0.8024 0.8464) load=0.0466253(pf) 

REF_CLK_M__L5_I5/A (0.786 0.7436) 
REF_CLK_M__L5_I5/Y (0.8033 0.8473) load=0.0513496(pf) 

REF_CLK_M__L5_I4/A (0.7888 0.7464) 
REF_CLK_M__L5_I4/Y (0.8039 0.8479) load=0.0448361(pf) 

REF_CLK_M__L5_I3/A (0.7872 0.7448) 
REF_CLK_M__L5_I3/Y (0.8038 0.8479) load=0.0507419(pf) 

REF_CLK_M__L5_I2/A (0.7856 0.7432) 
REF_CLK_M__L5_I2/Y (0.8012 0.8453) load=0.0478357(pf) 

REF_CLK_M__L5_I1/A (0.7827 0.7403) 
REF_CLK_M__L5_I1/Y (0.7996 0.8438) load=0.05182(pf) 

REF_CLK_M__L5_I0/A (0.7843 0.7419) 
REF_CLK_M__L5_I0/Y (0.8011 0.8452) load=0.0513695(pf) 

Gated_ALU_CLK__L3_I0/A (0.7892 0.7492) 
Gated_ALU_CLK__L3_I0/Y (0.7966 0.8464) load=0.0489043(pf) 

RegFile/memory_reg[3][2]/CK (0.8039 0.8481) 

RegFile/memory_reg[4][7]/CK (0.801 0.8452) 

RegFile/memory_reg[5][0]/CK (0.8039 0.8482) 

RegFile/memory_reg[4][0]/CK (0.8038 0.848) 

RegFile/memory_reg[6][1]/CK (0.8027 0.8469) 

RegFile/memory_reg[4][1]/CK (0.8036 0.8478) 

RegFile/memory_reg[4][6]/CK (0.802 0.8462) 

RegFile/memory_reg[5][1]/CK (0.8035 0.8477) 

RegFile/memory_reg[4][2]/CK (0.8029 0.8471) 

RegFile/memory_reg[5][2]/CK (0.8028 0.847) 

RegFile/memory_reg[4][3]/CK (0.8036 0.8478) 

RegFile/memory_reg[7][2]/CK (0.8037 0.8479) 

RegFile/memory_reg[5][3]/CK (0.8038 0.848) 

RegFile/memory_reg[6][3]/CK (0.8037 0.8479) 

RegFile/memory_reg[5][4]/CK (0.8039 0.8481) 

RegFile/memory_reg[7][3]/CK (0.8038 0.848) 

SYS_Cntroller/current_state_reg[3]/CK (0.8061 0.8503) 

RegFile/RdData_reg[2]/CK (0.8059 0.85) 

RegFile/RdData_reg[1]/CK (0.8061 0.8502) 

RegFile/RdData_reg[0]/CK (0.8062 0.8503) 

RegFile/RdData_VLD_reg/CK (0.8061 0.8503) 

RegFile/RdData_reg[5]/CK (0.8055 0.8496) 

SYS_Cntroller/Stored_Frame2_reg[0]/CK (0.8051 0.8492) 

SYS_Cntroller/Stored_Frame2_reg[1]/CK (0.8047 0.8488) 

RegFile/memory_reg[2][0]/CK (0.8044 0.8485) 

SYS_Cntroller/Stored_Frame2_reg[2]/CK (0.8044 0.8485) 

RegFile/memory_reg[2][1]/CK (0.8044 0.8485) 

RegFile/memory_reg[2][2]/CK (0.8042 0.8483) 

RegFile/memory_reg[3][0]/CK (0.8024 0.8465) 

RegFile/memory_reg[6][0]/CK (0.8034 0.8475) 

RegFile/memory_reg[7][0]/CK (0.8021 0.8462) 

RegFile/memory_reg[3][1]/CK (0.804 0.8481) 

RegFile/memory_reg[1][0]/CK (0.8034 0.8475) 

RegFile/memory_reg[11][1]/CK (0.8023 0.8464) 

RegFile/memory_reg[1][6]/CK (0.8034 0.8475) 

RegFile/memory_reg[9][0]/CK (0.8033 0.8474) 

RegFile/memory_reg[1][7]/CK (0.8034 0.8475) 

RegFile/memory_reg[1][3]/CK (0.8034 0.8475) 

RegFile/memory_reg[8][0]/CK (0.8022 0.8463) 

RegFile/memory_reg[8][1]/CK (0.8026 0.8467) 

RegFile/memory_reg[7][7]/CK (0.8018 0.8459) 

RegFile/memory_reg[8][7]/CK (0.8033 0.8474) 

RegFile/memory_reg[0][0]/CK (0.8035 0.8476) 

RegFile/memory_reg[5][7]/CK (0.8018 0.8459) 

RegFile/RdData_reg[7]/CK (0.8037 0.8478) 

RegFile/RdData_reg[6]/CK (0.8038 0.8479) 

RegFile/RdData_reg[3]/CK (0.8039 0.848) 

RegFile/memory_reg[7][1]/CK (0.8018 0.8459) 

RegFile/RdData_reg[4]/CK (0.8038 0.8479) 

RegFile/memory_reg[14][2]/CK (0.8022 0.8463) 

RegFile/memory_reg[13][3]/CK (0.8026 0.8467) 

RegFile/memory_reg[7][5]/CK (0.8022 0.8463) 

RegFile/memory_reg[12][1]/CK (0.8021 0.8462) 

RegFile/memory_reg[13][2]/CK (0.8022 0.8463) 

RegFile/memory_reg[12][2]/CK (0.8026 0.8467) 

RegFile/memory_reg[7][6]/CK (0.802 0.8461) 

RegFile/memory_reg[7][4]/CK (0.8026 0.8467) 

RegFile/memory_reg[6][5]/CK (0.8021 0.8462) 

RegFile/memory_reg[6][4]/CK (0.8025 0.8466) 

RegFile/memory_reg[6][7]/CK (0.8018 0.8459) 

RegFile/memory_reg[5][6]/CK (0.8016 0.8457) 

RegFile/memory_reg[4][4]/CK (0.8023 0.8464) 

RegFile/memory_reg[6][6]/CK (0.8018 0.8459) 

RegFile/memory_reg[5][5]/CK (0.8022 0.8463) 

RegFile/memory_reg[4][5]/CK (0.8021 0.8462) 

RegFile/memory_reg[11][4]/CK (0.8033 0.8474) 

RegFile/memory_reg[10][7]/CK (0.8032 0.8473) 

RegFile/memory_reg[10][0]/CK (0.8045 0.8486) 

RegFile/memory_reg[11][2]/CK (0.8044 0.8485) 

RegFile/memory_reg[10][1]/CK (0.8045 0.8486) 

RegFile/memory_reg[9][7]/CK (0.8027 0.8468) 

RegFile/memory_reg[10][6]/CK (0.8032 0.8473) 

RegFile/memory_reg[10][2]/CK (0.8043 0.8484) 

RegFile/memory_reg[10][3]/CK (0.8039 0.848) 

RegFile/memory_reg[10][4]/CK (0.8035 0.8476) 

RegFile/memory_reg[10][5]/CK (0.8032 0.8473) 

RegFile/memory_reg[9][1]/CK (0.8043 0.8484) 

RegFile/memory_reg[9][2]/CK (0.8043 0.8484) 

RegFile/memory_reg[11][5]/CK (0.8033 0.8474) 

RegFile/memory_reg[11][6]/CK (0.8033 0.8474) 

RegFile/memory_reg[14][4]/CK (0.8046 0.8487) 

RegFile/memory_reg[8][3]/CK (0.8041 0.8482) 

RegFile/memory_reg[0][1]/CK (0.804 0.8481) 

RegFile/memory_reg[9][4]/CK (0.804 0.8481) 

RegFile/memory_reg[11][3]/CK (0.8037 0.8478) 

RegFile/memory_reg[11][0]/CK (0.8036 0.8477) 

RegFile/memory_reg[12][0]/CK (0.8034 0.8475) 

RegFile/memory_reg[11][7]/CK (0.8028 0.8469) 

RegFile/memory_reg[14][0]/CK (0.8033 0.8474) 

RegFile/memory_reg[13][0]/CK (0.8034 0.8475) 

RegFile/memory_reg[15][7]/CK (0.8019 0.846) 

RegFile/memory_reg[15][6]/CK (0.802 0.8461) 

RegFile/memory_reg[13][7]/CK (0.8032 0.8473) 

RegFile/memory_reg[12][7]/CK (0.8018 0.8459) 

RegFile/memory_reg[14][7]/CK (0.8032 0.8473) 

RegFile/memory_reg[15][0]/CK (0.8035 0.8476) 

RegFile/memory_reg[12][6]/CK (0.802 0.8461) 

RegFile/memory_reg[0][5]/CK (0.8079 0.8521) 

RegFile/memory_reg[0][6]/CK (0.8078 0.8521) 

RegFile/memory_reg[8][6]/CK (0.8062 0.8504) 

RegFile/memory_reg[0][7]/CK (0.8078 0.852) 

RegFile/memory_reg[1][1]/CK (0.8081 0.8523) 

RegFile/memory_reg[0][3]/CK (0.8075 0.8517) 

RegFile/memory_reg[0][2]/CK (0.8079 0.8521) 

RegFile/memory_reg[1][2]/CK (0.8081 0.8523) 

RegFile/memory_reg[1][5]/CK (0.8084 0.8526) 

RegFile/memory_reg[8][5]/CK (0.8064 0.8506) 

RegFile/memory_reg[0][4]/CK (0.8068 0.851) 

RegFile/memory_reg[1][4]/CK (0.8084 0.8526) 

RegFile/memory_reg[9][5]/CK (0.8056 0.8498) 

RegFile/memory_reg[8][4]/CK (0.8072 0.8514) 

RegFile/memory_reg[9][3]/CK (0.8085 0.8527) 

RegFile/memory_reg[8][2]/CK (0.8085 0.8527) 

RegFile/memory_reg[9][6]/CK (0.8049 0.8491) 

RegFile/memory_reg[13][5]/CK (0.8047 0.8489) 

RegFile/memory_reg[15][5]/CK (0.8047 0.8489) 

RegFile/memory_reg[14][1]/CK (0.8035 0.8477) 

RegFile/memory_reg[14][5]/CK (0.8047 0.8489) 

RegFile/memory_reg[15][2]/CK (0.8034 0.8476) 

RegFile/memory_reg[13][6]/CK (0.8047 0.8489) 

RegFile/memory_reg[14][6]/CK (0.8047 0.8489) 

RegFile/memory_reg[13][1]/CK (0.8029 0.8471) 

RegFile/memory_reg[15][1]/CK (0.8026 0.8468) 

RegFile/memory_reg[12][4]/CK (0.8043 0.8485) 

RegFile/memory_reg[12][5]/CK (0.8047 0.8489) 

RegFile/memory_reg[15][4]/CK (0.8046 0.8488) 

RegFile/memory_reg[15][3]/CK (0.8042 0.8484) 

RegFile/memory_reg[12][3]/CK (0.804 0.8482) 

RegFile/memory_reg[13][4]/CK (0.8044 0.8486) 

RegFile/memory_reg[14][3]/CK (0.804 0.8482) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][5]/CK (0.8026 0.8466) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][4]/CK (0.8025 0.8465) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][5]/CK (0.8026 0.8466) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][5]/CK (0.8038 0.8478) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][6]/CK (0.8037 0.8477) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][5]/CK (0.8035 0.8475) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][0]/CK (0.8032 0.8472) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][1]/CK (0.8028 0.8468) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][0]/CK (0.804 0.848) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][1]/CK (0.8044 0.8484) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][0]/CK (0.8043 0.8483) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][0]/CK (0.8041 0.8481) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][0]/CK (0.8042 0.8482) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][1]/CK (0.8044 0.8484) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][1]/CK (0.8044 0.8484) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][0]/CK (0.8043 0.8483) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][5]/CK (0.8037 0.8477) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][0]/CK (0.8037 0.8477) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][1]/CK (0.8032 0.8472) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][3]/CK (0.8044 0.8484) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][1]/CK (0.8044 0.8484) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][2]/CK (0.8048 0.8488) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][5]/CK (0.8037 0.8477) 

UART_FIFO/U0_FIFO_W/Address_reg[0]/CK (0.8048 0.8488) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][4]/CK (0.8043 0.8483) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][4]/CK (0.804 0.848) 

UART_FIFO/U0_FIFO_W/Address_reg[2]/CK (0.8049 0.8489) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][3]/CK (0.8047 0.8487) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][2]/CK (0.8048 0.8488) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][4]/CK (0.8044 0.8484) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][5]/CK (0.8038 0.8478) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][5]/CK (0.8038 0.8478) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][2]/CK (0.8059 0.8499) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][3]/CK (0.8058 0.8498) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][2]/CK (0.8059 0.8499) 

UART_FIFO/U0_FIFO_W/Address_reg[1]/CK (0.8059 0.8499) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][3]/CK (0.8058 0.8498) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][3]/CK (0.8058 0.8498) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][2]/CK (0.8048 0.8488) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][2]/CK (0.8055 0.8495) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][2]/CK (0.8049 0.8489) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][2]/CK (0.8048 0.8488) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][3]/CK (0.8053 0.8493) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][1]/CK (0.8054 0.8494) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][1]/CK (0.8047 0.8487) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][0]/CK (0.8048 0.8488) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][4]/CK (0.8052 0.8492) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][4]/CK (0.805 0.849) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][4]/CK (0.8053 0.8493) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][3]/CK (0.8054 0.8494) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][4]/CK (0.805 0.849) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][3]/CK (0.8057 0.8497) 

UART_FIFO/U0_FIFO_W/GW_Ptr_reg[0]/CK (0.8057 0.8497) 

UART_FIFO/U0_FIFO_W/GW_Ptr_reg[3]/CK (0.8059 0.8499) 

UART_FIFO/U0_FIFO_W/Address_reg[3]/CK (0.8067 0.8507) 

UART_FIFO/U0_FIFO_W/GW_Ptr_reg[1]/CK (0.8061 0.8501) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][1]/CK (0.8067 0.8507) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[1][0]/CK (0.8068 0.8508) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][1]/CK (0.8066 0.8506) 

UART_FIFO/U0_FIFO_W/GW_Ptr_reg[2]/CK (0.8065 0.8505) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][0]/CK (0.807 0.851) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][1]/CK (0.807 0.851) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[2][1]/CK (0.807 0.851) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[3][0]/CK (0.8071 0.8511) 

UART_FIFO/U3_R2W_SYNC/sync_reg_reg[0][0]/CK (0.8071 0.8511) 

Data_SYNC/sync_bus_reg[6]/CK (0.8062 0.8503) 

SYS_Cntroller/Stored_Frame2_reg[5]/CK (0.8057 0.8498) 

SYS_Cntroller/Stored_Frame3_reg[5]/CK (0.806 0.8501) 

Data_SYNC/sync_bus_reg[5]/CK (0.8061 0.8502) 

SYS_Cntroller/Stored_Frame2_reg[4]/CK (0.8055 0.8496) 

RegFile/memory_reg[3][5]/CK (0.8058 0.8499) 

RegFile/memory_reg[3][6]/CK (0.806 0.8501) 

RegFile/memory_reg[3][7]/CK (0.8061 0.8502) 

RegFile/memory_reg[3][4]/CK (0.8064 0.8505) 

RegFile/memory_reg[3][3]/CK (0.8066 0.8507) 

RegFile/memory_reg[6][2]/CK (0.8068 0.8509) 

RegFile/memory_reg[2][7]/CK (0.8069 0.851) 

RegFile/memory_reg[2][6]/CK (0.807 0.8511) 

RegFile/memory_reg[2][3]/CK (0.807 0.8511) 

RegFile/memory_reg[2][4]/CK (0.8071 0.8512) 

RegFile/memory_reg[2][5]/CK (0.8071 0.8512) 

SYS_Cntroller/Stored_Frame3_reg[0]/CK (0.8013 0.8454) 

SYS_Cntroller/Stored_Frame2_reg[7]/CK (0.8014 0.8455) 

SYS_Cntroller/Stored_Frame3_reg[7]/CK (0.8018 0.8459) 

SYS_Cntroller/Stored_Frame1_reg[6]/CK (0.8022 0.8463) 

SYS_Cntroller/Stored_Frame3_reg[2]/CK (0.8013 0.8454) 

Data_SYNC/sync_bus_reg[1]/CK (0.8025 0.8466) 

SYS_Cntroller/Stored_Frame3_reg[6]/CK (0.8013 0.8454) 

Data_SYNC/sync_bus_reg[2]/CK (0.8025 0.8466) 

SYS_Cntroller/Stored_Frame3_reg[3]/CK (0.8021 0.8462) 

SYS_Cntroller/Stored_Frame2_reg[6]/CK (0.8017 0.8458) 

Data_SYNC/sync_bus_reg[7]/CK (0.8026 0.8467) 

SYS_Cntroller/Stored_Frame1_reg[0]/CK (0.8018 0.8459) 

Data_SYNC/sync_bus_reg[3]/CK (0.8026 0.8467) 

SYS_Cntroller/Stored_Frame2_reg[3]/CK (0.802 0.8461) 

SYS_Cntroller/Stored_Frame3_reg[4]/CK (0.802 0.8461) 

Data_SYNC/sync_bus_reg[4]/CK (0.8027 0.8468) 

SYS_Cntroller/Stored_Frame3_reg[1]/CK (0.8024 0.8466) 

SYS_Cntroller/current_state_reg[2]/CK (0.8024 0.8466) 

SYS_Cntroller/current_state_reg[0]/CK (0.8023 0.8465) 

SYS_Cntroller/current_state_reg[1]/CK (0.8023 0.8465) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][6]/CK (0.8022 0.8464) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][6]/CK (0.8022 0.8464) 

SYS_Cntroller/Stored_Frame1_reg[3]/CK (0.8021 0.8463) 

SYS_Cntroller/Stored_Frame1_reg[1]/CK (0.801 0.8452) 

SYS_Cntroller/Stored_Frame1_reg[4]/CK (0.8018 0.846) 

SYS_Cntroller/Stored_Frame1_reg[7]/CK (0.8009 0.8451) 

UART_FIFO/U4_FIFO_MEM/memory_reg[0][7]/CK (0.8021 0.8463) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][6]/CK (0.8021 0.8463) 

UART_FIFO/U4_FIFO_MEM/memory_reg[1][7]/CK (0.8021 0.8463) 

SYS_Cntroller/Stored_Frame1_reg[2]/CK (0.8022 0.8464) 

SYS_Cntroller/Stored_Frame1_reg[5]/CK (0.8022 0.8464) 

UART_FIFO/U4_FIFO_MEM/memory_reg[3][7]/CK (0.8021 0.8463) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][6]/CK (0.8068 0.8509) 

UART_FIFO/U4_FIFO_MEM/memory_reg[2][7]/CK (0.807 0.8511) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][6]/CK (0.8066 0.8507) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][7]/CK (0.807 0.8511) 

UART_FIFO/U4_FIFO_MEM/memory_reg[5][6]/CK (0.8069 0.851) 

UART_FIFO/U4_FIFO_MEM/memory_reg[4][7]/CK (0.8069 0.851) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][6]/CK (0.8063 0.8504) 

UART_FIFO/U4_FIFO_MEM/memory_reg[6][7]/CK (0.8059 0.85) 

UART_FIFO/U4_FIFO_MEM/memory_reg[7][7]/CK (0.806 0.8501) 

REF_RST_SYNC/sync_reg_reg[1]/CK (0.8059 0.85) 

REF_RST_SYNC/sync_reg_reg[0]/CK (0.8038 0.8479) 

Data_SYNC/Pulse_FF_Out_reg/CK (0.8054 0.8495) 

Data_SYNC/enable_pulse_d_reg/CK (0.8046 0.8487) 

Data_SYNC/en_sync_reg_reg[1]/CK (0.8052 0.8493) 

Data_SYNC/en_sync_reg_reg[0]/CK (0.8052 0.8493) 

Data_SYNC/sync_bus_reg[0]/CK (0.8046 0.8487) 

U0_ALU/ALU_OUT_reg[8]/CK (0.7981 0.8479) 

U0_ALU/ALU_OUT_reg[15]/CK (0.7979 0.8477) 

U0_ALU/OUT_Valid_reg/CK (0.7982 0.848) 

U0_ALU/ALU_OUT_reg[1]/CK (0.7969 0.8467) 

U0_ALU/ALU_OUT_reg[0]/CK (0.797 0.8468) 

U0_ALU/ALU_OUT_reg[6]/CK (0.7971 0.8469) 

U0_ALU/ALU_OUT_reg[7]/CK (0.7971 0.8469) 

U0_ALU/ALU_OUT_reg[12]/CK (0.7989 0.8487) 

U0_ALU/ALU_OUT_reg[13]/CK (0.7987 0.8485) 

U0_ALU/ALU_OUT_reg[14]/CK (0.7985 0.8483) 

U0_ALU/ALU_OUT_reg[11]/CK (0.7991 0.8489) 

U0_ALU/ALU_OUT_reg[2]/CK (0.7995 0.8493) 

U0_ALU/ALU_OUT_reg[9]/CK (0.7972 0.847) 

U0_ALU/ALU_OUT_reg[10]/CK (0.7993 0.8491) 

U0_ALU/ALU_OUT_reg[4]/CK (0.7997 0.8495) 

U0_ALU/ALU_OUT_reg[5]/CK (0.7996 0.8494) 

U0_ALU/ALU_OUT_reg[3]/CK (0.7996 0.8494) 

