#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Sep 27 18:55:29 2025
# Process ID: 24372
# Current directory: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production
# Command line: vivado.exe -mode batch -notrace -source C:\Users\SHIWA\AppData\Local\Temp\tmpD925.tmp
# Log file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/vivado.log
# Journal file: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production\vivado.jou
# Running On: HOME-PC, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34281 MB
#-----------------------------------------------------------
source {C:\Users\SHIWA\AppData\Local\Temp\tmpD925.tmp} -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.543 ; gain = 6.652
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Run is defaulting to srcset: sources_1
Run is defaulting to parent run srcset: sources_1
INFO: Project created:TimeCard

WARNING: [BD_TCL-1002] This script was generated using Vivado <2019.1> without IP versions in the create_bd_cell commands, but is now being run in <2022.1> of Vivado. There may have been major IP version changes between Vivado <2019.1> and <2022.1>, which could impact the parameter settings of the IPs.
INFO: [BD_TCL-3] Currently there is no design <TimeCard> in project, so creating one...
Wrote  : <C:\Users\SHIWA\Documents\GitHub\QuantumFPGA\Implementation\Xilinx\TimeCard_Production\TimeCard\TimeCard.srcs\sources_1\bd\TimeCard\TimeCard.bd> 
INFO: [BD_TCL-4] Making design <TimeCard> as current_bd_design.
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "TimeCard".
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
nettimelogic.com:TimeCardLib:TC_AdjustableClock:* nettimelogic.com:TimeCardLib:TC_ClockDetector:* nettimelogic.com:TimeCardLib:TC_ConfMaster:* nettimelogic.com:TimeCardLib:TC_CoreList:* nettimelogic.com:TimeCardLib:TC_DummyAxiSlave:* nettimelogic.com:TimeCardLib:TC_FpgaVersion:* nettimelogic.com:TimeCardLib:TC_FrequencyCounter:* nettimelogic.com:TimeCardLib:TC_MsiIrq:* nettimelogic.com:TimeCardLib:TC_PpsGenerator:* nettimelogic.com:TimeCardLib:TC_PpsSlave:* nettimelogic.com:TimeCardLib:TC_PpsSourceSelector:* nettimelogic.com:TimeCardLib:TC_SignalGenerator:* nettimelogic.com:TimeCardLib:TC_SmaSelector:* nettimelogic.com:TimeCardLib:TC_SignalTimestamper:* nettimelogic.com:TimeCardLib:TC_TodSlave:* xilinx.com:ip:axi_gpio:* xilinx.com:ip:axi_hwicap:* xilinx.com:ip:axi_iic:* xilinx.com:ip:axi_pcie:* xilinx.com:ip:axi_quad_spi:* xilinx.com:ip:axi_uart16550:* xilinx.com:ip:clk_wiz:* xilinx.com:ip:proc_sys_reset:* xilinx.com:ip:util_ds_buf:* xilinx.com:ip:xlconstant:*  .
INFO: [BD_TCL-6] Checking if the following modules exist in the project's sources:  
BufgMux_IPI BufgMux_IPI BufgMux_IPI  .
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [IP_Flow 19-5107] Inferred bus interface 'ClkIn0_ClkIn' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ClkIn1_ClkIn' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'ClkIn0_ClkIn' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'ClkIn1_ClkIn' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard'.)
WARNING: [IP_Flow 19-4052] Unable to find the parameter 'PROJECT_PARAM.ARCHTECTURE' for the proc 'update_PARAM_VALUE.C_S_AXI4_ID_WIDTH'.The proc 'update_PARAM_VALUE.C_S_AXI4_ID_WIDTH' will never be called.Please check and correct the proc
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_1/IBUF_DS_N> is being overridden by the user with net <PcieRefClockN_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_1/IBUF_DS_P> is being overridden by the user with net <PcieRefClockP_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uart16550_ext/sin> is being overridden by the user with net <TC_SmaSelector_0_SmaUartExtSource_DatOut>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uart16550_gnss1/sin> is being overridden by the user with net <UartGnss1Rx_DatIn_1>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uart16550_gnss2/sin> is being overridden by the user with net <UartGnss2Rx_DatIn_1>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uart16550_mac/sin> is being overridden by the user with net <UartMacRx_DatIn_1>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_flash/cfgclk> is being overridden by the user with net <axi_quad_spi_flash_cfgclk>. This pin will not be connected as a part of interface connection <STARTUP_IO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_flash/cfgmclk> is being overridden by the user with net <axi_quad_spi_flash_cfgmclk>. This pin will not be connected as a part of interface connection <STARTUP_IO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_flash/eos> is being overridden by the user with net <axi_quad_spi_flash_eos>. This pin will not be connected as a part of interface connection <STARTUP_IO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_flash/preq> is being overridden by the user with net <axi_quad_spi_flash_preq>. This pin will not be connected as a part of interface connection <STARTUP_IO>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uart16550_ext/sout> is being overridden by the user with net <axi_uart16550_ext_sout>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uart16550_gnss1/sout> is being overridden by the user with net <axi_uart16550_gnss1_sout>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uart16550_gnss2/sout> is being overridden by the user with net <axi_uart16550_gnss2_sout>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uart16550_mac/sout> is being overridden by the user with net <axi_uart16550_mac_sout>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uart16550_reserved/sin> is being overridden by the user with net <xlconstant_4_dout>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter S_AXI_SUPPORTS_NARROW_BURST(false) on '/axi_pcie_0' with propagated value(true). Command ignored
clk_domain: , clk_domain_1: TimeCard_clk_wiz_1_0_clk_out1, clkDomainValSrc_1: DEFAULT, clk_domain_ctrl: 0
clk_domain: TimeCard_clk_wiz_0_0_clk_out1, clk_domain_1: TimeCard_clk_wiz_2_0_clk_out1, clkDomainValSrc_1: DEFAULT, clk_domain_ctrl: 0
clk_domain: TimeCard_clk_wiz_0_0_clk_out1, clk_domain_1: TimeCard_clk_wiz_0_0_clk_out1, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
clk_domain: TimeCard_clk_wiz_0_0_clk_out1, clk_domain_1: TimeCard_clk_wiz_0_0_clk_out1, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /axi_pcie_0/S_AXI/BAR0'
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_pcie:2.9-1] /axi_pcie_0 axi_aclk, axi_ctl_aclk are connected internally
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_flash 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_2 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /TC_AdjustableClock_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_AdjustableClock_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_AdjustableClock_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_ClockDetector_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_ClockDetector_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_ClockDetector_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_ClockDetector_0/Mhz10ClkSma_ClkIn have been updated from connected ip, but BD cell '/TC_ClockDetector_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 10000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_ClockDetector_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_ClockDetector_0/Mhz10ClkMac_ClkIn have been updated from connected ip, but BD cell '/TC_ClockDetector_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 10000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_ClockDetector_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_ClockDetector_0/Mhz10ClkDcxo1_ClkIn have been updated from connected ip, but BD cell '/TC_ClockDetector_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 10000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_ClockDetector_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_ClockDetector_0/Mhz10ClkDcxo2_ClkIn have been updated from connected ip, but BD cell '/TC_ClockDetector_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 10000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_ClockDetector_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_ConfMaster_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_ConfMaster_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_ConfMaster_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_CoreList_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_CoreList_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_CoreList_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_DummyAxiSlave_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_DummyAxiSlave_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_DummyAxiSlave_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_DummyAxiSlave_1/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_DummyAxiSlave_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_DummyAxiSlave_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_DummyAxiSlave_2/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_DummyAxiSlave_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_DummyAxiSlave_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_DummyAxiSlave_3/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_DummyAxiSlave_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_DummyAxiSlave_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_DummyAxiSlave_4/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_DummyAxiSlave_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_DummyAxiSlave_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_FpgaVersion_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_FpgaVersion_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_FpgaVersion_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_FrequencyCounter_1/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_FrequencyCounter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_FrequencyCounter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_FrequencyCounter_2/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_FrequencyCounter_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_FrequencyCounter_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_FrequencyCounter_3/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_FrequencyCounter_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_FrequencyCounter_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_FrequencyCounter_4/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_FrequencyCounter_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_FrequencyCounter_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 62500000 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/IrqIn0_DatIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SENSITIVITY = EDGE_RISING 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/IrqIn1_DatIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SENSITIVITY = EDGE_RISING 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/IrqIn2_DatIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SENSITIVITY = EDGE_RISING 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/IrqIn6_DatIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SENSITIVITY = EDGE_RISING 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/IrqIn9_DatIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SENSITIVITY = EDGE_RISING 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/IrqIn11_DatIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SENSITIVITY = EDGE_RISING 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/IrqIn12_DatIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SENSITIVITY = EDGE_RISING 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/IrqIn13_DatIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SENSITIVITY = EDGE_RISING 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/IrqIn14_DatIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SENSITIVITY = EDGE_RISING 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/IrqIn15_DatIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SENSITIVITY = EDGE_RISING 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_MsiIrq_0/IrqIn16_DatIn have been updated from connected ip, but BD cell '/TC_MsiIrq_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SENSITIVITY = EDGE_RISING 
Please resolve any mismatches by directly setting properties on BD cell </TC_MsiIrq_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_PpsGenerator_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_PpsGenerator_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_PpsGenerator_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_PpsGenerator_0/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_PpsGenerator_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_PpsGenerator_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_PpsSlave_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_PpsSlave_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_PpsSlave_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_PpsSlave_0/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_PpsSlave_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_PpsSlave_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_PpsSourceSelector_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_PpsSourceSelector_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_PpsSourceSelector_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_PpsSourceSelector_1/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_PpsSourceSelector_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_PpsSourceSelector_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_SignalGenerator_1/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_SignalGenerator_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_SignalGenerator_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_SignalGenerator_1/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_SignalGenerator_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_SignalGenerator_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_SignalGenerator_2/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_SignalGenerator_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_SignalGenerator_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_SignalGenerator_2/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_SignalGenerator_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_SignalGenerator_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_SignalGenerator_3/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_SignalGenerator_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_SignalGenerator_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_SignalGenerator_3/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_SignalGenerator_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_SignalGenerator_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_SignalGenerator_4/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_SignalGenerator_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_SignalGenerator_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_SignalGenerator_4/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_SignalGenerator_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_SignalGenerator_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_SmaSelector_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_SmaSelector_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_SmaSelector_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_SmaSelector_0/Sma10MHzSource_ClkIn have been updated from connected ip, but BD cell '/TC_SmaSelector_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 10000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_SmaSelector_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_1/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_1/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_2/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_2/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_3/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_3/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_4/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_4/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_FpgaPps/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_FpgaPps' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_FpgaPps> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_FpgaPps/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_FpgaPps' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_FpgaPps> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_Gnss1Pps/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_Gnss1Pps' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_Gnss1Pps> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_Timestamper_Gnss1Pps/SysClkNx_ClkIn have been updated from connected ip, but BD cell '/TC_Timestamper_Gnss1Pps' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_Timestamper_Gnss1Pps> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TC_TodSlave_0/SysClk_ClkIn have been updated from connected ip, but BD cell '/TC_TodSlave_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </TC_TodSlave_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1281.543 ; gain = 0.000
Wrote  : <C:\Users\SHIWA\Documents\GitHub\QuantumFPGA\Implementation\Xilinx\TimeCard_Production\TimeCard\TimeCard.srcs\sources_1\bd\TimeCard\TimeCard.bd> 
INFO: [BD 41-1662] The design 'TimeCard.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd
VHDL Output written to : C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/sim/TimeCard.vhd
VHDL Output written to : C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.543 ; gain = 0.000
INFO: [Project 1-1716] Could not find the wrapper file C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.srcs/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd, adding it to Project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:BufgMux_IPI:1.0'. The one found in IP location 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/mref/BufgMux_IPI' will take precedence over the same IP in location c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/mref/BufgMux_IPI
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1281.543 ; gain = 0.000
Reading block design file <c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.srcs/sources_1/bd/TimeCard/TimeCard.bd>...
Adding component instance block -- xilinx.com:module_ref:BufgMux_IPI:1.0 - BufgMux_IPI_0
Adding component instance block -- xilinx.com:module_ref:BufgMux_IPI:1.0 - BufgMux_IPI_1
Adding component instance block -- xilinx.com:module_ref:BufgMux_IPI:1.0 - BufgMux_IPI_2
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_AdjustableClock:1.0 - TC_AdjustableClock_0
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_ClockDetector:1.0 - TC_ClockDetector_0
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_ConfMaster:1.0 - TC_ConfMaster_0
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_CoreList:1.0 - TC_CoreList_0
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_DummyAxiSlave:1.0 - TC_DummyAxiSlave_0
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_DummyAxiSlave:1.0 - TC_DummyAxiSlave_1
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_DummyAxiSlave:1.0 - TC_DummyAxiSlave_2
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_DummyAxiSlave:1.0 - TC_DummyAxiSlave_3
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_DummyAxiSlave:1.0 - TC_DummyAxiSlave_4
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_FpgaVersion:1.0 - TC_FpgaVersion_0
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_FrequencyCounter:1.0 - TC_FrequencyCounter_1
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_FrequencyCounter:1.0 - TC_FrequencyCounter_2
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_FrequencyCounter:1.0 - TC_FrequencyCounter_3
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_FrequencyCounter:1.0 - TC_FrequencyCounter_4
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_MsiIrq:1.0 - TC_MsiIrq_0
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_PpsGenerator:1.0 - TC_PpsGenerator_0
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_PpsSlave:1.0 - TC_PpsSlave_0
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_PpsSourceSelector:1.0 - TC_PpsSourceSelector_0
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_PpsSourceSelector:1.0 - TC_PpsSourceSelector_1
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_SignalGenerator:1.0 - TC_SignalGenerator_1
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_SignalGenerator:1.0 - TC_SignalGenerator_2
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_SignalGenerator:1.0 - TC_SignalGenerator_3
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_SignalGenerator:1.0 - TC_SignalGenerator_4
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_SmaSelector:1.0 - TC_SmaSelector_0
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0 - TC_Timestamper_1
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0 - TC_Timestamper_2
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0 - TC_Timestamper_3
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0 - TC_Timestamper_4
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0 - TC_Timestamper_FpgaPps
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0 - TC_Timestamper_Gnss1Pps
Adding component instance block -- nettimelogic.com:TimeCardLib:TC_TodSlave:1.0 - TC_TodSlave_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_ext
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_gnss_mac
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_rgb
Adding component instance block -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_eeprom
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_rgb
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_GPIO
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_IIC
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_timecard
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding component instance block -- xilinx.com:ip:axi_pcie:2.9 - axi_pcie_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_flash
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_ext
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_gnss1
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_gnss2
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_mac
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_reserved
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Successfully read diagram <TimeCard> from block design file <TimeCard/TimeCard.srcs/sources_1/bd/TimeCard/TimeCard.bd>
Wrote  : <c:\Users\SHIWA\Documents\GitHub\QuantumFPGA\Implementation\Xilinx\TimeCard_Production\TimeCard\TimeCard.srcs\sources_1\bd\TimeCard\TimeCard.bd> 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter S_AXI_SUPPORTS_NARROW_BURST(false) on '/axi_pcie_0' with propagated value(true). Command ignored
clk_domain: , clk_domain_1: TimeCard_clk_wiz_1_0_clk_out1, clkDomainValSrc_1: DEFAULT, clk_domain_ctrl: 0
clk_domain: TimeCard_clk_wiz_0_0_clk_out1, clk_domain_1: TimeCard_clk_wiz_0_0_clk_out1, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter S_AXI_SUPPORTS_NARROW_BURST(false) on '/axi_pcie_0' with propagated value(true). Command ignored
clk_domain: TimeCard_clk_wiz_0_0_clk_out1, clk_domain_1: TimeCard_clk_wiz_0_0_clk_out1, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter S_AXI_SUPPORTS_NARROW_BURST(false) on '/axi_pcie_0' with propagated value(true). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter S_AXI_SUPPORTS_NARROW_BURST(false) on '/axi_pcie_0' with propagated value(true). Command ignored
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /axi_pcie_0/S_AXI/BAR0'
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_flash 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_flash 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_pcie:2.9-1] /axi_pcie_0 axi_aclk, axi_ctl_aclk are connected internally
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_2 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_2 clk_wiz propagate
Wrote  : <c:\Users\SHIWA\Documents\GitHub\QuantumFPGA\Implementation\Xilinx\TimeCard_Production\TimeCard\TimeCard.srcs\sources_1\bd\TimeCard\TimeCard.bd> 
VHDL Output written to : c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.vhd
VHDL Output written to : c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/sim/TimeCard.vhd
VHDL Output written to : c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BufgMux_IPI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BufgMux_IPI_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BufgMux_IPI_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_AdjustableClock_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_ClockDetector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_ConfMaster_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_CoreList_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_DummyAxiSlave_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_DummyAxiSlave_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_DummyAxiSlave_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_DummyAxiSlave_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_DummyAxiSlave_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_FpgaVersion_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_FrequencyCounter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_FrequencyCounter_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_FrequencyCounter_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_FrequencyCounter_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_MsiIrq_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_PpsGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_PpsSlave_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_PpsSourceSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_PpsSourceSelector_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_SignalGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_SignalGenerator_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_SignalGenerator_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_SignalGenerator_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_SmaSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_Timestamper_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_Timestamper_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_Timestamper_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_Timestamper_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_Timestamper_FpgaPps .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_Timestamper_Gnss1Pps .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TC_TodSlave_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_ext .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_gnss_mac .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_rgb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_eeprom .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_rgb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_GPIO/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_IIC/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_timecard/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pcie_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_flash .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_ext .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_gnss1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_gnss2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_mac .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_reserved .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_6 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_ds_0/TimeCard_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_pc_0/TimeCard_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_rs .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_15/TimeCard_auto_cc_15_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_0/TimeCard_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_1/TimeCard_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_2/TimeCard_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_3/TimeCard_auto_cc_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_4/TimeCard_auto_cc_4_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_5/TimeCard_auto_cc_5_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_6/TimeCard_auto_cc_6_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m06_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_7/TimeCard_auto_cc_7_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m07_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_8/TimeCard_auto_cc_8_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_9/TimeCard_auto_cc_9_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_10/TimeCard_auto_cc_10_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m10_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_11/TimeCard_auto_cc_11_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m11_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_12/TimeCard_auto_cc_12_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m12_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_13/TimeCard_auto_cc_13_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m13_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_auto_cc_14/TimeCard_auto_cc_14_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m14_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_timecard/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_timecard/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_timecard/tier2_xbar_2 .
Exporting to file c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/hw_handoff/TimeCard.hwh
Generated Hardware Definition File c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/synth/TimeCard.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_golden. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Sep 27 18:57:24 2025] Launched TimeCard_TC_AdjustableClock_0_0_synth_1, TimeCard_TC_ConfMaster_0_0_synth_1, TimeCard_TC_DummyAxiSlave_0_0_synth_1, TimeCard_TC_CoreList_0_0_synth_1, TimeCard_TC_FrequencyCounter_2_0_synth_1, TimeCard_TC_Timestamper_2_0_synth_1, TimeCard_axi_hwicap_0_0_synth_1, TimeCard_axi_iic_eeprom_0_synth_1, TimeCard_TC_Timestamper_3_0_synth_1, TimeCard_TC_MsiIrq_0_0_synth_1, TimeCard_axi_iic_0_synth_1, TimeCard_TC_Timestamper_4_0_synth_1, TimeCard_TC_SmaSelector_0_0_synth_1, TimeCard_TC_PpsSourceSelector_1_0_synth_1, TimeCard_BufgMux_IPI_2_0_synth_1, TimeCard_TC_DummyAxiSlave_4_0_synth_1, TimeCard_TC_FrequencyCounter_4_0_synth_1, TimeCard_TC_PpsSlave_0_0_synth_1, TimeCard_TC_SignalGenerator_4_0_synth_1, TimeCard_BufgMux_IPI_1_0_synth_1, TimeCard_TC_PpsSourceSelector_0_0_synth_1, TimeCard_TC_Timestamper_1_0_synth_1, TimeCard_TC_FpgaVersion_0_0_synth_1, TimeCard_TC_Timestamper_FpgaPps_0_synth_1, TimeCard_TC_Timestamper_Gnss1Pps_0_synth_1, TimeCard_axi_iic_rgb_0_synth_1, TimeCard_TC_DummyAxiSlave_1_0_synth_1, TimeCard_axi_gpio_ext_0_synth_1, TimeCard_xbar_0_synth_1, TimeCard_TC_DummyAxiSlave_3_0_synth_1, TimeCard_TC_TodSlave_0_0_synth_1, TimeCard_axi_gpio_rgb_0_synth_1, TimeCard_TC_DummyAxiSlave_2_0_synth_1, TimeCard_TC_SignalGenerator_3_0_synth_1, TimeCard_TC_ClockDetector_0_0_synth_1, TimeCard_TC_SignalGenerator_2_0_synth_1, TimeCard_BufgMux_IPI_0_0_synth_1, TimeCard_TC_FrequencyCounter_1_0_synth_1, TimeCard_TC_FrequencyCounter_3_0_synth_1, TimeCard_TC_PpsGenerator_0_0_synth_1, TimeCard_axi_gpio_gnss_mac_0_synth_1, TimeCard_TC_SignalGenerator_1_0_synth_1, TimeCard_xbar_1_synth_1, TimeCard_xbar_3_synth_1, TimeCard_axi_pcie_0_0_synth_1, TimeCard_axi_quad_spi_flash_0_synth_1, TimeCard_axi_uart16550_ext_0_synth_1, TimeCard_axi_uart16550_gnss1_0_synth_1, TimeCard_xbar_2_synth_1, TimeCard_clk_wiz_2_0_synth_1, TimeCard_axi_uart16550_mac_0_synth_1, TimeCard_clk_wiz_0_0_synth_1, TimeCard_axi_uart16550_gnss2_0_synth_1, TimeCard_axi_uart16550_reserved_0_synth_1, TimeCard_clk_wiz_1_0_synth_1, TimeCard_auto_rs_0_synth_1, TimeCard_auto_cc_4_synth_1, TimeCard_auto_pc_0_synth_1, TimeCard_auto_cc_0_synth_1, TimeCard_auto_cc_5_synth_1, TimeCard_auto_cc_7_synth_1, TimeCard_auto_cc_15_synth_1, TimeCard_auto_cc_11_synth_1, TimeCard_auto_ds_0_synth_1, TimeCard_auto_cc_1_synth_1, TimeCard_auto_cc_9_synth_1, TimeCard_auto_cc_14_synth_1, TimeCard_tier2_xbar_2_0_synth_1, TimeCard_tier2_xbar_0_0_synth_1, TimeCard_auto_cc_2_synth_1, TimeCard_auto_cc_10_synth_1, TimeCard_auto_cc_3_synth_1, TimeCard_auto_cc_8_synth_1, TimeCard_auto_cc_13_synth_1, TimeCard_auto_cc_12_synth_1, TimeCard_auto_cc_6_synth_1, TimeCard_tier2_xbar_1_0_synth_1, TimeCard_util_ds_buf_0_0_synth_1, TimeCard_util_ds_buf_1_0_synth_1, TimeCard_proc_sys_reset_0_0_synth_1, TimeCard_proc_sys_reset_2_0_synth_1, TimeCard_proc_sys_reset_1_0_synth_1...
Run output will be captured here:
TimeCard_TC_AdjustableClock_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_AdjustableClock_0_0_synth_1/runme.log
TimeCard_TC_ConfMaster_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_ConfMaster_0_0_synth_1/runme.log
TimeCard_TC_DummyAxiSlave_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_0_0_synth_1/runme.log
TimeCard_TC_CoreList_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_CoreList_0_0_synth_1/runme.log
TimeCard_TC_FrequencyCounter_2_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_FrequencyCounter_2_0_synth_1/runme.log
TimeCard_TC_Timestamper_2_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_2_0_synth_1/runme.log
TimeCard_axi_hwicap_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_hwicap_0_0_synth_1/runme.log
TimeCard_axi_iic_eeprom_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_iic_eeprom_0_synth_1/runme.log
TimeCard_TC_Timestamper_3_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_3_0_synth_1/runme.log
TimeCard_TC_MsiIrq_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_MsiIrq_0_0_synth_1/runme.log
TimeCard_axi_iic_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_iic_0_synth_1/runme.log
TimeCard_TC_Timestamper_4_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_4_0_synth_1/runme.log
TimeCard_TC_SmaSelector_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SmaSelector_0_0_synth_1/runme.log
TimeCard_TC_PpsSourceSelector_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsSourceSelector_1_0_synth_1/runme.log
TimeCard_BufgMux_IPI_2_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_BufgMux_IPI_2_0_synth_1/runme.log
TimeCard_TC_DummyAxiSlave_4_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_4_0_synth_1/runme.log
TimeCard_TC_FrequencyCounter_4_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_FrequencyCounter_4_0_synth_1/runme.log
TimeCard_TC_PpsSlave_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsSlave_0_0_synth_1/runme.log
TimeCard_TC_SignalGenerator_4_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SignalGenerator_4_0_synth_1/runme.log
TimeCard_BufgMux_IPI_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_BufgMux_IPI_1_0_synth_1/runme.log
TimeCard_TC_PpsSourceSelector_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsSourceSelector_0_0_synth_1/runme.log
TimeCard_TC_Timestamper_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_1_0_synth_1/runme.log
TimeCard_TC_FpgaVersion_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_FpgaVersion_0_0_synth_1/runme.log
TimeCard_TC_Timestamper_FpgaPps_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_FpgaPps_0_synth_1/runme.log
TimeCard_TC_Timestamper_Gnss1Pps_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_Timestamper_Gnss1Pps_0_synth_1/runme.log
TimeCard_axi_iic_rgb_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_iic_rgb_0_synth_1/runme.log
TimeCard_TC_DummyAxiSlave_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_1_0_synth_1/runme.log
TimeCard_axi_gpio_ext_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_gpio_ext_0_synth_1/runme.log
TimeCard_xbar_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_xbar_0_synth_1/runme.log
TimeCard_TC_DummyAxiSlave_3_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_3_0_synth_1/runme.log
TimeCard_TC_TodSlave_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_TodSlave_0_0_synth_1/runme.log
TimeCard_axi_gpio_rgb_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_gpio_rgb_0_synth_1/runme.log
TimeCard_TC_DummyAxiSlave_2_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_DummyAxiSlave_2_0_synth_1/runme.log
TimeCard_TC_SignalGenerator_3_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SignalGenerator_3_0_synth_1/runme.log
TimeCard_TC_ClockDetector_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_ClockDetector_0_0_synth_1/runme.log
TimeCard_TC_SignalGenerator_2_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SignalGenerator_2_0_synth_1/runme.log
TimeCard_BufgMux_IPI_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_BufgMux_IPI_0_0_synth_1/runme.log
TimeCard_TC_FrequencyCounter_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_FrequencyCounter_1_0_synth_1/runme.log
TimeCard_TC_FrequencyCounter_3_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_FrequencyCounter_3_0_synth_1/runme.log
TimeCard_TC_PpsGenerator_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_PpsGenerator_0_0_synth_1/runme.log
TimeCard_axi_gpio_gnss_mac_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_gpio_gnss_mac_0_synth_1/runme.log
TimeCard_TC_SignalGenerator_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_SignalGenerator_1_0_synth_1/runme.log
TimeCard_xbar_1_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_xbar_1_synth_1/runme.log
TimeCard_xbar_3_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_xbar_3_synth_1/runme.log
TimeCard_axi_pcie_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_pcie_0_0_synth_1/runme.log
TimeCard_axi_quad_spi_flash_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_quad_spi_flash_0_synth_1/runme.log
TimeCard_axi_uart16550_ext_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_uart16550_ext_0_synth_1/runme.log
TimeCard_axi_uart16550_gnss1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_uart16550_gnss1_0_synth_1/runme.log
TimeCard_xbar_2_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_xbar_2_synth_1/runme.log
TimeCard_clk_wiz_2_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_clk_wiz_2_0_synth_1/runme.log
TimeCard_axi_uart16550_mac_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_uart16550_mac_0_synth_1/runme.log
TimeCard_clk_wiz_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_clk_wiz_0_0_synth_1/runme.log
TimeCard_axi_uart16550_gnss2_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_uart16550_gnss2_0_synth_1/runme.log
TimeCard_axi_uart16550_reserved_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_uart16550_reserved_0_synth_1/runme.log
TimeCard_clk_wiz_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_clk_wiz_1_0_synth_1/runme.log
TimeCard_auto_rs_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_rs_0_synth_1/runme.log
TimeCard_auto_cc_4_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_4_synth_1/runme.log
TimeCard_auto_pc_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_pc_0_synth_1/runme.log
TimeCard_auto_cc_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_0_synth_1/runme.log
TimeCard_auto_cc_5_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_5_synth_1/runme.log
TimeCard_auto_cc_7_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_7_synth_1/runme.log
TimeCard_auto_cc_15_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_15_synth_1/runme.log
TimeCard_auto_cc_11_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_11_synth_1/runme.log
TimeCard_auto_ds_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_ds_0_synth_1/runme.log
TimeCard_auto_cc_1_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_1_synth_1/runme.log
TimeCard_auto_cc_9_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_9_synth_1/runme.log
TimeCard_auto_cc_14_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_14_synth_1/runme.log
TimeCard_tier2_xbar_2_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_tier2_xbar_2_0_synth_1/runme.log
TimeCard_tier2_xbar_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_tier2_xbar_0_0_synth_1/runme.log
TimeCard_auto_cc_2_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_2_synth_1/runme.log
TimeCard_auto_cc_10_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_10_synth_1/runme.log
TimeCard_auto_cc_3_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_3_synth_1/runme.log
TimeCard_auto_cc_8_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_8_synth_1/runme.log
TimeCard_auto_cc_13_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_13_synth_1/runme.log
TimeCard_auto_cc_12_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_12_synth_1/runme.log
TimeCard_auto_cc_6_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_6_synth_1/runme.log
TimeCard_tier2_xbar_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_tier2_xbar_1_0_synth_1/runme.log
TimeCard_util_ds_buf_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_util_ds_buf_0_0_synth_1/runme.log
TimeCard_util_ds_buf_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_util_ds_buf_1_0_synth_1/runme.log
TimeCard_proc_sys_reset_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_proc_sys_reset_0_0_synth_1/runme.log
TimeCard_proc_sys_reset_2_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_proc_sys_reset_2_0_synth_1/runme.log
TimeCard_proc_sys_reset_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_proc_sys_reset_1_0_synth_1/runme.log
[Sat Sep 27 18:57:24 2025] Launched synth_golden...
Run output will be captured here: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_golden/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 1623.586 ; gain = 264.809
[Sat Sep 27 18:57:24 2025] Waiting for synth_golden to finish...
[Sat Sep 27 19:08:52 2025] synth_golden finished
WARNING: [Vivado 12-8222] Failed run(s) : 'TimeCard_TC_CoreList_0_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:11:28 . Memory (MB): peak = 1623.895 ; gain = 0.309
[Sat Sep 27 19:09:02 2025] Launched TimeCard_TC_CoreList_0_0_synth_1, TimeCard_axi_pcie_0_0_synth_1, TimeCard_auto_cc_8_synth_1, TimeCard_tier2_xbar_1_0_synth_1, TimeCard_util_ds_buf_0_0_synth_1, TimeCard_util_ds_buf_1_0_synth_1, TimeCard_proc_sys_reset_0_0_synth_1, TimeCard_proc_sys_reset_2_0_synth_1, TimeCard_proc_sys_reset_1_0_synth_1, synth_golden...
Run output will be captured here:
TimeCard_TC_CoreList_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_TC_CoreList_0_0_synth_1/runme.log
TimeCard_axi_pcie_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_axi_pcie_0_0_synth_1/runme.log
TimeCard_auto_cc_8_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_auto_cc_8_synth_1/runme.log
TimeCard_tier2_xbar_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_tier2_xbar_1_0_synth_1/runme.log
TimeCard_util_ds_buf_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_util_ds_buf_0_0_synth_1/runme.log
TimeCard_util_ds_buf_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_util_ds_buf_1_0_synth_1/runme.log
TimeCard_proc_sys_reset_0_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_proc_sys_reset_0_0_synth_1/runme.log
TimeCard_proc_sys_reset_2_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_proc_sys_reset_2_0_synth_1/runme.log
TimeCard_proc_sys_reset_1_0_synth_1: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/TimeCard_proc_sys_reset_1_0_synth_1/runme.log
synth_golden: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/synth_golden/runme.log
[Sat Sep 27 19:09:02 2025] Launched impl_golden...
Run output will be captured here: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_golden/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1624.555 ; gain = 0.660
[Sat Sep 27 19:09:02 2025] Waiting for impl_golden to finish...
[Sat Sep 27 19:10:28 2025] impl_golden finished
WARNING: [Vivado 12-8222] Failed run(s) : 'TimeCard_TC_CoreList_0_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:01:26 . Memory (MB): peak = 1624.555 ; gain = 0.000
error copying "C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.runs/impl_golden/TimeCardTop.bit": no such file or directory
    while executing
"file copy -force $ScriptFolder/TimeCard/TimeCard.runs/impl_golden/TimeCardTop.bit $BinaryFolder/Golden_TimeCardOS_Production.bit"
    (file "C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/CreateBinariesGolden.tcl" line 41)

    while executing
"source "$ScriptFolder/CreateBinariesGolden.tcl""
    (file "CreateBinariesAll.tcl" line 15)

    while executing
"source CreateBinariesAll.tcl"
    (file "C:\Users\SHIWA\AppData\Local\Temp\tmpD925.tmp" line 7)
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 19:10:28 2025...
