#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 18 14:23:53 2023
# Process ID: 6700
# Current directory: D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT_cordic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2016 D:\AGH_magisterskie\SDUP\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.xpr
# Log file: D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT_cordic/vivado.log
# Journal file: D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT_cordic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.xpr
INFO: [Project 1-313] Project file moved from 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:cordic_ip:1.0 - cordic_ip_0
Successfully read diagram <design_acc> from BD file <D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 885.492 ; gain = 89.781
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk -hwspec D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk -hwspec D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.sdk/design_acc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 14:29:42 2023...
