Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Feb 12 10:19:06 2025
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HammingCodeTx_timing_summary_routed.rpt -pb HammingCodeTx_timing_summary_routed.pb -rpx HammingCodeTx_timing_summary_routed.rpx -warn_on_violation
| Design       : HammingCodeTx
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (14)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 57 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  151          inf        0.000                      0                  151           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            seg1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.570ns  (logic 5.103ns (48.278%)  route 5.467ns (51.722%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  num_IBUF[1]_inst/O
                         net (fo=11, routed)          3.073     4.527    num_IBUF[1]
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.651 r  seg1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.394     7.045    seg1_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.525    10.570 r  seg1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.570    seg1[0]
    F4                                                                r  seg1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            seg1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.332ns  (logic 5.109ns (49.445%)  route 5.223ns (50.555%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  num_IBUF[1]_inst/O
                         net (fo=11, routed)          2.886     4.340    num_IBUF[1]
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.464 r  seg1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.337     6.801    seg1_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531    10.332 r  seg1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.332    seg1[4]
    B1                                                                r  seg1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            seg1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.318ns  (logic 5.109ns (49.517%)  route 5.209ns (50.483%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  num_IBUF[1]_inst/O
                         net (fo=11, routed)          2.716     4.170    num_IBUF[1]
    SLICE_X65Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.294 r  seg1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.493     6.787    seg1_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.531    10.318 r  seg1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.318    seg1[3]
    C2                                                                r  seg1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            seg1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.097ns  (logic 5.122ns (50.730%)  route 4.975ns (49.270%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  num_IBUF[1]_inst/O
                         net (fo=11, routed)          2.896     4.350    num_IBUF[1]
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.474 r  seg1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.079     6.553    seg1_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.544    10.097 r  seg1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.097    seg1[2]
    D2                                                                r  seg1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            seg1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.002ns  (logic 5.067ns (50.657%)  route 4.935ns (49.343%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  num_IBUF[1]_inst/O
                         net (fo=11, routed)          3.072     4.526    num_IBUF[1]
    SLICE_X65Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.650 r  seg1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     6.513    seg1_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488    10.002 r  seg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.002    seg1[1]
    J3                                                                r  seg1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[2]
                            (input port)
  Destination:            seg1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.828ns  (logic 5.097ns (51.861%)  route 4.731ns (48.139%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  num[2] (IN)
                         net (fo=0)                   0.000     0.000    num[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  num_IBUF[2]_inst/O
                         net (fo=11, routed)          2.616     4.069    num_IBUF[2]
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.193 r  seg1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.115     6.308    seg1_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520     9.828 r  seg1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.828    seg1[6]
    D1                                                                r  seg1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            seg1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.459ns  (logic 5.086ns (53.764%)  route 4.374ns (46.236%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  num_IBUF[1]_inst/O
                         net (fo=11, routed)          2.711     4.165    num_IBUF[1]
    SLICE_X65Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.289 r  seg1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663     5.952    seg1_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.508     9.459 r  seg1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.459    seg1[5]
    H4                                                                r  seg1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 4.401ns (60.293%)  route 2.898ns (39.707%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.833     1.351    activating_ctr[1]
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.152     1.503 r  an1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.065     3.568    an1_OBUF[3]
    E4                   OBUF (Prop_obuf_I_O)         3.731     7.299 r  an1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.299    an1[3]
    E4                                                                r  an1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 4.170ns (60.273%)  route 2.749ns (39.727%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.833     1.351    activating_ctr[1]
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.124     1.475 r  an1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.916     3.391    an1_OBUF[2]
    F3                   OBUF (Prop_obuf_I_O)         3.528     6.919 r  an1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.919    an1[2]
    F3                                                                r  an1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 4.383ns (63.569%)  route 2.512ns (36.431%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.834     1.352    activating_ctr[1]
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.152     1.504 r  an1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.678     3.182    an1_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         3.713     6.895 r  an1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.895    an1[0]
    H3                                                                r  an1[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounced_trigger_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE                         0.000     0.000 r  prev_state_reg/C
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  prev_state_reg/Q
                         net (fo=1, routed)           0.059     0.207    prev_state
    SLICE_X64Y39         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  debounced_trigger_i_1/O
                         net (fo=1, routed)           0.000     0.305    debounced_trigger_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  debounced_trigger_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 no_bits_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.760%)  route 0.154ns (45.240%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE                         0.000     0.000 r  no_bits_reg[2]/C
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  no_bits_reg[2]/Q
                         net (fo=8, routed)           0.154     0.295    no_bits_reg_n_0_[2]
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.340 r  tx_i_2/O
                         net (fo=1, routed)           0.000     0.340    tx_i_2_n_0
    SLICE_X64Y28         FDPE                                         r  tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE                         0.000     0.000 r  refresh_counter_reg[10]/C
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[10]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y58         FDCE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE                         0.000     0.000 r  refresh_counter_reg[14]/C
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[14]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y59         FDCE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE                         0.000     0.000 r  refresh_counter_reg[2]/C
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[2]
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y56         FDCE                                         r  refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE                         0.000     0.000 r  refresh_counter_reg[6]/C
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[6]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y57         FDCE                                         r  refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.274ns (66.043%)  route 0.141ns (33.957%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE                         0.000     0.000 r  refresh_counter_reg[18]/C
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.141     0.305    activating_ctr[0]
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.415 r  refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.415    refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y60         FDCE                                         r  refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE                         0.000     0.000 r  clk_ctr_reg[0]/C
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_ctr_reg[0]/Q
                         net (fo=7, routed)           0.231     0.372    clk_ctr_reg_n_0_[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.417 r  clk_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    clk_ctr[0]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  clk_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.211     0.375    FSM_onehot_state_reg_n_0_[2]
    SLICE_X64Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.420 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.420    FSM_onehot_state[2]_i_1_n_0
    SLICE_X64Y29         FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            no_bits_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.211     0.375    FSM_onehot_state_reg_n_0_[2]
    SLICE_X64Y29         LUT6 (Prop_lut6_I0_O)        0.045     0.420 r  no_bits[0]_i_1/O
                         net (fo=1, routed)           0.000     0.420    no_bits[0]_i_1_n_0
    SLICE_X64Y29         FDCE                                         r  no_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------





