
wearable_for_bus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fcb4  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003410  0800fe78  0800fe78  0001fe78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013288  08013288  000307f4  2**0
                  CONTENTS
  4 .ARM          00000008  08013288  08013288  00023288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013290  08013290  000307f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013290  08013290  00023290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013294  08013294  00023294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000007f4  20000000  08013298  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001008  200007f4  08013a8c  000307f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  200017fc  08013a8c  000317fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000307f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004bed4  00000000  00000000  00030824  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006337  00000000  00000000  0007c6f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002a68  00000000  00000000  00082a30  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002768  00000000  00000000  00085498  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000377eb  00000000  00000000  00087c00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00024e57  00000000  00000000  000bf3eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0013a8c3  00000000  00000000  000e4242  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0021eb05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000bffc  00000000  00000000  0021eb80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200007f4 	.word	0x200007f4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800fe5c 	.word	0x0800fe5c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200007f8 	.word	0x200007f8
 80001fc:	0800fe5c 	.word	0x0800fe5c

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b972 	b.w	8000f74 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9e08      	ldr	r6, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	4688      	mov	r8, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14b      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4615      	mov	r5, r2
 8000cba:	d967      	bls.n	8000d8c <__udivmoddi4+0xe4>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0720 	rsb	r7, r2, #32
 8000cc6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cca:	fa20 f707 	lsr.w	r7, r0, r7
 8000cce:	4095      	lsls	r5, r2
 8000cd0:	ea47 0803 	orr.w	r8, r7, r3
 8000cd4:	4094      	lsls	r4, r2
 8000cd6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ce0:	fa1f fc85 	uxth.w	ip, r5
 8000ce4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ce8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cec:	fb07 f10c 	mul.w	r1, r7, ip
 8000cf0:	4299      	cmp	r1, r3
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x60>
 8000cf4:	18eb      	adds	r3, r5, r3
 8000cf6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cfa:	f080 811b 	bcs.w	8000f34 <__udivmoddi4+0x28c>
 8000cfe:	4299      	cmp	r1, r3
 8000d00:	f240 8118 	bls.w	8000f34 <__udivmoddi4+0x28c>
 8000d04:	3f02      	subs	r7, #2
 8000d06:	442b      	add	r3, r5
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d10:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d18:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1c:	45a4      	cmp	ip, r4
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x8c>
 8000d20:	192c      	adds	r4, r5, r4
 8000d22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d26:	f080 8107 	bcs.w	8000f38 <__udivmoddi4+0x290>
 8000d2a:	45a4      	cmp	ip, r4
 8000d2c:	f240 8104 	bls.w	8000f38 <__udivmoddi4+0x290>
 8000d30:	3802      	subs	r0, #2
 8000d32:	442c      	add	r4, r5
 8000d34:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d38:	eba4 040c 	sub.w	r4, r4, ip
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	b11e      	cbz	r6, 8000d48 <__udivmoddi4+0xa0>
 8000d40:	40d4      	lsrs	r4, r2
 8000d42:	2300      	movs	r3, #0
 8000d44:	e9c6 4300 	strd	r4, r3, [r6]
 8000d48:	4639      	mov	r1, r7
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d909      	bls.n	8000d66 <__udivmoddi4+0xbe>
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	f000 80eb 	beq.w	8000f2e <__udivmoddi4+0x286>
 8000d58:	2700      	movs	r7, #0
 8000d5a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d5e:	4638      	mov	r0, r7
 8000d60:	4639      	mov	r1, r7
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	fab3 f783 	clz	r7, r3
 8000d6a:	2f00      	cmp	r7, #0
 8000d6c:	d147      	bne.n	8000dfe <__udivmoddi4+0x156>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d302      	bcc.n	8000d78 <__udivmoddi4+0xd0>
 8000d72:	4282      	cmp	r2, r0
 8000d74:	f200 80fa 	bhi.w	8000f6c <__udivmoddi4+0x2c4>
 8000d78:	1a84      	subs	r4, r0, r2
 8000d7a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d7e:	2001      	movs	r0, #1
 8000d80:	4698      	mov	r8, r3
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	d0e0      	beq.n	8000d48 <__udivmoddi4+0xa0>
 8000d86:	e9c6 4800 	strd	r4, r8, [r6]
 8000d8a:	e7dd      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000d8c:	b902      	cbnz	r2, 8000d90 <__udivmoddi4+0xe8>
 8000d8e:	deff      	udf	#255	; 0xff
 8000d90:	fab2 f282 	clz	r2, r2
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f040 808f 	bne.w	8000eb8 <__udivmoddi4+0x210>
 8000d9a:	1b49      	subs	r1, r1, r5
 8000d9c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000da0:	fa1f f885 	uxth.w	r8, r5
 8000da4:	2701      	movs	r7, #1
 8000da6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000daa:	0c23      	lsrs	r3, r4, #16
 8000dac:	fb0e 111c 	mls	r1, lr, ip, r1
 8000db0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db4:	fb08 f10c 	mul.w	r1, r8, ip
 8000db8:	4299      	cmp	r1, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x124>
 8000dbc:	18eb      	adds	r3, r5, r3
 8000dbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x122>
 8000dc4:	4299      	cmp	r1, r3
 8000dc6:	f200 80cd 	bhi.w	8000f64 <__udivmoddi4+0x2bc>
 8000dca:	4684      	mov	ip, r0
 8000dcc:	1a59      	subs	r1, r3, r1
 8000dce:	b2a3      	uxth	r3, r4
 8000dd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dd4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000dd8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ddc:	fb08 f800 	mul.w	r8, r8, r0
 8000de0:	45a0      	cmp	r8, r4
 8000de2:	d907      	bls.n	8000df4 <__udivmoddi4+0x14c>
 8000de4:	192c      	adds	r4, r5, r4
 8000de6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x14a>
 8000dec:	45a0      	cmp	r8, r4
 8000dee:	f200 80b6 	bhi.w	8000f5e <__udivmoddi4+0x2b6>
 8000df2:	4618      	mov	r0, r3
 8000df4:	eba4 0408 	sub.w	r4, r4, r8
 8000df8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dfc:	e79f      	b.n	8000d3e <__udivmoddi4+0x96>
 8000dfe:	f1c7 0c20 	rsb	ip, r7, #32
 8000e02:	40bb      	lsls	r3, r7
 8000e04:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e08:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e0c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e10:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e14:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e18:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e1c:	4325      	orrs	r5, r4
 8000e1e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e22:	0c2c      	lsrs	r4, r5, #16
 8000e24:	fb08 3319 	mls	r3, r8, r9, r3
 8000e28:	fa1f fa8e 	uxth.w	sl, lr
 8000e2c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e30:	fb09 f40a 	mul.w	r4, r9, sl
 8000e34:	429c      	cmp	r4, r3
 8000e36:	fa02 f207 	lsl.w	r2, r2, r7
 8000e3a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e3e:	d90b      	bls.n	8000e58 <__udivmoddi4+0x1b0>
 8000e40:	eb1e 0303 	adds.w	r3, lr, r3
 8000e44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e48:	f080 8087 	bcs.w	8000f5a <__udivmoddi4+0x2b2>
 8000e4c:	429c      	cmp	r4, r3
 8000e4e:	f240 8084 	bls.w	8000f5a <__udivmoddi4+0x2b2>
 8000e52:	f1a9 0902 	sub.w	r9, r9, #2
 8000e56:	4473      	add	r3, lr
 8000e58:	1b1b      	subs	r3, r3, r4
 8000e5a:	b2ad      	uxth	r5, r5
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3310 	mls	r3, r8, r0, r3
 8000e64:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e68:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e6c:	45a2      	cmp	sl, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x1da>
 8000e70:	eb1e 0404 	adds.w	r4, lr, r4
 8000e74:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e78:	d26b      	bcs.n	8000f52 <__udivmoddi4+0x2aa>
 8000e7a:	45a2      	cmp	sl, r4
 8000e7c:	d969      	bls.n	8000f52 <__udivmoddi4+0x2aa>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	4474      	add	r4, lr
 8000e82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e86:	fba0 8902 	umull	r8, r9, r0, r2
 8000e8a:	eba4 040a 	sub.w	r4, r4, sl
 8000e8e:	454c      	cmp	r4, r9
 8000e90:	46c2      	mov	sl, r8
 8000e92:	464b      	mov	r3, r9
 8000e94:	d354      	bcc.n	8000f40 <__udivmoddi4+0x298>
 8000e96:	d051      	beq.n	8000f3c <__udivmoddi4+0x294>
 8000e98:	2e00      	cmp	r6, #0
 8000e9a:	d069      	beq.n	8000f70 <__udivmoddi4+0x2c8>
 8000e9c:	ebb1 050a 	subs.w	r5, r1, sl
 8000ea0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ea4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ea8:	40fd      	lsrs	r5, r7
 8000eaa:	40fc      	lsrs	r4, r7
 8000eac:	ea4c 0505 	orr.w	r5, ip, r5
 8000eb0:	e9c6 5400 	strd	r5, r4, [r6]
 8000eb4:	2700      	movs	r7, #0
 8000eb6:	e747      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ec0:	4095      	lsls	r5, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ece:	4338      	orrs	r0, r7
 8000ed0:	0c01      	lsrs	r1, r0, #16
 8000ed2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ed6:	fa1f f885 	uxth.w	r8, r5
 8000eda:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb07 f308 	mul.w	r3, r7, r8
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	fa04 f402 	lsl.w	r4, r4, r2
 8000eec:	d907      	bls.n	8000efe <__udivmoddi4+0x256>
 8000eee:	1869      	adds	r1, r5, r1
 8000ef0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ef4:	d22f      	bcs.n	8000f56 <__udivmoddi4+0x2ae>
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	d92d      	bls.n	8000f56 <__udivmoddi4+0x2ae>
 8000efa:	3f02      	subs	r7, #2
 8000efc:	4429      	add	r1, r5
 8000efe:	1acb      	subs	r3, r1, r3
 8000f00:	b281      	uxth	r1, r0
 8000f02:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f06:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f0e:	fb00 f308 	mul.w	r3, r0, r8
 8000f12:	428b      	cmp	r3, r1
 8000f14:	d907      	bls.n	8000f26 <__udivmoddi4+0x27e>
 8000f16:	1869      	adds	r1, r5, r1
 8000f18:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1c:	d217      	bcs.n	8000f4e <__udivmoddi4+0x2a6>
 8000f1e:	428b      	cmp	r3, r1
 8000f20:	d915      	bls.n	8000f4e <__udivmoddi4+0x2a6>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4429      	add	r1, r5
 8000f26:	1ac9      	subs	r1, r1, r3
 8000f28:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f2c:	e73b      	b.n	8000da6 <__udivmoddi4+0xfe>
 8000f2e:	4637      	mov	r7, r6
 8000f30:	4630      	mov	r0, r6
 8000f32:	e709      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000f34:	4607      	mov	r7, r0
 8000f36:	e6e7      	b.n	8000d08 <__udivmoddi4+0x60>
 8000f38:	4618      	mov	r0, r3
 8000f3a:	e6fb      	b.n	8000d34 <__udivmoddi4+0x8c>
 8000f3c:	4541      	cmp	r1, r8
 8000f3e:	d2ab      	bcs.n	8000e98 <__udivmoddi4+0x1f0>
 8000f40:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f44:	eb69 020e 	sbc.w	r2, r9, lr
 8000f48:	3801      	subs	r0, #1
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	e7a4      	b.n	8000e98 <__udivmoddi4+0x1f0>
 8000f4e:	4660      	mov	r0, ip
 8000f50:	e7e9      	b.n	8000f26 <__udivmoddi4+0x27e>
 8000f52:	4618      	mov	r0, r3
 8000f54:	e795      	b.n	8000e82 <__udivmoddi4+0x1da>
 8000f56:	4667      	mov	r7, ip
 8000f58:	e7d1      	b.n	8000efe <__udivmoddi4+0x256>
 8000f5a:	4681      	mov	r9, r0
 8000f5c:	e77c      	b.n	8000e58 <__udivmoddi4+0x1b0>
 8000f5e:	3802      	subs	r0, #2
 8000f60:	442c      	add	r4, r5
 8000f62:	e747      	b.n	8000df4 <__udivmoddi4+0x14c>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	442b      	add	r3, r5
 8000f6a:	e72f      	b.n	8000dcc <__udivmoddi4+0x124>
 8000f6c:	4638      	mov	r0, r7
 8000f6e:	e708      	b.n	8000d82 <__udivmoddi4+0xda>
 8000f70:	4637      	mov	r7, r6
 8000f72:	e6e9      	b.n	8000d48 <__udivmoddi4+0xa0>

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", ms/(60*60*1000)%24, ms/(60*1000)%60, (ms/1000)%60, ms%1000);
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  tBleStatus ret = BLE_STATUS_SUCCESS;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	75fb      	strb	r3, [r7, #23]

  uint16_t service_handle, dev_name_char_handle, appearance_char_handle;
  uint8_t SERVER_BDADDR[] = { MAC_ADDRESS };
 8000f82:	4a33      	ldr	r2, [pc, #204]	; (8001050 <MX_BlueNRG_MS_Init+0xd8>)
 8000f84:	f107 0308 	add.w	r3, r7, #8
 8000f88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f8c:	6018      	str	r0, [r3, #0]
 8000f8e:	3304      	adds	r3, #4
 8000f90:	8019      	strh	r1, [r3, #0]

  uint8_t  hwVersion;
  uint16_t fwVersion;
  uint8_t bnrg_expansion_board = IDB04A1; /* at startup, suppose the X-NUCLEO-IDB04A1 is used */
 8000f92:	2300      	movs	r3, #0
 8000f94:	75bb      	strb	r3, [r7, #22]

  User_Init();
 8000f96:	f000 f85f 	bl	8001058 <User_Init>

  hci_init(user_notify, NULL);
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	482d      	ldr	r0, [pc, #180]	; (8001054 <MX_BlueNRG_MS_Init+0xdc>)
 8000f9e:	f009 fa9b 	bl	800a4d8 <hci_init>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8000fa2:	1d3a      	adds	r2, r7, #4
 8000fa4:	1dfb      	adds	r3, r7, #7
 8000fa6:	4611      	mov	r1, r2
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f009 f90c 	bl	800a1c6 <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 8000fae:	f009 f94e 	bl	800a24e <hci_reset>

  HAL_Delay(100);
 8000fb2:	2064      	movs	r0, #100	; 0x64
 8000fb4:	f002 ff2e 	bl	8003e14 <HAL_Delay>

  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	2b30      	cmp	r3, #48	; 0x30
 8000fbc:	d901      	bls.n	8000fc2 <MX_BlueNRG_MS_Init+0x4a>
    bnrg_expansion_board = IDB05A1;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	75bb      	strb	r3, [r7, #22]
  }

  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8000fc2:	f107 0308 	add.w	r3, r7, #8
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	2106      	movs	r1, #6
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f009 f862 	bl	800a094 <aci_hal_write_config_data>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	75fb      	strb	r3, [r7, #23]
                                  CONFIG_DATA_PUBADDR_LEN,
                                  SERVER_BDADDR);

  if (ret != BLE_STATUS_SUCCESS)
 8000fd4:	7dfb      	ldrb	r3, [r7, #23]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d000      	beq.n	8000fdc <MX_BlueNRG_MS_Init+0x64>
  {
    __asm("nop");
 8000fda:	bf00      	nop
  }

  ret = aci_gatt_init();
 8000fdc:	f009 f837 	bl	800a04e <aci_gatt_init>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	75fb      	strb	r3, [r7, #23]

  if (ret != BLE_STATUS_SUCCESS)
 8000fe4:	7dfb      	ldrb	r3, [r7, #23]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d000      	beq.n	8000fec <MX_BlueNRG_MS_Init+0x74>
  {
    __asm("nop");
 8000fea:	bf00      	nop
  }

  if (bnrg_expansion_board == IDB05A1) {
 8000fec:	7dbb      	ldrb	r3, [r7, #22]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d110      	bne.n	8001014 <MX_BlueNRG_MS_Init+0x9c>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000ff2:	f107 0214 	add.w	r2, r7, #20
 8000ff6:	f107 0310 	add.w	r3, r7, #16
 8000ffa:	9301      	str	r3, [sp, #4]
 8000ffc:	f107 0312 	add.w	r3, r7, #18
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	4613      	mov	r3, r2
 8001004:	2207      	movs	r2, #7
 8001006:	2100      	movs	r1, #0
 8001008:	2001      	movs	r0, #1
 800100a:	f008 fe19 	bl	8009c40 <aci_gap_init_IDB05A1>
 800100e:	4603      	mov	r3, r0
 8001010:	75fb      	strb	r3, [r7, #23]
 8001012:	e00a      	b.n	800102a <MX_BlueNRG_MS_Init+0xb2>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8001014:	f107 0310 	add.w	r3, r7, #16
 8001018:	f107 0212 	add.w	r2, r7, #18
 800101c:	f107 0114 	add.w	r1, r7, #20
 8001020:	2001      	movs	r0, #1
 8001022:	f008 fe5d 	bl	8009ce0 <aci_gap_init_IDB04A1>
 8001026:	4603      	mov	r3, r0
 8001028:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != BLE_STATUS_SUCCESS)
 800102a:	7dfb      	ldrb	r3, [r7, #23]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d000      	beq.n	8001032 <MX_BlueNRG_MS_Init+0xba>
  {
    __asm("nop");
 8001030:	bf00      	nop
  }

  ret = aci_hal_set_tx_power_level(1,4);
 8001032:	2104      	movs	r1, #4
 8001034:	2001      	movs	r0, #1
 8001036:	f009 f895 	bl	800a164 <aci_hal_set_tx_power_level>
 800103a:	4603      	mov	r3, r0
 800103c:	75fb      	strb	r3, [r7, #23]

  if (ret != BLE_STATUS_SUCCESS)
 800103e:	7dfb      	ldrb	r3, [r7, #23]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d000      	beq.n	8001046 <MX_BlueNRG_MS_Init+0xce>
  {
    __asm("nop");
 8001044:	bf00      	nop
  }*/

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 8001046:	bf00      	nop
 8001048:	3718      	adds	r7, #24
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	0800fe78 	.word	0x0800fe78
 8001054:	0800127d 	.word	0x0800127d

08001058 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  BSP_COM_Init(COM1);
 800105c:	2000      	movs	r0, #0
 800105e:	f001 fba7 	bl	80027b0 <BSP_COM_Init>
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <EddystoneUID_Start>:
  * @brief  This function starts the Eddystone UID device
  * @param  None
  * @retval None
  */
void EddystoneUID_Start(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b08a      	sub	sp, #40	; 0x28
 800106c:	af00      	add	r7, sp, #0
  uint8_t NamespaceID[] = { NAMESPACE_ID };
 800106e:	4a14      	ldr	r2, [pc, #80]	; (80010c0 <EddystoneUID_Start+0x58>)
 8001070:	f107 031c 	add.w	r3, r7, #28
 8001074:	ca07      	ldmia	r2, {r0, r1, r2}
 8001076:	c303      	stmia	r3!, {r0, r1}
 8001078:	801a      	strh	r2, [r3, #0]
  uint8_t BeaconID[] = { BEACON_ID };
 800107a:	2300      	movs	r3, #0
 800107c:	753b      	strb	r3, [r7, #20]
 800107e:	2300      	movs	r3, #0
 8001080:	757b      	strb	r3, [r7, #21]
 8001082:	2300      	movs	r3, #0
 8001084:	75bb      	strb	r3, [r7, #22]
 8001086:	2300      	movs	r3, #0
 8001088:	75fb      	strb	r3, [r7, #23]
 800108a:	2300      	movs	r3, #0
 800108c:	763b      	strb	r3, [r7, #24]
 800108e:	2301      	movs	r3, #1
 8001090:	767b      	strb	r3, [r7, #25]

  EddystoneUID_InitTypeDef EddystoneUID_InitStruct =
 8001092:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8001096:	80bb      	strh	r3, [r7, #4]
 8001098:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 800109c:	80fb      	strh	r3, [r7, #6]
 800109e:	23ea      	movs	r3, #234	; 0xea
 80010a0:	723b      	strb	r3, [r7, #8]
 80010a2:	f107 031c 	add.w	r3, r7, #28
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	f107 0314 	add.w	r3, r7, #20
 80010ac:	613b      	str	r3, [r7, #16]
    .CalibratedTxPower = CALIBRATED_TX_POWER_AT_0_M,
    .NamespaceID = NamespaceID,
    .BeaconID = BeaconID
  };

  EddystoneUID_Init(&EddystoneUID_InitStruct);
 80010ae:	1d3b      	adds	r3, r7, #4
 80010b0:	4618      	mov	r0, r3
 80010b2:	f000 f807 	bl	80010c4 <EddystoneUID_Init>
}
 80010b6:	bf00      	nop
 80010b8:	3728      	adds	r7, #40	; 0x28
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	0800fe80 	.word	0x0800fe80

080010c4 <EddystoneUID_Init>:
  * @brief  This function initializes the Eddystone UID Bluetooth services
  * @param  EddystoneUID_Init pointer to initialization structure
  * @retval None
  */
tBleStatus EddystoneUID_Init(EddystoneUID_InitTypeDef *EddystoneUID_Init)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b094      	sub	sp, #80	; 0x50
 80010c8:	af08      	add	r7, sp, #32
 80010ca:	6078      	str	r0, [r7, #4]
  tBleStatus ret = BLE_STATUS_SUCCESS;
 80010cc:	2300      	movs	r3, #0
 80010ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Disable scan response. */
  hci_le_set_scan_resp_data(0, NULL);
 80010d2:	2100      	movs	r1, #0
 80010d4:	2000      	movs	r0, #0
 80010d6:	f009 f926 	bl	800a326 <hci_le_set_scan_resp_data>

  /* Put the device in a non-connectable mode. */
  ret = aci_gap_set_discoverable(ADVERTISING_DATA_TYPE,           /*< Advertise as non-connectable, undirected. */
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	8819      	ldrh	r1, [r3, #0]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	885a      	ldrh	r2, [r3, #2]
 80010e2:	2300      	movs	r3, #0
 80010e4:	9306      	str	r3, [sp, #24]
 80010e6:	2300      	movs	r3, #0
 80010e8:	9305      	str	r3, [sp, #20]
 80010ea:	2300      	movs	r3, #0
 80010ec:	9304      	str	r3, [sp, #16]
 80010ee:	2300      	movs	r3, #0
 80010f0:	9303      	str	r3, [sp, #12]
 80010f2:	2300      	movs	r3, #0
 80010f4:	9302      	str	r3, [sp, #8]
 80010f6:	2300      	movs	r3, #0
 80010f8:	9301      	str	r3, [sp, #4]
 80010fa:	2300      	movs	r3, #0
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	2300      	movs	r3, #0
 8001100:	2003      	movs	r0, #3
 8001102:	f008 fe37 	bl	8009d74 <aci_gap_set_discoverable>
 8001106:	4603      	mov	r3, r0
 8001108:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                 PUBLIC_ADDR, NO_WHITE_LIST_USE,  /*< Use the public address, with no white list. */
                                 0, NULL,                         /*< Do not use a local name. */
                                 0, NULL,                         /*< Do not include the service UUID list. */
                                 0, 0);                           /*< Do not set a slave connection interval. */

  if (ret != BLE_STATUS_SUCCESS)
 800110c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001110:	2b00      	cmp	r3, #0
 8001112:	d002      	beq.n	800111a <EddystoneUID_Init+0x56>
  {
    return ret;
 8001114:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001118:	e0a7      	b.n	800126a <EddystoneUID_Init+0x1a6>
  }

  /* Remove the TX power level advertisement (this is done to decrease the packet size). */
  ret = aci_gap_delete_ad_type(AD_TYPE_TX_POWER_LEVEL);
 800111a:	200a      	movs	r0, #10
 800111c:	f008 ff6b 	bl	8009ff6 <aci_gap_delete_ad_type>
 8001120:	4603      	mov	r3, r0
 8001122:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (ret != BLE_STATUS_SUCCESS)
 8001126:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800112a:	2b00      	cmp	r3, #0
 800112c:	d002      	beq.n	8001134 <EddystoneUID_Init+0x70>
  {
    return ret;
 800112e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001132:	e09a      	b.n	800126a <EddystoneUID_Init+0x1a6>
  }

  uint8_t service_data[] =
 8001134:	2317      	movs	r3, #23
 8001136:	753b      	strb	r3, [r7, #20]
 8001138:	2316      	movs	r3, #22
 800113a:	757b      	strb	r3, [r7, #21]
 800113c:	23aa      	movs	r3, #170	; 0xaa
 800113e:	75bb      	strb	r3, [r7, #22]
 8001140:	23fe      	movs	r3, #254	; 0xfe
 8001142:	75fb      	strb	r3, [r7, #23]
 8001144:	2300      	movs	r3, #0
 8001146:	763b      	strb	r3, [r7, #24]
  {
    23,                                                                      /*< Length. */
    AD_TYPE_SERVICE_DATA,                                                    /*< Service Data data type value. */
    0xAA, 0xFE,                                                              /*< 16-bit Eddystone UUID. */
    0x00,                                                                    /*< UID frame type. */
    EddystoneUID_Init->CalibratedTxPower,                                    /*< Ranging data. */
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	791b      	ldrb	r3, [r3, #4]
  uint8_t service_data[] =
 800114c:	767b      	strb	r3, [r7, #25]
    EddystoneUID_Init->NamespaceID[0],                                       /*< 10-byte ID Namespace. */
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	781b      	ldrb	r3, [r3, #0]
  uint8_t service_data[] =
 8001154:	76bb      	strb	r3, [r7, #26]
    EddystoneUID_Init->NamespaceID[1],
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	689b      	ldr	r3, [r3, #8]
  uint8_t service_data[] =
 800115a:	785b      	ldrb	r3, [r3, #1]
 800115c:	76fb      	strb	r3, [r7, #27]
    EddystoneUID_Init->NamespaceID[2],
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	689b      	ldr	r3, [r3, #8]
  uint8_t service_data[] =
 8001162:	789b      	ldrb	r3, [r3, #2]
 8001164:	773b      	strb	r3, [r7, #28]
    EddystoneUID_Init->NamespaceID[3],
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
  uint8_t service_data[] =
 800116a:	78db      	ldrb	r3, [r3, #3]
 800116c:	777b      	strb	r3, [r7, #29]
    EddystoneUID_Init->NamespaceID[4],
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	689b      	ldr	r3, [r3, #8]
  uint8_t service_data[] =
 8001172:	791b      	ldrb	r3, [r3, #4]
 8001174:	77bb      	strb	r3, [r7, #30]
    EddystoneUID_Init->NamespaceID[5],
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	689b      	ldr	r3, [r3, #8]
  uint8_t service_data[] =
 800117a:	795b      	ldrb	r3, [r3, #5]
 800117c:	77fb      	strb	r3, [r7, #31]
    EddystoneUID_Init->NamespaceID[6],
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	689b      	ldr	r3, [r3, #8]
  uint8_t service_data[] =
 8001182:	799b      	ldrb	r3, [r3, #6]
 8001184:	f887 3020 	strb.w	r3, [r7, #32]
    EddystoneUID_Init->NamespaceID[7],
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
  uint8_t service_data[] =
 800118c:	79db      	ldrb	r3, [r3, #7]
 800118e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    EddystoneUID_Init->NamespaceID[8],
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	689b      	ldr	r3, [r3, #8]
  uint8_t service_data[] =
 8001196:	7a1b      	ldrb	r3, [r3, #8]
 8001198:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    EddystoneUID_Init->NamespaceID[9],
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	689b      	ldr	r3, [r3, #8]
  uint8_t service_data[] =
 80011a0:	7a5b      	ldrb	r3, [r3, #9]
 80011a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    EddystoneUID_Init->BeaconID[0],                                         /*< 6-byte ID Instance. */
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	781b      	ldrb	r3, [r3, #0]
  uint8_t service_data[] =
 80011ac:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    EddystoneUID_Init->BeaconID[1],
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	68db      	ldr	r3, [r3, #12]
  uint8_t service_data[] =
 80011b4:	785b      	ldrb	r3, [r3, #1]
 80011b6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    EddystoneUID_Init->BeaconID[2],
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	68db      	ldr	r3, [r3, #12]
  uint8_t service_data[] =
 80011be:	789b      	ldrb	r3, [r3, #2]
 80011c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    EddystoneUID_Init->BeaconID[3],
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	68db      	ldr	r3, [r3, #12]
  uint8_t service_data[] =
 80011c8:	78db      	ldrb	r3, [r3, #3]
 80011ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    EddystoneUID_Init->BeaconID[4],
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	68db      	ldr	r3, [r3, #12]
  uint8_t service_data[] =
 80011d2:	791b      	ldrb	r3, [r3, #4]
 80011d4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    EddystoneUID_Init->BeaconID[5],
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	68db      	ldr	r3, [r3, #12]
  uint8_t service_data[] =
 80011dc:	795b      	ldrb	r3, [r3, #5]
 80011de:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 80011e2:	2300      	movs	r3, #0
 80011e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80011e8:	2300      	movs	r3, #0
 80011ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    0x00,                                                                   /*< Reserved. */
    0x00                                                                    /*< Reserved. */
  };

  uint8_t service_uuid_list[] =
 80011ee:	4b21      	ldr	r3, [pc, #132]	; (8001274 <EddystoneUID_Init+0x1b0>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	613b      	str	r3, [r7, #16]
    3,                                                                      /*< Length. */
    AD_TYPE_16_BIT_SERV_UUID_CMPLT_LIST,                                    /*< Complete list of 16-bit Service UUIDs data type value. */
    0xAA, 0xFE                                                              /*< 16-bit Eddystone UUID. */
  };

  uint8_t flags[] =
 80011f4:	4a20      	ldr	r2, [pc, #128]	; (8001278 <EddystoneUID_Init+0x1b4>)
 80011f6:	f107 030c 	add.w	r3, r7, #12
 80011fa:	6812      	ldr	r2, [r2, #0]
 80011fc:	4611      	mov	r1, r2
 80011fe:	8019      	strh	r1, [r3, #0]
 8001200:	3302      	adds	r3, #2
 8001202:	0c12      	lsrs	r2, r2, #16
 8001204:	701a      	strb	r2, [r3, #0]
    AD_TYPE_FLAGS,                                                          /*< Flags data type value. */
    (FLAG_BIT_LE_GENERAL_DISCOVERABLE_MODE | FLAG_BIT_BR_EDR_NOT_SUPPORTED) /*< BLE general discoverable, without BR/EDR support. */
  };

  /* Update the service data. */
  ret = aci_gap_update_adv_data(sizeof(service_data), service_data);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	2018      	movs	r0, #24
 800120e:	f008 fea0 	bl	8009f52 <aci_gap_update_adv_data>
 8001212:	4603      	mov	r3, r0
 8001214:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (ret != BLE_STATUS_SUCCESS)
 8001218:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800121c:	2b00      	cmp	r3, #0
 800121e:	d002      	beq.n	8001226 <EddystoneUID_Init+0x162>
  {
    return ret;
 8001220:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001224:	e021      	b.n	800126a <EddystoneUID_Init+0x1a6>
  }

  /* Update the service UUID list. */
  ret = aci_gap_update_adv_data(sizeof(service_uuid_list), service_uuid_list);
 8001226:	f107 0310 	add.w	r3, r7, #16
 800122a:	4619      	mov	r1, r3
 800122c:	2004      	movs	r0, #4
 800122e:	f008 fe90 	bl	8009f52 <aci_gap_update_adv_data>
 8001232:	4603      	mov	r3, r0
 8001234:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (ret != BLE_STATUS_SUCCESS)
 8001238:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <EddystoneUID_Init+0x182>
  {
    return ret;
 8001240:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001244:	e011      	b.n	800126a <EddystoneUID_Init+0x1a6>
  }

  /* Update the adverstising flags. */
  ret = aci_gap_update_adv_data(sizeof(flags), flags);
 8001246:	f107 030c 	add.w	r3, r7, #12
 800124a:	4619      	mov	r1, r3
 800124c:	2003      	movs	r0, #3
 800124e:	f008 fe80 	bl	8009f52 <aci_gap_update_adv_data>
 8001252:	4603      	mov	r3, r0
 8001254:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (ret != BLE_STATUS_SUCCESS)
 8001258:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800125c:	2b00      	cmp	r3, #0
 800125e:	d002      	beq.n	8001266 <EddystoneUID_Init+0x1a2>
  {
    return ret;
 8001260:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001264:	e001      	b.n	800126a <EddystoneUID_Init+0x1a6>
  }

  return ret;
 8001266:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800126a:	4618      	mov	r0, r3
 800126c:	3730      	adds	r7, #48	; 0x30
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	0800fe9c 	.word	0x0800fe9c
 8001278:	0800fea0 	.word	0x0800fea0

0800127c <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 800127c:	b480      	push	{r7}
 800127e:	b087      	sub	sp, #28
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	617b      	str	r3, [r7, #20]

  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	3301      	adds	r3, #1
 800128c:	613b      	str	r3, [r7, #16]

  if(hci_pckt->type != HCI_EVENT_PKT)
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b04      	cmp	r3, #4
 8001294:	d10f      	bne.n	80012b6 <user_notify+0x3a>
  {
    return;
  }

  switch(event_pckt->evt)
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b3e      	cmp	r3, #62	; 0x3e
 800129c:	d003      	beq.n	80012a6 <user_notify+0x2a>
 800129e:	2bff      	cmp	r3, #255	; 0xff
 80012a0:	d00b      	beq.n	80012ba <user_notify+0x3e>
 80012a2:	2b05      	cmp	r3, #5

  case EVT_DISCONN_COMPLETE:
    {
      ;
    }
    break;
 80012a4:	e00a      	b.n	80012bc <user_notify+0x40>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	3302      	adds	r3, #2
 80012aa:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b01      	cmp	r3, #1
      {
      case EVT_LE_CONN_COMPLETE:
        {
          ;
        }
        break;
 80012b2:	bf00      	nop
      }
    }
    break;
 80012b4:	e002      	b.n	80012bc <user_notify+0x40>
    return;
 80012b6:	bf00      	nop
 80012b8:	e000      	b.n	80012bc <user_notify+0x40>

  case EVT_VENDOR:
    {
      ;
    }
    break;
 80012ba:	bf00      	nop
  }
}
 80012bc:	371c      	adds	r7, #28
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d0:	4b1e      	ldr	r3, [pc, #120]	; (800134c <HCI_TL_SPI_Init+0x84>)
 80012d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d4:	4a1d      	ldr	r2, [pc, #116]	; (800134c <HCI_TL_SPI_Init+0x84>)
 80012d6:	f043 0301 	orr.w	r3, r3, #1
 80012da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012dc:	4b1b      	ldr	r3, [pc, #108]	; (800134c <HCI_TL_SPI_Init+0x84>)
 80012de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80012e8:	2340      	movs	r3, #64	; 0x40
 80012ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012ec:	4b18      	ldr	r3, [pc, #96]	; (8001350 <HCI_TL_SPI_Init+0x88>)
 80012ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	4619      	mov	r1, r3
 80012fa:	4816      	ldr	r0, [pc, #88]	; (8001354 <HCI_TL_SPI_Init+0x8c>)
 80012fc:	f003 fff6 	bl	80052ec <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8001300:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001304:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001306:	2301      	movs	r3, #1
 8001308:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	2300      	movs	r3, #0
 800130c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130e:	2300      	movs	r3, #0
 8001310:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8001312:	f107 030c 	add.w	r3, r7, #12
 8001316:	4619      	mov	r1, r3
 8001318:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800131c:	f003 ffe6 	bl	80052ec <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8001320:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001324:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001326:	2301      	movs	r3, #1
 8001328:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	2300      	movs	r3, #0
 8001330:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8001332:	f107 030c 	add.w	r3, r7, #12
 8001336:	4619      	mov	r1, r3
 8001338:	4807      	ldr	r0, [pc, #28]	; (8001358 <HCI_TL_SPI_Init+0x90>)
 800133a:	f003 ffd7 	bl	80052ec <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 800133e:	f001 fb23 	bl	8002988 <BSP_SPI3_Init>
 8001342:	4603      	mov	r3, r0
}
 8001344:	4618      	mov	r0, r3
 8001346:	3720      	adds	r7, #32
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40021000 	.word	0x40021000
 8001350:	10110000 	.word	0x10110000
 8001354:	48001000 	.word	0x48001000
 8001358:	48000c00 	.word	0x48000c00

0800135c <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8001360:	2140      	movs	r1, #64	; 0x40
 8001362:	4808      	ldr	r0, [pc, #32]	; (8001384 <HCI_TL_SPI_DeInit+0x28>)
 8001364:	f004 f954 	bl	8005610 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8001368:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800136c:	4806      	ldr	r0, [pc, #24]	; (8001388 <HCI_TL_SPI_DeInit+0x2c>)
 800136e:	f004 f94f 	bl	8005610 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8001372:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001376:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800137a:	f004 f949 	bl	8005610 <HAL_GPIO_DeInit>
  return 0;
 800137e:	2300      	movs	r3, #0
}
 8001380:	4618      	mov	r0, r3
 8001382:	bd80      	pop	{r7, pc}
 8001384:	48001000 	.word	0x48001000
 8001388:	48000c00 	.word	0x48000c00

0800138c <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001390:	2201      	movs	r2, #1
 8001392:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001396:	480d      	ldr	r0, [pc, #52]	; (80013cc <HCI_TL_SPI_Reset+0x40>)
 8001398:	f004 fa44 	bl	8005824 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 800139c:	2200      	movs	r2, #0
 800139e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013a6:	f004 fa3d 	bl	8005824 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80013aa:	2005      	movs	r0, #5
 80013ac:	f002 fd32 	bl	8003e14 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 80013b0:	2201      	movs	r2, #1
 80013b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ba:	f004 fa33 	bl	8005824 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 80013be:	2005      	movs	r0, #5
 80013c0:	f002 fd28 	bl	8003e14 <HAL_Delay>
  return 0;
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	48000c00 	.word	0x48000c00

080013d0 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b088      	sub	sp, #32
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	460b      	mov	r3, r1
 80013da:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 80013e0:	23ff      	movs	r3, #255	; 0xff
 80013e2:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80013e4:	230b      	movs	r3, #11
 80013e6:	753b      	strb	r3, [r7, #20]
 80013e8:	2300      	movs	r3, #0
 80013ea:	757b      	strb	r3, [r7, #21]
 80013ec:	2300      	movs	r3, #0
 80013ee:	75bb      	strb	r3, [r7, #22]
 80013f0:	2300      	movs	r3, #0
 80013f2:	75fb      	strb	r3, [r7, #23]
 80013f4:	2300      	movs	r3, #0
 80013f6:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80013f8:	2200      	movs	r2, #0
 80013fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013fe:	4821      	ldr	r0, [pc, #132]	; (8001484 <HCI_TL_SPI_Receive+0xb4>)
 8001400:	f004 fa10 	bl	8005824 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001404:	f107 010c 	add.w	r1, r7, #12
 8001408:	f107 0314 	add.w	r3, r7, #20
 800140c:	2205      	movs	r2, #5
 800140e:	4618      	mov	r0, r3
 8001410:	f001 faea 	bl	80029e8 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 8001414:	7b3b      	ldrb	r3, [r7, #12]
 8001416:	2b02      	cmp	r3, #2
 8001418:	d129      	bne.n	800146e <HCI_TL_SPI_Receive+0x9e>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 800141a:	7c3b      	ldrb	r3, [r7, #16]
 800141c:	021b      	lsls	r3, r3, #8
 800141e:	b21a      	sxth	r2, r3
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	b21b      	sxth	r3, r3
 8001424:	4313      	orrs	r3, r2
 8001426:	b21b      	sxth	r3, r3
 8001428:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 800142a:	8bfb      	ldrh	r3, [r7, #30]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d01e      	beq.n	800146e <HCI_TL_SPI_Receive+0x9e>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8001430:	8bfa      	ldrh	r2, [r7, #30]
 8001432:	887b      	ldrh	r3, [r7, #2]
 8001434:	429a      	cmp	r2, r3
 8001436:	d901      	bls.n	800143c <HCI_TL_SPI_Receive+0x6c>
        byte_count = size;
 8001438:	887b      	ldrh	r3, [r7, #2]
 800143a:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 800143c:	2300      	movs	r3, #0
 800143e:	777b      	strb	r3, [r7, #29]
 8001440:	e010      	b.n	8001464 <HCI_TL_SPI_Receive+0x94>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 8001442:	f107 011b 	add.w	r1, r7, #27
 8001446:	f107 031c 	add.w	r3, r7, #28
 800144a:	2201      	movs	r2, #1
 800144c:	4618      	mov	r0, r3
 800144e:	f001 facb 	bl	80029e8 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 8001452:	7f7b      	ldrb	r3, [r7, #29]
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	4413      	add	r3, r2
 8001458:	7efa      	ldrb	r2, [r7, #27]
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 800145e:	7f7b      	ldrb	r3, [r7, #29]
 8001460:	3301      	adds	r3, #1
 8001462:	777b      	strb	r3, [r7, #29]
 8001464:	7f7b      	ldrb	r3, [r7, #29]
 8001466:	b29b      	uxth	r3, r3
 8001468:	8bfa      	ldrh	r2, [r7, #30]
 800146a:	429a      	cmp	r2, r3
 800146c:	d8e9      	bhi.n	8001442 <HCI_TL_SPI_Receive+0x72>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800146e:	2201      	movs	r2, #1
 8001470:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001474:	4803      	ldr	r0, [pc, #12]	; (8001484 <HCI_TL_SPI_Receive+0xb4>)
 8001476:	f004 f9d5 	bl	8005824 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 800147a:	7f7b      	ldrb	r3, [r7, #29]
}
 800147c:	4618      	mov	r0, r3
 800147e:	3720      	adds	r7, #32
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	48000c00 	.word	0x48000c00

08001488 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b088      	sub	sp, #32
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	460b      	mov	r3, r1
 8001492:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8001494:	230a      	movs	r3, #10
 8001496:	743b      	strb	r3, [r7, #16]
 8001498:	2300      	movs	r3, #0
 800149a:	747b      	strb	r3, [r7, #17]
 800149c:	2300      	movs	r3, #0
 800149e:	74bb      	strb	r3, [r7, #18]
 80014a0:	2300      	movs	r3, #0
 80014a2:	74fb      	strb	r3, [r7, #19]
 80014a4:	2300      	movs	r3, #0
 80014a6:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 80014a8:	f002 fca8 	bl	8003dfc <HAL_GetTick>
 80014ac:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014b8:	481c      	ldr	r0, [pc, #112]	; (800152c <HCI_TL_SPI_Send+0xa4>)
 80014ba:	f004 f9b3 	bl	8005824 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 80014be:	f107 0108 	add.w	r1, r7, #8
 80014c2:	f107 0310 	add.w	r3, r7, #16
 80014c6:	2205      	movs	r2, #5
 80014c8:	4618      	mov	r0, r3
 80014ca:	f001 fa8d 	bl	80029e8 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 80014ce:	7a3b      	ldrb	r3, [r7, #8]
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d10f      	bne.n	80014f4 <HCI_TL_SPI_Send+0x6c>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 80014d4:	7a7b      	ldrb	r3, [r7, #9]
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	887a      	ldrh	r2, [r7, #2]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d806      	bhi.n	80014ec <HCI_TL_SPI_Send+0x64>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 80014de:	887b      	ldrh	r3, [r7, #2]
 80014e0:	461a      	mov	r2, r3
 80014e2:	4913      	ldr	r1, [pc, #76]	; (8001530 <HCI_TL_SPI_Send+0xa8>)
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f001 fa7f 	bl	80029e8 <BSP_SPI3_SendRecv>
 80014ea:	e006      	b.n	80014fa <HCI_TL_SPI_Send+0x72>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 80014ec:	f06f 0301 	mvn.w	r3, #1
 80014f0:	61fb      	str	r3, [r7, #28]
 80014f2:	e002      	b.n	80014fa <HCI_TL_SPI_Send+0x72>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 80014f4:	f04f 33ff 	mov.w	r3, #4294967295
 80014f8:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80014fa:	2201      	movs	r2, #1
 80014fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001500:	480a      	ldr	r0, [pc, #40]	; (800152c <HCI_TL_SPI_Send+0xa4>)
 8001502:	f004 f98f 	bl	8005824 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8001506:	f002 fc79 	bl	8003dfc <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b0f      	cmp	r3, #15
 8001512:	d903      	bls.n	800151c <HCI_TL_SPI_Send+0x94>
    {
      result = -3;
 8001514:	f06f 0302 	mvn.w	r3, #2
 8001518:	61fb      	str	r3, [r7, #28]
      break;
 800151a:	e002      	b.n	8001522 <HCI_TL_SPI_Send+0x9a>
    }
  } while(result < 0);
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	2b00      	cmp	r3, #0
 8001520:	dbc5      	blt.n	80014ae <HCI_TL_SPI_Send+0x26>

  return result;
 8001522:	69fb      	ldr	r3, [r7, #28]
}
 8001524:	4618      	mov	r0, r3
 8001526:	3720      	adds	r7, #32
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	48000c00 	.word	0x48000c00
 8001530:	20000810 	.word	0x20000810

08001534 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8001538:	2140      	movs	r1, #64	; 0x40
 800153a:	4805      	ldr	r0, [pc, #20]	; (8001550 <IsDataAvailable+0x1c>)
 800153c:	f004 f95a 	bl	80057f4 <HAL_GPIO_ReadPin>
 8001540:	4603      	mov	r3, r0
 8001542:	2b01      	cmp	r3, #1
 8001544:	bf0c      	ite	eq
 8001546:	2301      	moveq	r3, #1
 8001548:	2300      	movne	r3, #0
 800154a:	b2db      	uxtb	r3, r3
}
 800154c:	4618      	mov	r0, r3
 800154e:	bd80      	pop	{r7, pc}
 8001550:	48001000 	.word	0x48001000

08001554 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b088      	sub	sp, #32
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 800155a:	4b12      	ldr	r3, [pc, #72]	; (80015a4 <hci_tl_lowlevel_init+0x50>)
 800155c:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800155e:	4b12      	ldr	r3, [pc, #72]	; (80015a8 <hci_tl_lowlevel_init+0x54>)
 8001560:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8001562:	4b12      	ldr	r3, [pc, #72]	; (80015ac <hci_tl_lowlevel_init+0x58>)
 8001564:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8001566:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <hci_tl_lowlevel_init+0x5c>)
 8001568:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800156a:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <hci_tl_lowlevel_init+0x60>)
 800156c:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800156e:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <hci_tl_lowlevel_init+0x64>)
 8001570:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	4618      	mov	r0, r3
 8001576:	f008 fff1 	bl	800a55c <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 800157a:	4910      	ldr	r1, [pc, #64]	; (80015bc <hci_tl_lowlevel_init+0x68>)
 800157c:	4810      	ldr	r0, [pc, #64]	; (80015c0 <hci_tl_lowlevel_init+0x6c>)
 800157e:	f003 fe71 	bl	8005264 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8001582:	4a10      	ldr	r2, [pc, #64]	; (80015c4 <hci_tl_lowlevel_init+0x70>)
 8001584:	2100      	movs	r1, #0
 8001586:	480e      	ldr	r0, [pc, #56]	; (80015c0 <hci_tl_lowlevel_init+0x6c>)
 8001588:	f003 fe52 	bl	8005230 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800158c:	2200      	movs	r2, #0
 800158e:	2100      	movs	r1, #0
 8001590:	2017      	movs	r0, #23
 8001592:	f003 fc20 	bl	8004dd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001596:	2017      	movs	r0, #23
 8001598:	f003 fc39 	bl	8004e0e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 800159c:	bf00      	nop
 800159e:	3720      	adds	r7, #32
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	080012c9 	.word	0x080012c9
 80015a8:	0800135d 	.word	0x0800135d
 80015ac:	08001489 	.word	0x08001489
 80015b0:	080013d1 	.word	0x080013d1
 80015b4:	0800138d 	.word	0x0800138d
 80015b8:	08002bbd 	.word	0x08002bbd
 80015bc:	16000006 	.word	0x16000006
 80015c0:	20000cbc 	.word	0x20000cbc
 80015c4:	080015c9 	.word	0x080015c9

080015c8 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 80015cc:	e005      	b.n	80015da <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 80015ce:	2000      	movs	r0, #0
 80015d0:	f009 f8fc 	bl	800a7cc <hci_notify_asynch_evt>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d105      	bne.n	80015e6 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 80015da:	f7ff ffab 	bl	8001534 <IsDataAvailable>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d1f4      	bne.n	80015ce <hci_tl_lowlevel_isr+0x6>
 80015e4:	e000      	b.n	80015e8 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 80015e6:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80015f2:	463b      	mov	r3, r7
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
 8001600:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001602:	4b29      	ldr	r3, [pc, #164]	; (80016a8 <MX_ADC1_Init+0xbc>)
 8001604:	4a29      	ldr	r2, [pc, #164]	; (80016ac <MX_ADC1_Init+0xc0>)
 8001606:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001608:	4b27      	ldr	r3, [pc, #156]	; (80016a8 <MX_ADC1_Init+0xbc>)
 800160a:	2200      	movs	r2, #0
 800160c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800160e:	4b26      	ldr	r3, [pc, #152]	; (80016a8 <MX_ADC1_Init+0xbc>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001614:	4b24      	ldr	r3, [pc, #144]	; (80016a8 <MX_ADC1_Init+0xbc>)
 8001616:	2200      	movs	r2, #0
 8001618:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800161a:	4b23      	ldr	r3, [pc, #140]	; (80016a8 <MX_ADC1_Init+0xbc>)
 800161c:	2200      	movs	r2, #0
 800161e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001620:	4b21      	ldr	r3, [pc, #132]	; (80016a8 <MX_ADC1_Init+0xbc>)
 8001622:	2204      	movs	r2, #4
 8001624:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001626:	4b20      	ldr	r3, [pc, #128]	; (80016a8 <MX_ADC1_Init+0xbc>)
 8001628:	2200      	movs	r2, #0
 800162a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800162c:	4b1e      	ldr	r3, [pc, #120]	; (80016a8 <MX_ADC1_Init+0xbc>)
 800162e:	2200      	movs	r2, #0
 8001630:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001632:	4b1d      	ldr	r3, [pc, #116]	; (80016a8 <MX_ADC1_Init+0xbc>)
 8001634:	2201      	movs	r2, #1
 8001636:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001638:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <MX_ADC1_Init+0xbc>)
 800163a:	2200      	movs	r2, #0
 800163c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001640:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <MX_ADC1_Init+0xbc>)
 8001642:	2200      	movs	r2, #0
 8001644:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001646:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <MX_ADC1_Init+0xbc>)
 8001648:	2200      	movs	r2, #0
 800164a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800164c:	4b16      	ldr	r3, [pc, #88]	; (80016a8 <MX_ADC1_Init+0xbc>)
 800164e:	2200      	movs	r2, #0
 8001650:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001654:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <MX_ADC1_Init+0xbc>)
 8001656:	2200      	movs	r2, #0
 8001658:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800165a:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <MX_ADC1_Init+0xbc>)
 800165c:	2200      	movs	r2, #0
 800165e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001662:	4811      	ldr	r0, [pc, #68]	; (80016a8 <MX_ADC1_Init+0xbc>)
 8001664:	f002 fd98 	bl	8004198 <HAL_ADC_Init>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800166e:	f000 fdeb 	bl	8002248 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001672:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <MX_ADC1_Init+0xc4>)
 8001674:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001676:	2306      	movs	r3, #6
 8001678:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800167a:	2300      	movs	r3, #0
 800167c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800167e:	237f      	movs	r3, #127	; 0x7f
 8001680:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001682:	2304      	movs	r3, #4
 8001684:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800168a:	463b      	mov	r3, r7
 800168c:	4619      	mov	r1, r3
 800168e:	4806      	ldr	r0, [pc, #24]	; (80016a8 <MX_ADC1_Init+0xbc>)
 8001690:	f002 fecc 	bl	800442c <HAL_ADC_ConfigChannel>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800169a:	f000 fdd5 	bl	8002248 <Error_Handler>
  }

}
 800169e:	bf00      	nop
 80016a0:	3718      	adds	r7, #24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000cc4 	.word	0x20000cc4
 80016ac:	50040000 	.word	0x50040000
 80016b0:	04300002 	.word	0x04300002

080016b4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08a      	sub	sp, #40	; 0x28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a15      	ldr	r2, [pc, #84]	; (8001728 <HAL_ADC_MspInit+0x74>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d123      	bne.n	800171e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80016d6:	4b15      	ldr	r3, [pc, #84]	; (800172c <HAL_ADC_MspInit+0x78>)
 80016d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016da:	4a14      	ldr	r2, [pc, #80]	; (800172c <HAL_ADC_MspInit+0x78>)
 80016dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016e2:	4b12      	ldr	r3, [pc, #72]	; (800172c <HAL_ADC_MspInit+0x78>)
 80016e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80016ea:	613b      	str	r3, [r7, #16]
 80016ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ee:	4b0f      	ldr	r3, [pc, #60]	; (800172c <HAL_ADC_MspInit+0x78>)
 80016f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f2:	4a0e      	ldr	r2, [pc, #56]	; (800172c <HAL_ADC_MspInit+0x78>)
 80016f4:	f043 0304 	orr.w	r3, r3, #4
 80016f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016fa:	4b0c      	ldr	r3, [pc, #48]	; (800172c <HAL_ADC_MspInit+0x78>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fe:	f003 0304 	and.w	r3, r3, #4
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001706:	233f      	movs	r3, #63	; 0x3f
 8001708:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800170a:	230b      	movs	r3, #11
 800170c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001712:	f107 0314 	add.w	r3, r7, #20
 8001716:	4619      	mov	r1, r3
 8001718:	4805      	ldr	r0, [pc, #20]	; (8001730 <HAL_ADC_MspInit+0x7c>)
 800171a:	f003 fde7 	bl	80052ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800171e:	bf00      	nop
 8001720:	3728      	adds	r7, #40	; 0x28
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	50040000 	.word	0x50040000
 800172c:	40021000 	.word	0x40021000
 8001730:	48000800 	.word	0x48000800

08001734 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8001738:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <MX_CRC_Init+0x3c>)
 800173a:	4a0e      	ldr	r2, [pc, #56]	; (8001774 <MX_CRC_Init+0x40>)
 800173c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800173e:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <MX_CRC_Init+0x3c>)
 8001740:	2200      	movs	r2, #0
 8001742:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001744:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <MX_CRC_Init+0x3c>)
 8001746:	2200      	movs	r2, #0
 8001748:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800174a:	4b09      	ldr	r3, [pc, #36]	; (8001770 <MX_CRC_Init+0x3c>)
 800174c:	2200      	movs	r2, #0
 800174e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001750:	4b07      	ldr	r3, [pc, #28]	; (8001770 <MX_CRC_Init+0x3c>)
 8001752:	2200      	movs	r2, #0
 8001754:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001756:	4b06      	ldr	r3, [pc, #24]	; (8001770 <MX_CRC_Init+0x3c>)
 8001758:	2201      	movs	r2, #1
 800175a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800175c:	4804      	ldr	r0, [pc, #16]	; (8001770 <MX_CRC_Init+0x3c>)
 800175e:	f003 fb71 	bl	8004e44 <HAL_CRC_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001768:	f000 fd6e 	bl	8002248 <Error_Handler>
  }

}
 800176c:	bf00      	nop
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000d2c 	.word	0x20000d2c
 8001774:	40023000 	.word	0x40023000

08001778 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a0a      	ldr	r2, [pc, #40]	; (80017b0 <HAL_CRC_MspInit+0x38>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d10b      	bne.n	80017a2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800178a:	4b0a      	ldr	r3, [pc, #40]	; (80017b4 <HAL_CRC_MspInit+0x3c>)
 800178c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800178e:	4a09      	ldr	r2, [pc, #36]	; (80017b4 <HAL_CRC_MspInit+0x3c>)
 8001790:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001794:	6493      	str	r3, [r2, #72]	; 0x48
 8001796:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <HAL_CRC_MspInit+0x3c>)
 8001798:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800179a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80017a2:	bf00      	nop
 80017a4:	3714      	adds	r7, #20
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	40023000 	.word	0x40023000
 80017b4:	40021000 	.word	0x40021000

080017b8 <MX_DFSDM1_Init>:

DFSDM_Channel_HandleTypeDef hdfsdm1_channel2;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0

  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80017bc:	4b18      	ldr	r3, [pc, #96]	; (8001820 <MX_DFSDM1_Init+0x68>)
 80017be:	4a19      	ldr	r2, [pc, #100]	; (8001824 <MX_DFSDM1_Init+0x6c>)
 80017c0:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80017c2:	4b17      	ldr	r3, [pc, #92]	; (8001820 <MX_DFSDM1_Init+0x68>)
 80017c4:	2201      	movs	r2, #1
 80017c6:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80017c8:	4b15      	ldr	r3, [pc, #84]	; (8001820 <MX_DFSDM1_Init+0x68>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 80017ce:	4b14      	ldr	r3, [pc, #80]	; (8001820 <MX_DFSDM1_Init+0x68>)
 80017d0:	2202      	movs	r2, #2
 80017d2:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80017d4:	4b12      	ldr	r3, [pc, #72]	; (8001820 <MX_DFSDM1_Init+0x68>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80017da:	4b11      	ldr	r3, [pc, #68]	; (8001820 <MX_DFSDM1_Init+0x68>)
 80017dc:	2200      	movs	r2, #0
 80017de:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80017e0:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <MX_DFSDM1_Init+0x68>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80017e6:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <MX_DFSDM1_Init+0x68>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80017ec:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <MX_DFSDM1_Init+0x68>)
 80017ee:	2204      	movs	r2, #4
 80017f0:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80017f2:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <MX_DFSDM1_Init+0x68>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80017f8:	4b09      	ldr	r3, [pc, #36]	; (8001820 <MX_DFSDM1_Init+0x68>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80017fe:	4b08      	ldr	r3, [pc, #32]	; (8001820 <MX_DFSDM1_Init+0x68>)
 8001800:	2200      	movs	r2, #0
 8001802:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8001804:	4b06      	ldr	r3, [pc, #24]	; (8001820 <MX_DFSDM1_Init+0x68>)
 8001806:	2200      	movs	r2, #0
 8001808:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 800180a:	4805      	ldr	r0, [pc, #20]	; (8001820 <MX_DFSDM1_Init+0x68>)
 800180c:	f003 fc04 	bl	8005018 <HAL_DFSDM_ChannelInit>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 8001816:	f000 fd17 	bl	8002248 <Error_Handler>
  }

}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000d50 	.word	0x20000d50
 8001824:	40016040 	.word	0x40016040

08001828 <HAL_DFSDM_ChannelMspInit>:

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08a      	sub	sp, #40	; 0x28
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001830:	f107 0314 	add.w	r3, r7, #20
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	605a      	str	r2, [r3, #4]
 800183a:	609a      	str	r2, [r3, #8]
 800183c:	60da      	str	r2, [r3, #12]
 800183e:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8001840:	4b1a      	ldr	r3, [pc, #104]	; (80018ac <HAL_DFSDM_ChannelMspInit+0x84>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d12d      	bne.n	80018a4 <HAL_DFSDM_ChannelMspInit+0x7c>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001848:	4b19      	ldr	r3, [pc, #100]	; (80018b0 <HAL_DFSDM_ChannelMspInit+0x88>)
 800184a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800184c:	4a18      	ldr	r2, [pc, #96]	; (80018b0 <HAL_DFSDM_ChannelMspInit+0x88>)
 800184e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001852:	6613      	str	r3, [r2, #96]	; 0x60
 8001854:	4b16      	ldr	r3, [pc, #88]	; (80018b0 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001856:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001858:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800185c:	613b      	str	r3, [r7, #16]
 800185e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001860:	4b13      	ldr	r3, [pc, #76]	; (80018b0 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001862:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001864:	4a12      	ldr	r2, [pc, #72]	; (80018b0 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001866:	f043 0310 	orr.w	r3, r3, #16
 800186a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800186c:	4b10      	ldr	r3, [pc, #64]	; (80018b0 <HAL_DFSDM_ChannelMspInit+0x88>)
 800186e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001870:	f003 0310 	and.w	r3, r3, #16
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001878:	f44f 7320 	mov.w	r3, #640	; 0x280
 800187c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187e:	2302      	movs	r3, #2
 8001880:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001886:	2300      	movs	r3, #0
 8001888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800188a:	2306      	movs	r3, #6
 800188c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800188e:	f107 0314 	add.w	r3, r7, #20
 8001892:	4619      	mov	r1, r3
 8001894:	4807      	ldr	r0, [pc, #28]	; (80018b4 <HAL_DFSDM_ChannelMspInit+0x8c>)
 8001896:	f003 fd29 	bl	80052ec <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800189a:	4b04      	ldr	r3, [pc, #16]	; (80018ac <HAL_DFSDM_ChannelMspInit+0x84>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	3301      	adds	r3, #1
 80018a0:	4a02      	ldr	r2, [pc, #8]	; (80018ac <HAL_DFSDM_ChannelMspInit+0x84>)
 80018a2:	6013      	str	r3, [r2, #0]
  }
}
 80018a4:	bf00      	nop
 80018a6:	3728      	adds	r7, #40	; 0x28
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	20000910 	.word	0x20000910
 80018b0:	40021000 	.word	0x40021000
 80018b4:	48001000 	.word	0x48001000

080018b8 <MX_GPIO_Init>:
     PD4   ------> USART2_RTS
     PD5   ------> USART2_TX
     PD6   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08c      	sub	sp, #48	; 0x30
 80018bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018be:	f107 031c 	add.w	r3, r7, #28
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]
 80018ca:	60da      	str	r2, [r3, #12]
 80018cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018ce:	4bad      	ldr	r3, [pc, #692]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 80018d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d2:	4aac      	ldr	r2, [pc, #688]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 80018d4:	f043 0310 	orr.w	r3, r3, #16
 80018d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018da:	4baa      	ldr	r3, [pc, #680]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 80018dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018de:	f003 0310 	and.w	r3, r3, #16
 80018e2:	61bb      	str	r3, [r7, #24]
 80018e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018e6:	4ba7      	ldr	r3, [pc, #668]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ea:	4aa6      	ldr	r2, [pc, #664]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 80018ec:	f043 0304 	orr.w	r3, r3, #4
 80018f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f2:	4ba4      	ldr	r3, [pc, #656]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 80018f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f6:	f003 0304 	and.w	r3, r3, #4
 80018fa:	617b      	str	r3, [r7, #20]
 80018fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018fe:	4ba1      	ldr	r3, [pc, #644]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 8001900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001902:	4aa0      	ldr	r2, [pc, #640]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 8001904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800190a:	4b9e      	ldr	r3, [pc, #632]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 800190c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001912:	613b      	str	r3, [r7, #16]
 8001914:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001916:	4b9b      	ldr	r3, [pc, #620]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 8001918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800191a:	4a9a      	ldr	r2, [pc, #616]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001922:	4b98      	ldr	r3, [pc, #608]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 8001924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800192e:	4b95      	ldr	r3, [pc, #596]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 8001930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001932:	4a94      	ldr	r2, [pc, #592]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 8001934:	f043 0302 	orr.w	r3, r3, #2
 8001938:	64d3      	str	r3, [r2, #76]	; 0x4c
 800193a:	4b92      	ldr	r3, [pc, #584]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 800193c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001946:	4b8f      	ldr	r3, [pc, #572]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 8001948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800194a:	4a8e      	ldr	r2, [pc, #568]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 800194c:	f043 0308 	orr.w	r3, r3, #8
 8001950:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001952:	4b8c      	ldr	r3, [pc, #560]	; (8001b84 <MX_GPIO_Init+0x2cc>)
 8001954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001956:	f003 0308 	and.w	r3, r3, #8
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 800195e:	2200      	movs	r2, #0
 8001960:	f240 1105 	movw	r1, #261	; 0x105
 8001964:	4888      	ldr	r0, [pc, #544]	; (8001b88 <MX_GPIO_Init+0x2d0>)
 8001966:	f003 ff5d 	bl	8005824 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 800196a:	2200      	movs	r2, #0
 800196c:	f248 111c 	movw	r1, #33052	; 0x811c
 8001970:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001974:	f003 ff56 	bl	8005824 <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001978:	2200      	movs	r2, #0
 800197a:	f24f 0134 	movw	r1, #61492	; 0xf034
 800197e:	4883      	ldr	r0, [pc, #524]	; (8001b8c <MX_GPIO_Init+0x2d4>)
 8001980:	f003 ff50 	bl	8005824 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8001984:	2200      	movs	r2, #0
 8001986:	f242 0183 	movw	r1, #8323	; 0x2083
 800198a:	4881      	ldr	r0, [pc, #516]	; (8001b90 <MX_GPIO_Init+0x2d8>)
 800198c:	f003 ff4a 	bl	8005824 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001990:	2200      	movs	r2, #0
 8001992:	f44f 7110 	mov.w	r1, #576	; 0x240
 8001996:	487f      	ldr	r0, [pc, #508]	; (8001b94 <MX_GPIO_Init+0x2dc>)
 8001998:	f003 ff44 	bl	8005824 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 800199c:	f240 1305 	movw	r3, #261	; 0x105
 80019a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a2:	2301      	movs	r3, #1
 80019a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019aa:	2300      	movs	r3, #0
 80019ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019ae:	f107 031c 	add.w	r3, r7, #28
 80019b2:	4619      	mov	r1, r3
 80019b4:	4874      	ldr	r0, [pc, #464]	; (8001b88 <MX_GPIO_Init+0x2d0>)
 80019b6:	f003 fc99 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 80019ba:	237a      	movs	r3, #122	; 0x7a
 80019bc:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019be:	4b76      	ldr	r3, [pc, #472]	; (8001b98 <MX_GPIO_Init+0x2e0>)
 80019c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019c6:	f107 031c 	add.w	r3, r7, #28
 80019ca:	4619      	mov	r1, r3
 80019cc:	486e      	ldr	r0, [pc, #440]	; (8001b88 <MX_GPIO_Init+0x2d0>)
 80019ce:	f003 fc8d 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80019d2:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 80019d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019d8:	4b6f      	ldr	r3, [pc, #444]	; (8001b98 <MX_GPIO_Init+0x2e0>)
 80019da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e0:	f107 031c 	add.w	r3, r7, #28
 80019e4:	4619      	mov	r1, r3
 80019e6:	486b      	ldr	r0, [pc, #428]	; (8001b94 <MX_GPIO_Init+0x2dc>)
 80019e8:	f003 fc80 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80019ec:	2303      	movs	r3, #3
 80019ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f0:	2302      	movs	r3, #2
 80019f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f8:	2303      	movs	r3, #3
 80019fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80019fc:	2308      	movs	r3, #8
 80019fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a00:	f107 031c 	add.w	r3, r7, #28
 8001a04:	4619      	mov	r1, r3
 8001a06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a0a:	f003 fc6f 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8001a0e:	f248 131c 	movw	r3, #33052	; 0x811c
 8001a12:	61fb      	str	r3, [r7, #28]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a14:	2301      	movs	r3, #1
 8001a16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a20:	f107 031c 	add.w	r3, r7, #28
 8001a24:	4619      	mov	r1, r3
 8001a26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a2a:	f003 fc5f 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a32:	4b59      	ldr	r3, [pc, #356]	; (8001b98 <MX_GPIO_Init+0x2e0>)
 8001a34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001a3a:	f107 031c 	add.w	r3, r7, #28
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4852      	ldr	r0, [pc, #328]	; (8001b8c <MX_GPIO_Init+0x2d4>)
 8001a42:	f003 fc53 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001a46:	2302      	movs	r3, #2
 8001a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a52:	2300      	movs	r3, #0
 8001a54:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a56:	2302      	movs	r3, #2
 8001a58:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001a5a:	f107 031c 	add.w	r3, r7, #28
 8001a5e:	4619      	mov	r1, r3
 8001a60:	484a      	ldr	r0, [pc, #296]	; (8001b8c <MX_GPIO_Init+0x2d4>)
 8001a62:	f003 fc43 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001a66:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001a6a:	61fb      	str	r3, [r7, #28]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a74:	2300      	movs	r3, #0
 8001a76:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a78:	f107 031c 	add.w	r3, r7, #28
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4843      	ldr	r0, [pc, #268]	; (8001b8c <MX_GPIO_Init+0x2d4>)
 8001a80:	f003 fc34 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001a84:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a92:	2303      	movs	r3, #3
 8001a94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a96:	2307      	movs	r3, #7
 8001a98:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a9a:	f107 031c 	add.w	r3, r7, #28
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	483b      	ldr	r0, [pc, #236]	; (8001b90 <MX_GPIO_Init+0x2d8>)
 8001aa2:	f003 fc23 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 8001aa6:	f64d 4304 	movw	r3, #56324	; 0xdc04
 8001aaa:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001aac:	4b3a      	ldr	r3, [pc, #232]	; (8001b98 <MX_GPIO_Init+0x2e0>)
 8001aae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ab4:	f107 031c 	add.w	r3, r7, #28
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4835      	ldr	r0, [pc, #212]	; (8001b90 <MX_GPIO_Init+0x2d8>)
 8001abc:	f003 fc16 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 8001ac0:	f242 0383 	movw	r3, #8323	; 0x2083
 8001ac4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ad2:	f107 031c 	add.w	r3, r7, #28
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	482d      	ldr	r0, [pc, #180]	; (8001b90 <MX_GPIO_Init+0x2d8>)
 8001ada:	f003 fc07 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001ade:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001ae2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aec:	2300      	movs	r3, #0
 8001aee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af0:	f107 031c 	add.w	r3, r7, #28
 8001af4:	4619      	mov	r1, r3
 8001af6:	4827      	ldr	r0, [pc, #156]	; (8001b94 <MX_GPIO_Init+0x2dc>)
 8001af8:	f003 fbf8 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001afc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b02:	2300      	movs	r3, #0
 8001b04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001b0a:	f107 031c 	add.w	r3, r7, #28
 8001b0e:	4619      	mov	r1, r3
 8001b10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b14:	f003 fbea 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001b18:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001b1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b26:	2303      	movs	r3, #3
 8001b28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001b2a:	230a      	movs	r3, #10
 8001b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2e:	f107 031c 	add.w	r3, r7, #28
 8001b32:	4619      	mov	r1, r3
 8001b34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b38:	f003 fbd8 	bl	80052ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001b3c:	2378      	movs	r3, #120	; 0x78
 8001b3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b40:	2302      	movs	r3, #2
 8001b42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b4c:	2307      	movs	r3, #7
 8001b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b50:	f107 031c 	add.w	r3, r7, #28
 8001b54:	4619      	mov	r1, r3
 8001b56:	480e      	ldr	r0, [pc, #56]	; (8001b90 <MX_GPIO_Init+0x2d8>)
 8001b58:	f003 fbc8 	bl	80052ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2101      	movs	r1, #1
 8001b60:	2017      	movs	r0, #23
 8001b62:	f003 f938 	bl	8004dd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b66:	2017      	movs	r0, #23
 8001b68:	f003 f951 	bl	8004e0e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	2101      	movs	r1, #1
 8001b70:	2028      	movs	r0, #40	; 0x28
 8001b72:	f003 f930 	bl	8004dd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b76:	2028      	movs	r0, #40	; 0x28
 8001b78:	f003 f949 	bl	8004e0e <HAL_NVIC_EnableIRQ>

}
 8001b7c:	bf00      	nop
 8001b7e:	3730      	adds	r7, #48	; 0x30
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40021000 	.word	0x40021000
 8001b88:	48001000 	.word	0x48001000
 8001b8c:	48000400 	.word	0x48000400
 8001b90:	48000c00 	.word	0x48000c00
 8001b94:	48000800 	.word	0x48000800
 8001b98:	10110000 	.word	0x10110000

08001b9c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001ba2:	4a1c      	ldr	r2, [pc, #112]	; (8001c14 <MX_I2C1_Init+0x78>)
 8001ba4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001ba8:	4a1b      	ldr	r2, [pc, #108]	; (8001c18 <MX_I2C1_Init+0x7c>)
 8001baa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bac:	4b18      	ldr	r3, [pc, #96]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bb2:	4b17      	ldr	r3, [pc, #92]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bb8:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001bbe:	4b14      	ldr	r3, [pc, #80]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bc4:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bca:	4b11      	ldr	r3, [pc, #68]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bd6:	480e      	ldr	r0, [pc, #56]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bd8:	f003 fe54 	bl	8005884 <HAL_I2C_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001be2:	f000 fb31 	bl	8002248 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001be6:	2100      	movs	r1, #0
 8001be8:	4809      	ldr	r0, [pc, #36]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bea:	f004 fb6d 	bl	80062c8 <HAL_I2CEx_ConfigAnalogFilter>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001bf4:	f000 fb28 	bl	8002248 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	4805      	ldr	r0, [pc, #20]	; (8001c10 <MX_I2C1_Init+0x74>)
 8001bfc:	f004 fbaf 	bl	800635e <HAL_I2CEx_ConfigDigitalFilter>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c06:	f000 fb1f 	bl	8002248 <Error_Handler>
  }

}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000d88 	.word	0x20000d88
 8001c14:	40005400 	.word	0x40005400
 8001c18:	307075b1 	.word	0x307075b1

08001c1c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08a      	sub	sp, #40	; 0x28
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a17      	ldr	r2, [pc, #92]	; (8001c98 <HAL_I2C_MspInit+0x7c>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d128      	bne.n	8001c90 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c3e:	4b17      	ldr	r3, [pc, #92]	; (8001c9c <HAL_I2C_MspInit+0x80>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c42:	4a16      	ldr	r2, [pc, #88]	; (8001c9c <HAL_I2C_MspInit+0x80>)
 8001c44:	f043 0302 	orr.w	r3, r3, #2
 8001c48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c4a:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <HAL_I2C_MspInit+0x80>)
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4e:	f003 0302 	and.w	r3, r3, #2
 8001c52:	613b      	str	r3, [r7, #16]
 8001c54:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001c56:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c5c:	2312      	movs	r3, #18
 8001c5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c60:	2301      	movs	r3, #1
 8001c62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c64:	2303      	movs	r3, #3
 8001c66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c68:	2304      	movs	r3, #4
 8001c6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	4619      	mov	r1, r3
 8001c72:	480b      	ldr	r0, [pc, #44]	; (8001ca0 <HAL_I2C_MspInit+0x84>)
 8001c74:	f003 fb3a 	bl	80052ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c78:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <HAL_I2C_MspInit+0x80>)
 8001c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c7c:	4a07      	ldr	r2, [pc, #28]	; (8001c9c <HAL_I2C_MspInit+0x80>)
 8001c7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c82:	6593      	str	r3, [r2, #88]	; 0x58
 8001c84:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <HAL_I2C_MspInit+0x80>)
 8001c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001c90:	bf00      	nop
 8001c92:	3728      	adds	r7, #40	; 0x28
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40005400 	.word	0x40005400
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	48000400 	.word	0x48000400

08001ca4 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a0b      	ldr	r2, [pc, #44]	; (8001ce0 <HAL_I2C_MspDeInit+0x3c>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d10f      	bne.n	8001cd6 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001cb6:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <HAL_I2C_MspDeInit+0x40>)
 8001cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cba:	4a0a      	ldr	r2, [pc, #40]	; (8001ce4 <HAL_I2C_MspDeInit+0x40>)
 8001cbc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001cc0:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARD_D15_GPIO_Port, ARD_D15_Pin);
 8001cc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cc6:	4808      	ldr	r0, [pc, #32]	; (8001ce8 <HAL_I2C_MspDeInit+0x44>)
 8001cc8:	f003 fca2 	bl	8005610 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARD_D14_GPIO_Port, ARD_D14_Pin);
 8001ccc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cd0:	4805      	ldr	r0, [pc, #20]	; (8001ce8 <HAL_I2C_MspDeInit+0x44>)
 8001cd2:	f003 fc9d 	bl	8005610 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40005400 	.word	0x40005400
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	48000400 	.word	0x48000400

08001cec <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001cec:	b590      	push	{r4, r7, lr}
 8001cee:	b087      	sub	sp, #28
 8001cf0:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8001cf2:	f002 f81a 	bl	8003d2a <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8001cf6:	f000 f89b 	bl	8001e30 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8001cfa:	f7ff fddd 	bl	80018b8 <MX_GPIO_Init>
    MX_ADC1_Init();
 8001cfe:	f7ff fc75 	bl	80015ec <MX_ADC1_Init>
    MX_DFSDM1_Init();
 8001d02:	f7ff fd59 	bl	80017b8 <MX_DFSDM1_Init>
    MX_I2C1_Init();
 8001d06:	f7ff ff49 	bl	8001b9c <MX_I2C1_Init>
    MX_OCTOSPI1_Init();
 8001d0a:	f000 faa1 	bl	8002250 <MX_OCTOSPI1_Init>
    MX_SPI1_Init();
 8001d0e:	f000 fb45 	bl	800239c <MX_SPI1_Init>
    MX_USB_OTG_FS_USB_Init();
 8001d12:	f000 fd1b 	bl	800274c <MX_USB_OTG_FS_USB_Init>
    MX_CRC_Init();
 8001d16:	f7ff fd0d 	bl	8001734 <MX_CRC_Init>
    AI_Init(ai_network_data_weights_get(), activations);
 8001d1a:	f008 ffe5 	bl	800ace8 <ai_network_data_weights_get>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	493a      	ldr	r1, [pc, #232]	; (8001e0c <main+0x120>)
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 f9aa 	bl	800207c <AI_Init>
    MX_BlueNRG_MS_Init();
 8001d28:	f7ff f926 	bl	8000f78 <MX_BlueNRG_MS_Init>
    /* USER CODE BEGIN 2 */
    MEMS_Init();
 8001d2c:	f000 f95c 	bl	8001fe8 <MEMS_Init>

    /* USER CODE END 2 */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    uint32_t write_index = 0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	617b      	str	r3, [r7, #20]
    while (1) {
        //transmit zyro sensor coordinates by UART.
        if (dataRdyIntReceived != 0) {
 8001d34:	4b36      	ldr	r3, [pc, #216]	; (8001e10 <main+0x124>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0fb      	beq.n	8001d34 <main+0x48>
            dataRdyIntReceived = 0;
 8001d3c:	4b34      	ldr	r3, [pc, #208]	; (8001e10 <main+0x124>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]
            LSM6DSL_Axes_t acc_axes;
            LSM6DSL_ACC_GetAxes(&MotionSensor, &acc_axes);
 8001d42:	463b      	mov	r3, r7
 8001d44:	4619      	mov	r1, r3
 8001d46:	4833      	ldr	r0, [pc, #204]	; (8001e14 <main+0x128>)
 8001d48:	f001 fa38 	bl	80031bc <LSM6DSL_ACC_GetAxes>
            //printf("%5d, %5d, %5d\r\n", (int) acc_axes.x, (int) acc_axes.y, (int) acc_axes.z);

            aiInData[write_index + 0] = (float) acc_axes.x;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	ee07 3a90 	vmov	s15, r3
 8001d52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d56:	4a30      	ldr	r2, [pc, #192]	; (8001e18 <main+0x12c>)
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	4413      	add	r3, r2
 8001d5e:	edc3 7a00 	vstr	s15, [r3]
            aiInData[write_index + 1] = (float) acc_axes.y;
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	3301      	adds	r3, #1
 8001d68:	ee07 2a90 	vmov	s15, r2
 8001d6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d70:	4a29      	ldr	r2, [pc, #164]	; (8001e18 <main+0x12c>)
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	4413      	add	r3, r2
 8001d76:	edc3 7a00 	vstr	s15, [r3]
            aiInData[write_index + 2] = (float) acc_axes.z;
 8001d7a:	68ba      	ldr	r2, [r7, #8]
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	3302      	adds	r3, #2
 8001d80:	ee07 2a90 	vmov	s15, r2
 8001d84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d88:	4a23      	ldr	r2, [pc, #140]	; (8001e18 <main+0x12c>)
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	4413      	add	r3, r2
 8001d8e:	edc3 7a00 	vstr	s15, [r3]

            write_index += 3;
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	3303      	adds	r3, #3
 8001d96:	617b      	str	r3, [r7, #20]
            if (write_index == AI_NETWORK_IN_1_SIZE)
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	2b48      	cmp	r3, #72	; 0x48
 8001d9c:	d1ca      	bne.n	8001d34 <main+0x48>
            {
                write_index = 0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]

                printf("Running inference\r\n");
 8001da2:	481e      	ldr	r0, [pc, #120]	; (8001e1c <main+0x130>)
 8001da4:	f00c f900 	bl	800dfa8 <puts>
                AI_Run(aiInData, aiOutData);
 8001da8:	491d      	ldr	r1, [pc, #116]	; (8001e20 <main+0x134>)
 8001daa:	481b      	ldr	r0, [pc, #108]	; (8001e18 <main+0x12c>)
 8001dac:	f000 f9ce 	bl	800214c <AI_Run>

                for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 8001db0:	2300      	movs	r3, #0
 8001db2:	613b      	str	r3, [r7, #16]
 8001db4:	e011      	b.n	8001dda <main+0xee>
                {
                    printf("%8.6f ", aiOutData[i]);
 8001db6:	4a1a      	ldr	r2, [pc, #104]	; (8001e20 <main+0x134>)
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	4413      	add	r3, r2
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fbd9 	bl	8000578 <__aeabi_f2d>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	460c      	mov	r4, r1
 8001dca:	461a      	mov	r2, r3
 8001dcc:	4623      	mov	r3, r4
 8001dce:	4815      	ldr	r0, [pc, #84]	; (8001e24 <main+0x138>)
 8001dd0:	f00c f876 	bl	800dec0 <iprintf>
                for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d9ea      	bls.n	8001db6 <main+0xca>
                }
                uint32_t class = argmax(aiOutData, AI_NETWORK_OUT_1_SIZE);
 8001de0:	2102      	movs	r1, #2
 8001de2:	480f      	ldr	r0, [pc, #60]	; (8001e20 <main+0x134>)
 8001de4:	f000 fa00 	bl	80021e8 <argmax>
 8001de8:	60f8      	str	r0, [r7, #12]
                printf(": %d - %s\r\n", (int)class, activities[class]);
 8001dea:	68f9      	ldr	r1, [r7, #12]
 8001dec:	4a0e      	ldr	r2, [pc, #56]	; (8001e28 <main+0x13c>)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001df4:	461a      	mov	r2, r3
 8001df6:	480d      	ldr	r0, [pc, #52]	; (8001e2c <main+0x140>)
 8001df8:	f00c f862 	bl	800dec0 <iprintf>
                if (class == 0) {
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d198      	bne.n	8001d34 <main+0x48>
                    BLE_UID_ON(1000);
 8001e02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e06:	f000 f8bd 	bl	8001f84 <BLE_UID_ON>
        if (dataRdyIntReceived != 0) {
 8001e0a:	e793      	b.n	8001d34 <main+0x48>
 8001e0c:	20000de0 	.word	0x20000de0
 8001e10:	20000ddc 	.word	0x20000ddc
 8001e14:	200014a0 	.word	0x200014a0
 8001e18:	200014d0 	.word	0x200014d0
 8001e1c:	0800feb8 	.word	0x0800feb8
 8001e20:	20000dd4 	.word	0x20000dd4
 8001e24:	0800fecc 	.word	0x0800fecc
 8001e28:	20000000 	.word	0x20000000
 8001e2c:	0800fed4 	.word	0x0800fed4

08001e30 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b0bc      	sub	sp, #240	; 0xf0
 8001e34:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e36:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001e3a:	2244      	movs	r2, #68	; 0x44
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f00b fb31 	bl	800d4a6 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e44:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	605a      	str	r2, [r3, #4]
 8001e4e:	609a      	str	r2, [r3, #8]
 8001e50:	60da      	str	r2, [r3, #12]
 8001e52:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e54:	1d3b      	adds	r3, r7, #4
 8001e56:	2294      	movs	r2, #148	; 0x94
 8001e58:	2100      	movs	r1, #0
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f00b fb23 	bl	800d4a6 <memset>

    /** Configure the main internal regulator output voltage
     */
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001e60:	2000      	movs	r0, #0
 8001e62:	f004 ffef 	bl	8006e44 <HAL_PWREx_ControlVoltageScaling>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <SystemClock_Config+0x40>
    {
        Error_Handler();
 8001e6c:	f000 f9ec 	bl	8002248 <Error_Handler>
    }
    /** Configure LSE Drive Capability
     */
    HAL_PWR_EnableBkUpAccess();
 8001e70:	f004 ffb8 	bl	8006de4 <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001e74:	4b41      	ldr	r3, [pc, #260]	; (8001f7c <SystemClock_Config+0x14c>)
 8001e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e7a:	4a40      	ldr	r2, [pc, #256]	; (8001f7c <SystemClock_Config+0x14c>)
 8001e7c:	f023 0318 	bic.w	r3, r3, #24
 8001e80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001e84:	2314      	movs	r3, #20
 8001e86:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e90:	2301      	movs	r3, #1
 8001e92:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    RCC_OscInitStruct.MSICalibrationValue = 0;
 8001e96:	2300      	movs	r3, #0
 8001e98:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001e9c:	2360      	movs	r3, #96	; 0x60
 8001e9e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    RCC_OscInitStruct.PLL.PLLM = 1;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    RCC_OscInitStruct.PLL.PLLN = 60;
 8001eb4:	233c      	movs	r3, #60	; 0x3c
 8001eb6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ecc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f005 f85b 	bl	8006f8c <HAL_RCC_OscConfig>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <SystemClock_Config+0xb0>
    {
        Error_Handler();
 8001edc:	f000 f9b4 	bl	8002248 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ee0:	230f      	movs	r3, #15
 8001ee2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
            |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eec:	2300      	movs	r3, #0
 8001eee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001efe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001f02:	2105      	movs	r1, #5
 8001f04:	4618      	mov	r0, r3
 8001f06:	f005 fc67 	bl	80077d8 <HAL_RCC_ClockConfig>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <SystemClock_Config+0xe4>
    {
        Error_Handler();
 8001f10:	f000 f99a 	bl	8002248 <Error_Handler>
    }
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8001f14:	4b1a      	ldr	r3, [pc, #104]	; (8001f80 <SystemClock_Config+0x150>)
 8001f16:	607b      	str	r3, [r7, #4]
            |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_DFSDM1
            |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC
            |RCC_PERIPHCLK_OSPI;
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001f20:	2300      	movs	r3, #0
 8001f22:	65fb      	str	r3, [r7, #92]	; 0x5c
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001f24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001f28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001f38:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001f3c:	67bb      	str	r3, [r7, #120]	; 0x78
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001f42:	2301      	movs	r3, #1
 8001f44:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001f46:	2318      	movs	r3, #24
 8001f48:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001f52:	2302      	movs	r3, #2
 8001f54:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001f56:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8001f5a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f5c:	1d3b      	adds	r3, r7, #4
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f005 feea 	bl	8007d38 <HAL_RCCEx_PeriphCLKConfig>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <SystemClock_Config+0x13e>
    {
        Error_Handler();
 8001f6a:	f000 f96d 	bl	8002248 <Error_Handler>
    }
    /** Enable MSI Auto calibration
     */
    HAL_RCCEx_EnableMSIPLLMode();
 8001f6e:	f006 fa0b 	bl	8008388 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001f72:	bf00      	nop
 8001f74:	37f0      	adds	r7, #240	; 0xf0
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	010160c1 	.word	0x010160c1

08001f84 <BLE_UID_ON>:

/* USER CODE BEGIN 4 */
void BLE_UID_ON(uint32_t Delay) {
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
    printf("Button\r\n");
 8001f8c:	4807      	ldr	r0, [pc, #28]	; (8001fac <BLE_UID_ON+0x28>)
 8001f8e:	f00c f80b 	bl	800dfa8 <puts>
    EddystoneUID_Start();
 8001f92:	f7ff f869 	bl	8001068 <EddystoneUID_Start>
    HAL_Delay(Delay);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f001 ff3c 	bl	8003e14 <HAL_Delay>
    HCI_TL_SPI_Reset();
 8001f9c:	f7ff f9f6 	bl	800138c <HCI_TL_SPI_Reset>
    MX_BlueNRG_MS_Init();
 8001fa0:	f7fe ffea 	bl	8000f78 <MX_BlueNRG_MS_Init>
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	0800fee0 	.word	0x0800fee0

08001fb0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BUTTON_EXTI13_Pin) {
 8001fba:	88fb      	ldrh	r3, [r7, #6]
 8001fbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fc0:	d103      	bne.n	8001fca <HAL_GPIO_EXTI_Callback+0x1a>
        BLE_UID_ON(5000);
 8001fc2:	f241 3088 	movw	r0, #5000	; 0x1388
 8001fc6:	f7ff ffdd 	bl	8001f84 <BLE_UID_ON>
    }
    if (GPIO_Pin == LSM6DSL_INT1_EXTI11_Pin) {
 8001fca:	88fb      	ldrh	r3, [r7, #6]
 8001fcc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001fd0:	d104      	bne.n	8001fdc <HAL_GPIO_EXTI_Callback+0x2c>
        dataRdyIntReceived++;
 8001fd2:	4b04      	ldr	r3, [pc, #16]	; (8001fe4 <HAL_GPIO_EXTI_Callback+0x34>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	4a02      	ldr	r2, [pc, #8]	; (8001fe4 <HAL_GPIO_EXTI_Callback+0x34>)
 8001fda:	6013      	str	r3, [r2, #0]
    }
}
 8001fdc:	bf00      	nop
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	20000ddc 	.word	0x20000ddc

08001fe8 <MEMS_Init>:

static void MEMS_Init(void) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08a      	sub	sp, #40	; 0x28
 8001fec:	af00      	add	r7, sp, #0
    LSM6DSL_IO_t io_ctx;
    uint8_t id;
    LSM6DSL_AxesRaw_t axes;

    /* Link I2C functions to the LSM6DSL driver */
    io_ctx.BusType = LSM6DSL_I2C_BUS;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	617b      	str	r3, [r7, #20]
    io_ctx.Address = LSM6DSL_I2C_ADD_L;
 8001ff2:	23d5      	movs	r3, #213	; 0xd5
 8001ff4:	763b      	strb	r3, [r7, #24]
    io_ctx.Init = BSP_I2C2_Init;
 8001ff6:	4b1b      	ldr	r3, [pc, #108]	; (8002064 <MEMS_Init+0x7c>)
 8001ff8:	60fb      	str	r3, [r7, #12]
    io_ctx.DeInit = BSP_I2C2_DeInit;
 8001ffa:	4b1b      	ldr	r3, [pc, #108]	; (8002068 <MEMS_Init+0x80>)
 8001ffc:	613b      	str	r3, [r7, #16]
    io_ctx.ReadReg = BSP_I2C2_ReadReg;
 8001ffe:	4b1b      	ldr	r3, [pc, #108]	; (800206c <MEMS_Init+0x84>)
 8002000:	623b      	str	r3, [r7, #32]
    io_ctx.WriteReg = BSP_I2C2_WriteReg;
 8002002:	4b1b      	ldr	r3, [pc, #108]	; (8002070 <MEMS_Init+0x88>)
 8002004:	61fb      	str	r3, [r7, #28]
    io_ctx.GetTick = BSP_GetTick;
 8002006:	4b1b      	ldr	r3, [pc, #108]	; (8002074 <MEMS_Init+0x8c>)
 8002008:	627b      	str	r3, [r7, #36]	; 0x24
    LSM6DSL_RegisterBusIO(&MotionSensor, &io_ctx);
 800200a:	f107 030c 	add.w	r3, r7, #12
 800200e:	4619      	mov	r1, r3
 8002010:	4819      	ldr	r0, [pc, #100]	; (8002078 <MEMS_Init+0x90>)
 8002012:	f000 ff1b 	bl	8002e4c <LSM6DSL_RegisterBusIO>

    /* Read the LSM6DSL WHO_AM_I register */
    LSM6DSL_ReadID(&MotionSensor, &id);
 8002016:	f107 030b 	add.w	r3, r7, #11
 800201a:	4619      	mov	r1, r3
 800201c:	4816      	ldr	r0, [pc, #88]	; (8002078 <MEMS_Init+0x90>)
 800201e:	f000 ffe4 	bl	8002fea <LSM6DSL_ReadID>
    if (id != LSM6DSL_ID) {
 8002022:	7afb      	ldrb	r3, [r7, #11]
 8002024:	2b6a      	cmp	r3, #106	; 0x6a
 8002026:	d001      	beq.n	800202c <MEMS_Init+0x44>
        Error_Handler();
 8002028:	f000 f90e 	bl	8002248 <Error_Handler>
    }

    /* Initialize the LSM6DSL sensor */
    LSM6DSL_Init(&MotionSensor);
 800202c:	4812      	ldr	r0, [pc, #72]	; (8002078 <MEMS_Init+0x90>)
 800202e:	f000 ff73 	bl	8002f18 <LSM6DSL_Init>

    /* Configure the LSM6DSL accelerometer (ODR, scale and interrupt) */
    LSM6DSL_ACC_SetOutputDataRate(&MotionSensor, 26.0f); /* 26 Hz */
 8002032:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 8002036:	4810      	ldr	r0, [pc, #64]	; (8002078 <MEMS_Init+0x90>)
 8002038:	f001 f858 	bl	80030ec <LSM6DSL_ACC_SetOutputDataRate>
    LSM6DSL_ACC_SetFullScale(&MotionSensor, 4); /* [-4000mg; +4000mg] */
 800203c:	2104      	movs	r1, #4
 800203e:	480e      	ldr	r0, [pc, #56]	; (8002078 <MEMS_Init+0x90>)
 8002040:	f001 f870 	bl	8003124 <LSM6DSL_ACC_SetFullScale>
    LSM6DSL_ACC_Set_INT1_DRDY(&MotionSensor, ENABLE); /* Enable DRDY */
 8002044:	2101      	movs	r1, #1
 8002046:	480c      	ldr	r0, [pc, #48]	; (8002078 <MEMS_Init+0x90>)
 8002048:	f001 f92a 	bl	80032a0 <LSM6DSL_ACC_Set_INT1_DRDY>
    LSM6DSL_ACC_GetAxesRaw(&MotionSensor, &axes); /* Clear DRDY */
 800204c:	1d3b      	adds	r3, r7, #4
 800204e:	4619      	mov	r1, r3
 8002050:	4809      	ldr	r0, [pc, #36]	; (8002078 <MEMS_Init+0x90>)
 8002052:	f001 f88f 	bl	8003174 <LSM6DSL_ACC_GetAxesRaw>

    /* Start the LSM6DSL accelerometer */
    LSM6DSL_ACC_Enable(&MotionSensor);
 8002056:	4808      	ldr	r0, [pc, #32]	; (8002078 <MEMS_Init+0x90>)
 8002058:	f000 ffdd 	bl	8003016 <LSM6DSL_ACC_Enable>
}
 800205c:	bf00      	nop
 800205e:	3728      	adds	r7, #40	; 0x28
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	08002a29 	.word	0x08002a29
 8002068:	08002aa5 	.word	0x08002aa5
 800206c:	08002b59 	.word	0x08002b59
 8002070:	08002af5 	.word	0x08002af5
 8002074:	08002bbd 	.word	0x08002bbd
 8002078:	200014a0 	.word	0x200014a0

0800207c <AI_Init>:

static void AI_Init(ai_handle w_addr, ai_handle act_addr)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b090      	sub	sp, #64	; 0x40
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
    ai_error err;

    err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 8002086:	2100      	movs	r1, #0
 8002088:	482b      	ldr	r0, [pc, #172]	; (8002138 <AI_Init+0xbc>)
 800208a:	f008 fdc7 	bl	800ac1c <ai_network_create>
 800208e:	4603      	mov	r3, r0
 8002090:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (err.type != AI_ERROR_NONE)
 8002092:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00b      	beq.n	80020b2 <AI_Init+0x36>
    {
        printf("ai_network_create error - type=%d code=%d\r\n", err.type, err.code);
 800209a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800209e:	4619      	mov	r1, r3
 80020a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020a2:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80020a6:	461a      	mov	r2, r3
 80020a8:	4824      	ldr	r0, [pc, #144]	; (800213c <AI_Init+0xc0>)
 80020aa:	f00b ff09 	bl	800dec0 <iprintf>
        Error_Handler();
 80020ae:	f000 f8cb 	bl	8002248 <Error_Handler>
    }
    const ai_network_params params =
 80020b2:	4b23      	ldr	r3, [pc, #140]	; (8002140 <AI_Init+0xc4>)
 80020b4:	60fb      	str	r3, [r7, #12]
 80020b6:	2301      	movs	r3, #1
 80020b8:	823b      	strh	r3, [r7, #16]
 80020ba:	2301      	movs	r3, #1
 80020bc:	827b      	strh	r3, [r7, #18]
 80020be:	2301      	movs	r3, #1
 80020c0:	82bb      	strh	r3, [r7, #20]
 80020c2:	f642 7378 	movw	r3, #12152	; 0x2f78
 80020c6:	61bb      	str	r3, [r7, #24]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	61fb      	str	r3, [r7, #28]
 80020cc:	2300      	movs	r3, #0
 80020ce:	623b      	str	r3, [r7, #32]
 80020d0:	4b1c      	ldr	r3, [pc, #112]	; (8002144 <AI_Init+0xc8>)
 80020d2:	627b      	str	r3, [r7, #36]	; 0x24
 80020d4:	2301      	movs	r3, #1
 80020d6:	853b      	strh	r3, [r7, #40]	; 0x28
 80020d8:	2301      	movs	r3, #1
 80020da:	857b      	strh	r3, [r7, #42]	; 0x2a
 80020dc:	2301      	movs	r3, #1
 80020de:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80020e0:	f44f 63d8 	mov.w	r3, #1728	; 0x6c0
 80020e4:	633b      	str	r3, [r7, #48]	; 0x30
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	637b      	str	r3, [r7, #52]	; 0x34
 80020ea:	2300      	movs	r3, #0
 80020ec:	63bb      	str	r3, [r7, #56]	; 0x38
    {
            AI_NETWORK_DATA_WEIGHTS(w_addr),
            AI_NETWORK_DATA_ACTIVATIONS(act_addr)
    };

    if(!ai_network_init(network, &params))
 80020ee:	4b12      	ldr	r3, [pc, #72]	; (8002138 <AI_Init+0xbc>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f107 020c 	add.w	r2, r7, #12
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f008 fda5 	bl	800ac48 <ai_network_init>
 80020fe:	4603      	mov	r3, r0
 8002100:	f083 0301 	eor.w	r3, r3, #1
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b00      	cmp	r3, #0
 8002108:	d012      	beq.n	8002130 <AI_Init+0xb4>
    {
        err = ai_network_get_error(network);
 800210a:	4b0b      	ldr	r3, [pc, #44]	; (8002138 <AI_Init+0xbc>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4618      	mov	r0, r3
 8002110:	f008 fd78 	bl	800ac04 <ai_network_get_error>
 8002114:	4603      	mov	r3, r0
 8002116:	63fb      	str	r3, [r7, #60]	; 0x3c
        printf("ai_network_init error - type=%d code=%d\r\n", err.type, err.code);
 8002118:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800211c:	4619      	mov	r1, r3
 800211e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002120:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8002124:	461a      	mov	r2, r3
 8002126:	4808      	ldr	r0, [pc, #32]	; (8002148 <AI_Init+0xcc>)
 8002128:	f00b feca 	bl	800dec0 <iprintf>
        Error_Handler();
 800212c:	f000 f88c 	bl	8002248 <Error_Handler>
    }
}
 8002130:	bf00      	nop
 8002132:	3740      	adds	r7, #64	; 0x40
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	200015f0 	.word	0x200015f0
 800213c:	0800fee8 	.word	0x0800fee8
 8002140:	40040440 	.word	0x40040440
 8002144:	00040440 	.word	0x00040440
 8002148:	0800ff14 	.word	0x0800ff14

0800214c <AI_Run>:

static void AI_Run(float *pIn, float *pOut)
{
 800214c:	b5b0      	push	{r4, r5, r7, lr}
 800214e:	b090      	sub	sp, #64	; 0x40
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
    ai_i32 batch;
    ai_error err;

    ai_buffer ai_input[AI_NETWORK_IN_NUM] = AI_NETWORK_IN;
 8002156:	4b20      	ldr	r3, [pc, #128]	; (80021d8 <AI_Run+0x8c>)
 8002158:	f107 0420 	add.w	r4, r7, #32
 800215c:	461d      	mov	r5, r3
 800215e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002160:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002162:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002166:	e884 0003 	stmia.w	r4, {r0, r1}
    ai_buffer ai_output[AI_NETWORK_OUT_NUM] = AI_NETWORK_OUT;
 800216a:	4b1c      	ldr	r3, [pc, #112]	; (80021dc <AI_Run+0x90>)
 800216c:	f107 0408 	add.w	r4, r7, #8
 8002170:	461d      	mov	r5, r3
 8002172:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002174:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002176:	e895 0003 	ldmia.w	r5, {r0, r1}
 800217a:	e884 0003 	stmia.w	r4, {r0, r1}

    ai_input[0].n_batches = 1;
 800217e:	2301      	movs	r3, #1
 8002180:	84bb      	strh	r3, [r7, #36]	; 0x24
    ai_input[0].data = AI_HANDLE_PTR(pIn);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	633b      	str	r3, [r7, #48]	; 0x30
    ai_output[0].n_batches = 1;
 8002186:	2301      	movs	r3, #1
 8002188:	81bb      	strh	r3, [r7, #12]
    ai_output[0].data = AI_HANDLE_PTR(pOut);
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	61bb      	str	r3, [r7, #24]

    batch = ai_network_run(network, ai_input, ai_output);
 800218e:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <AI_Run+0x94>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f107 0208 	add.w	r2, r7, #8
 8002196:	f107 0120 	add.w	r1, r7, #32
 800219a:	4618      	mov	r0, r3
 800219c:	f008 fd93 	bl	800acc6 <ai_network_run>
 80021a0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if (batch != 1)
 80021a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d012      	beq.n	80021ce <AI_Run+0x82>
    {
        err = ai_network_get_error(network);
 80021a8:	4b0d      	ldr	r3, [pc, #52]	; (80021e0 <AI_Run+0x94>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f008 fd29 	bl	800ac04 <ai_network_get_error>
 80021b2:	4603      	mov	r3, r0
 80021b4:	63bb      	str	r3, [r7, #56]	; 0x38
        printf("AI ai_network_run error - type%d code=%d\r\n", err.type, err.code);
 80021b6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80021ba:	4619      	mov	r1, r3
 80021bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021be:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80021c2:	461a      	mov	r2, r3
 80021c4:	4807      	ldr	r0, [pc, #28]	; (80021e4 <AI_Run+0x98>)
 80021c6:	f00b fe7b 	bl	800dec0 <iprintf>
        Error_Handler();
 80021ca:	f000 f83d 	bl	8002248 <Error_Handler>
    }
}
 80021ce:	bf00      	nop
 80021d0:	3740      	adds	r7, #64	; 0x40
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bdb0      	pop	{r4, r5, r7, pc}
 80021d6:	bf00      	nop
 80021d8:	0800ff6c 	.word	0x0800ff6c
 80021dc:	0800ff84 	.word	0x0800ff84
 80021e0:	200015f0 	.word	0x200015f0
 80021e4:	0800ff40 	.word	0x0800ff40

080021e8 <argmax>:

static uint32_t argmax(const float *values, uint32_t len)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b087      	sub	sp, #28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
    float max_value = values[0];
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	617b      	str	r3, [r7, #20]
    uint32_t max_index = 0;
 80021f8:	2300      	movs	r3, #0
 80021fa:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 1; i < len ; i++)
 80021fc:	2301      	movs	r3, #1
 80021fe:	60fb      	str	r3, [r7, #12]
 8002200:	e017      	b.n	8002232 <argmax+0x4a>
    {
        if (values[i] > max_value)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	4413      	add	r3, r2
 800220a:	edd3 7a00 	vldr	s15, [r3]
 800220e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002212:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800221a:	d507      	bpl.n	800222c <argmax+0x44>
        {
            max_value = values[i];
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	4413      	add	r3, r2
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	617b      	str	r3, [r7, #20]
            max_index = i;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 1; i < len ; i++)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	3301      	adds	r3, #1
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	429a      	cmp	r2, r3
 8002238:	d3e3      	bcc.n	8002202 <argmax+0x1a>
        }
    }
    return max_index;
 800223a:	693b      	ldr	r3, [r7, #16]
}
 800223c:	4618      	mov	r0, r3
 800223e:	371c      	adds	r7, #28
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800224c:	b672      	cpsid	i
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 800224e:	e7fe      	b.n	800224e <Error_Handler+0x6>

08002250 <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af00      	add	r7, sp, #0
  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8002256:	1d3b      	adds	r3, r7, #4
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	609a      	str	r2, [r3, #8]
 8002260:	60da      	str	r2, [r3, #12]
 8002262:	611a      	str	r2, [r3, #16]

  hospi1.Instance = OCTOSPI1;
 8002264:	4b23      	ldr	r3, [pc, #140]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 8002266:	4a24      	ldr	r2, [pc, #144]	; (80022f8 <MX_OCTOSPI1_Init+0xa8>)
 8002268:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 800226a:	4b22      	ldr	r3, [pc, #136]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 800226c:	2201      	movs	r2, #1
 800226e:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8002270:	4b20      	ldr	r3, [pc, #128]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 8002272:	2200      	movs	r2, #0
 8002274:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 8002276:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 8002278:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800227c:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 800227e:	4b1d      	ldr	r3, [pc, #116]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 8002280:	2220      	movs	r2, #32
 8002282:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8002284:	4b1b      	ldr	r3, [pc, #108]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 8002286:	2201      	movs	r2, #1
 8002288:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 800228a:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 800228c:	2200      	movs	r2, #0
 800228e:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8002290:	4b18      	ldr	r3, [pc, #96]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 8002292:	2200      	movs	r2, #0
 8002294:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8002296:	4b17      	ldr	r3, [pc, #92]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 8002298:	2201      	movs	r2, #1
 800229a:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800229c:	4b15      	ldr	r3, [pc, #84]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 800229e:	2200      	movs	r2, #0
 80022a0:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80022a2:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 80022a8:	4b12      	ldr	r3, [pc, #72]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80022ae:	4b11      	ldr	r3, [pc, #68]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 80022b0:	2208      	movs	r2, #8
 80022b2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80022b4:	480f      	ldr	r0, [pc, #60]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 80022b6:	f004 f89f 	bl	80063f8 <HAL_OSPI_Init>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 80022c0:	f7ff ffc2 	bl	8002248 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 80022c4:	2301      	movs	r3, #1
 80022c6:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 80022c8:	2301      	movs	r3, #1
 80022ca:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 80022cc:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 80022d0:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80022d2:	1d3b      	adds	r3, r7, #4
 80022d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80022d8:	4619      	mov	r1, r3
 80022da:	4806      	ldr	r0, [pc, #24]	; (80022f4 <MX_OCTOSPI1_Init+0xa4>)
 80022dc:	f004 f946 	bl	800656c <HAL_OSPIM_Config>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 80022e6:	f7ff ffaf 	bl	8002248 <Error_Handler>
  }

}
 80022ea:	bf00      	nop
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	200015f4 	.word	0x200015f4
 80022f8:	a0001000 	.word	0xa0001000

080022fc <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08a      	sub	sp, #40	; 0x28
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 0314 	add.w	r3, r7, #20
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	611a      	str	r2, [r3, #16]
  if(ospiHandle->Instance==OCTOSPI1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a1d      	ldr	r2, [pc, #116]	; (8002390 <HAL_OSPI_MspInit+0x94>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d134      	bne.n	8002388 <HAL_OSPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN OCTOSPI1_MspInit 0 */

  /* USER CODE END OCTOSPI1_MspInit 0 */
    /* OCTOSPI1 clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 800231e:	4b1d      	ldr	r3, [pc, #116]	; (8002394 <HAL_OSPI_MspInit+0x98>)
 8002320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002322:	4a1c      	ldr	r2, [pc, #112]	; (8002394 <HAL_OSPI_MspInit+0x98>)
 8002324:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002328:	64d3      	str	r3, [r2, #76]	; 0x4c
 800232a:	4b1a      	ldr	r3, [pc, #104]	; (8002394 <HAL_OSPI_MspInit+0x98>)
 800232c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800232e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002332:	613b      	str	r3, [r7, #16]
 8002334:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8002336:	4b17      	ldr	r3, [pc, #92]	; (8002394 <HAL_OSPI_MspInit+0x98>)
 8002338:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800233a:	4a16      	ldr	r2, [pc, #88]	; (8002394 <HAL_OSPI_MspInit+0x98>)
 800233c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002340:	6513      	str	r3, [r2, #80]	; 0x50
 8002342:	4b14      	ldr	r3, [pc, #80]	; (8002394 <HAL_OSPI_MspInit+0x98>)
 8002344:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002346:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800234e:	4b11      	ldr	r3, [pc, #68]	; (8002394 <HAL_OSPI_MspInit+0x98>)
 8002350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002352:	4a10      	ldr	r2, [pc, #64]	; (8002394 <HAL_OSPI_MspInit+0x98>)
 8002354:	f043 0310 	orr.w	r3, r3, #16
 8002358:	64d3      	str	r3, [r2, #76]	; 0x4c
 800235a:	4b0e      	ldr	r3, [pc, #56]	; (8002394 <HAL_OSPI_MspInit+0x98>)
 800235c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800235e:	f003 0310 	and.w	r3, r3, #16
 8002362:	60bb      	str	r3, [r7, #8]
 8002364:	68bb      	ldr	r3, [r7, #8]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8002366:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800236a:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236c:	2302      	movs	r3, #2
 800236e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002370:	2300      	movs	r3, #0
 8002372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002374:	2303      	movs	r3, #3
 8002376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8002378:	230a      	movs	r3, #10
 800237a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800237c:	f107 0314 	add.w	r3, r7, #20
 8002380:	4619      	mov	r1, r3
 8002382:	4805      	ldr	r0, [pc, #20]	; (8002398 <HAL_OSPI_MspInit+0x9c>)
 8002384:	f002 ffb2 	bl	80052ec <HAL_GPIO_Init>

  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 8002388:	bf00      	nop
 800238a:	3728      	adds	r7, #40	; 0x28
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	a0001000 	.word	0xa0001000
 8002394:	40021000 	.word	0x40021000
 8002398:	48001000 	.word	0x48001000

0800239c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80023a0:	4b1b      	ldr	r3, [pc, #108]	; (8002410 <MX_SPI1_Init+0x74>)
 80023a2:	4a1c      	ldr	r2, [pc, #112]	; (8002414 <MX_SPI1_Init+0x78>)
 80023a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023a6:	4b1a      	ldr	r3, [pc, #104]	; (8002410 <MX_SPI1_Init+0x74>)
 80023a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023ae:	4b18      	ldr	r3, [pc, #96]	; (8002410 <MX_SPI1_Init+0x74>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80023b4:	4b16      	ldr	r3, [pc, #88]	; (8002410 <MX_SPI1_Init+0x74>)
 80023b6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80023ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023bc:	4b14      	ldr	r3, [pc, #80]	; (8002410 <MX_SPI1_Init+0x74>)
 80023be:	2200      	movs	r2, #0
 80023c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023c2:	4b13      	ldr	r3, [pc, #76]	; (8002410 <MX_SPI1_Init+0x74>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80023c8:	4b11      	ldr	r3, [pc, #68]	; (8002410 <MX_SPI1_Init+0x74>)
 80023ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80023d0:	4b0f      	ldr	r3, [pc, #60]	; (8002410 <MX_SPI1_Init+0x74>)
 80023d2:	2208      	movs	r2, #8
 80023d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023d6:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <MX_SPI1_Init+0x74>)
 80023d8:	2200      	movs	r2, #0
 80023da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80023dc:	4b0c      	ldr	r3, [pc, #48]	; (8002410 <MX_SPI1_Init+0x74>)
 80023de:	2200      	movs	r2, #0
 80023e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023e2:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <MX_SPI1_Init+0x74>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <MX_SPI1_Init+0x74>)
 80023ea:	2207      	movs	r2, #7
 80023ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80023ee:	4b08      	ldr	r3, [pc, #32]	; (8002410 <MX_SPI1_Init+0x74>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <MX_SPI1_Init+0x74>)
 80023f6:	2208      	movs	r2, #8
 80023f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80023fa:	4805      	ldr	r0, [pc, #20]	; (8002410 <MX_SPI1_Init+0x74>)
 80023fc:	f006 f9b4 	bl	8008768 <HAL_SPI_Init>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002406:	f7ff ff1f 	bl	8002248 <Error_Handler>
  }

}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20001644 	.word	0x20001644
 8002414:	40013000 	.word	0x40013000

08002418 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b08a      	sub	sp, #40	; 0x28
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	60da      	str	r2, [r3, #12]
 800242e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a17      	ldr	r2, [pc, #92]	; (8002494 <HAL_SPI_MspInit+0x7c>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d128      	bne.n	800248c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800243a:	4b17      	ldr	r3, [pc, #92]	; (8002498 <HAL_SPI_MspInit+0x80>)
 800243c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800243e:	4a16      	ldr	r2, [pc, #88]	; (8002498 <HAL_SPI_MspInit+0x80>)
 8002440:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002444:	6613      	str	r3, [r2, #96]	; 0x60
 8002446:	4b14      	ldr	r3, [pc, #80]	; (8002498 <HAL_SPI_MspInit+0x80>)
 8002448:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800244a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002452:	4b11      	ldr	r3, [pc, #68]	; (8002498 <HAL_SPI_MspInit+0x80>)
 8002454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002456:	4a10      	ldr	r2, [pc, #64]	; (8002498 <HAL_SPI_MspInit+0x80>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800245e:	4b0e      	ldr	r3, [pc, #56]	; (8002498 <HAL_SPI_MspInit+0x80>)
 8002460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	60fb      	str	r3, [r7, #12]
 8002468:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800246a:	23e0      	movs	r3, #224	; 0xe0
 800246c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246e:	2302      	movs	r3, #2
 8002470:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002472:	2300      	movs	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002476:	2303      	movs	r3, #3
 8002478:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800247a:	2305      	movs	r3, #5
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800247e:	f107 0314 	add.w	r3, r7, #20
 8002482:	4619      	mov	r1, r3
 8002484:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002488:	f002 ff30 	bl	80052ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800248c:	bf00      	nop
 800248e:	3728      	adds	r7, #40	; 0x28
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40013000 	.word	0x40013000
 8002498:	40021000 	.word	0x40021000

0800249c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024a2:	4b0f      	ldr	r3, [pc, #60]	; (80024e0 <HAL_MspInit+0x44>)
 80024a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024a6:	4a0e      	ldr	r2, [pc, #56]	; (80024e0 <HAL_MspInit+0x44>)
 80024a8:	f043 0301 	orr.w	r3, r3, #1
 80024ac:	6613      	str	r3, [r2, #96]	; 0x60
 80024ae:	4b0c      	ldr	r3, [pc, #48]	; (80024e0 <HAL_MspInit+0x44>)
 80024b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	607b      	str	r3, [r7, #4]
 80024b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024ba:	4b09      	ldr	r3, [pc, #36]	; (80024e0 <HAL_MspInit+0x44>)
 80024bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024be:	4a08      	ldr	r2, [pc, #32]	; (80024e0 <HAL_MspInit+0x44>)
 80024c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024c4:	6593      	str	r3, [r2, #88]	; 0x58
 80024c6:	4b06      	ldr	r3, [pc, #24]	; (80024e0 <HAL_MspInit+0x44>)
 80024c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ce:	603b      	str	r3, [r7, #0]
 80024d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	40021000 	.word	0x40021000

080024e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024e8:	e7fe      	b.n	80024e8 <NMI_Handler+0x4>

080024ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024ea:	b480      	push	{r7}
 80024ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024ee:	e7fe      	b.n	80024ee <HardFault_Handler+0x4>

080024f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024f4:	e7fe      	b.n	80024f4 <MemManage_Handler+0x4>

080024f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024f6:	b480      	push	{r7}
 80024f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024fa:	e7fe      	b.n	80024fa <BusFault_Handler+0x4>

080024fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002500:	e7fe      	b.n	8002500 <UsageFault_Handler+0x4>

08002502 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002502:	b480      	push	{r7}
 8002504:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002506:	bf00      	nop
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002514:	bf00      	nop
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800251e:	b480      	push	{r7}
 8002520:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002522:	bf00      	nop
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002530:	f001 fc50 	bl	8003dd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002534:	bf00      	nop
 8002536:	bd80      	pop	{r7, pc}

08002538 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800253c:	2020      	movs	r0, #32
 800253e:	f003 f989 	bl	8005854 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 8002542:	4806      	ldr	r0, [pc, #24]	; (800255c <EXTI9_5_IRQHandler+0x24>)
 8002544:	f002 fea2 	bl	800528c <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002548:	2080      	movs	r0, #128	; 0x80
 800254a:	f003 f983 	bl	8005854 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800254e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002552:	f003 f97f 	bl	8005854 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	20000cbc 	.word	0x20000cbc

08002560 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002564:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002568:	f003 f974 	bl	8005854 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800256c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002570:	f003 f970 	bl	8005854 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002574:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002578:	f003 f96c 	bl	8005854 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800257c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002580:	f003 f968 	bl	8005854 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002584:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002588:	f003 f964 	bl	8005854 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800258c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002590:	f003 f960 	bl	8005854 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002594:	bf00      	nop
 8002596:	bd80      	pop	{r7, pc}

08002598 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a4:	2300      	movs	r3, #0
 80025a6:	617b      	str	r3, [r7, #20]
 80025a8:	e00a      	b.n	80025c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025aa:	f3af 8000 	nop.w
 80025ae:	4601      	mov	r1, r0
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	1c5a      	adds	r2, r3, #1
 80025b4:	60ba      	str	r2, [r7, #8]
 80025b6:	b2ca      	uxtb	r2, r1
 80025b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	3301      	adds	r3, #1
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	697a      	ldr	r2, [r7, #20]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	dbf0      	blt.n	80025aa <_read+0x12>
	}

return len;
 80025c8:	687b      	ldr	r3, [r7, #4]
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3718      	adds	r7, #24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b086      	sub	sp, #24
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	60f8      	str	r0, [r7, #12]
 80025da:	60b9      	str	r1, [r7, #8]
 80025dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025de:	2300      	movs	r3, #0
 80025e0:	617b      	str	r3, [r7, #20]
 80025e2:	e009      	b.n	80025f8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	1c5a      	adds	r2, r3, #1
 80025e8:	60ba      	str	r2, [r7, #8]
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f000 f96b 	bl	80028c8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	3301      	adds	r3, #1
 80025f6:	617b      	str	r3, [r7, #20]
 80025f8:	697a      	ldr	r2, [r7, #20]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	dbf1      	blt.n	80025e4 <_write+0x12>
	}
	return len;
 8002600:	687b      	ldr	r3, [r7, #4]
}
 8002602:	4618      	mov	r0, r3
 8002604:	3718      	adds	r7, #24
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <_close>:

int _close(int file)
{
 800260a:	b480      	push	{r7}
 800260c:	b083      	sub	sp, #12
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
	return -1;
 8002612:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002616:	4618      	mov	r0, r3
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002622:	b480      	push	{r7}
 8002624:	b083      	sub	sp, #12
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
 800262a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002632:	605a      	str	r2, [r3, #4]
	return 0;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <_isatty>:

int _isatty(int file)
{
 8002642:	b480      	push	{r7}
 8002644:	b083      	sub	sp, #12
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
	return 1;
 800264a:	2301      	movs	r3, #1
}
 800264c:	4618      	mov	r0, r3
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
	return 0;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3714      	adds	r7, #20
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
	...

08002674 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800267c:	4a14      	ldr	r2, [pc, #80]	; (80026d0 <_sbrk+0x5c>)
 800267e:	4b15      	ldr	r3, [pc, #84]	; (80026d4 <_sbrk+0x60>)
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002688:	4b13      	ldr	r3, [pc, #76]	; (80026d8 <_sbrk+0x64>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d102      	bne.n	8002696 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002690:	4b11      	ldr	r3, [pc, #68]	; (80026d8 <_sbrk+0x64>)
 8002692:	4a12      	ldr	r2, [pc, #72]	; (80026dc <_sbrk+0x68>)
 8002694:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002696:	4b10      	ldr	r3, [pc, #64]	; (80026d8 <_sbrk+0x64>)
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4413      	add	r3, r2
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d207      	bcs.n	80026b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026a4:	f00a fec2 	bl	800d42c <__errno>
 80026a8:	4602      	mov	r2, r0
 80026aa:	230c      	movs	r3, #12
 80026ac:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80026ae:	f04f 33ff 	mov.w	r3, #4294967295
 80026b2:	e009      	b.n	80026c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026b4:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <_sbrk+0x64>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ba:	4b07      	ldr	r3, [pc, #28]	; (80026d8 <_sbrk+0x64>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4413      	add	r3, r2
 80026c2:	4a05      	ldr	r2, [pc, #20]	; (80026d8 <_sbrk+0x64>)
 80026c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026c6:	68fb      	ldr	r3, [r7, #12]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	200a0000 	.word	0x200a0000
 80026d4:	00000800 	.word	0x00000800
 80026d8:	20000914 	.word	0x20000914
 80026dc:	20001800 	.word	0x20001800

080026e0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026e4:	4b17      	ldr	r3, [pc, #92]	; (8002744 <SystemInit+0x64>)
 80026e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ea:	4a16      	ldr	r2, [pc, #88]	; (8002744 <SystemInit+0x64>)
 80026ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80026f4:	4b14      	ldr	r3, [pc, #80]	; (8002748 <SystemInit+0x68>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a13      	ldr	r2, [pc, #76]	; (8002748 <SystemInit+0x68>)
 80026fa:	f043 0301 	orr.w	r3, r3, #1
 80026fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002700:	4b11      	ldr	r3, [pc, #68]	; (8002748 <SystemInit+0x68>)
 8002702:	2200      	movs	r2, #0
 8002704:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002706:	4b10      	ldr	r3, [pc, #64]	; (8002748 <SystemInit+0x68>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a0f      	ldr	r2, [pc, #60]	; (8002748 <SystemInit+0x68>)
 800270c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002710:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002714:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002716:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <SystemInit+0x68>)
 8002718:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800271c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800271e:	4b0a      	ldr	r3, [pc, #40]	; (8002748 <SystemInit+0x68>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a09      	ldr	r2, [pc, #36]	; (8002748 <SystemInit+0x68>)
 8002724:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002728:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800272a:	4b07      	ldr	r3, [pc, #28]	; (8002748 <SystemInit+0x68>)
 800272c:	2200      	movs	r2, #0
 800272e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002730:	4b04      	ldr	r3, [pc, #16]	; (8002744 <SystemInit+0x64>)
 8002732:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002736:	609a      	str	r2, [r3, #8]
#endif
}
 8002738:	bf00      	nop
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	e000ed00 	.word	0xe000ed00
 8002748:	40021000 	.word	0x40021000

0800274c <MX_USB_OTG_FS_USB_Init>:
/* USER CODE END 0 */

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_USB_Init(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0

}
 8002750:	bf00      	nop
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
	...

0800275c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800275c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002794 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002760:	f7ff ffbe 	bl	80026e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002764:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002766:	e003      	b.n	8002770 <LoopCopyDataInit>

08002768 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002768:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800276a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800276c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800276e:	3104      	adds	r1, #4

08002770 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002770:	480a      	ldr	r0, [pc, #40]	; (800279c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002772:	4b0b      	ldr	r3, [pc, #44]	; (80027a0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002774:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002776:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002778:	d3f6      	bcc.n	8002768 <CopyDataInit>
	ldr	r2, =_sbss
 800277a:	4a0a      	ldr	r2, [pc, #40]	; (80027a4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800277c:	e002      	b.n	8002784 <LoopFillZerobss>

0800277e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800277e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002780:	f842 3b04 	str.w	r3, [r2], #4

08002784 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002784:	4b08      	ldr	r3, [pc, #32]	; (80027a8 <LoopForever+0x16>)
	cmp	r2, r3
 8002786:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002788:	d3f9      	bcc.n	800277e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800278a:	f00a fe55 	bl	800d438 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800278e:	f7ff faad 	bl	8001cec <main>

08002792 <LoopForever>:

LoopForever:
    b LoopForever
 8002792:	e7fe      	b.n	8002792 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002794:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8002798:	08013298 	.word	0x08013298
	ldr	r0, =_sdata
 800279c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027a0:	200007f4 	.word	0x200007f4
	ldr	r2, =_sbss
 80027a4:	200007f4 	.word	0x200007f4
	ldr	r3, = _ebss
 80027a8:	200017fc 	.word	0x200017fc

080027ac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027ac:	e7fe      	b.n	80027ac <ADC1_IRQHandler>
	...

080027b0 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80027ba:	2300      	movs	r3, #0
 80027bc:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d903      	bls.n	80027cc <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80027c4:	f06f 0301 	mvn.w	r3, #1
 80027c8:	60fb      	str	r3, [r7, #12]
 80027ca:	e022      	b.n	8002812 <BSP_COM_Init+0x62>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 80027cc:	79fa      	ldrb	r2, [r7, #7]
 80027ce:	79fb      	ldrb	r3, [r7, #7]
 80027d0:	4912      	ldr	r1, [pc, #72]	; (800281c <BSP_COM_Init+0x6c>)
 80027d2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80027d6:	4912      	ldr	r1, [pc, #72]	; (8002820 <BSP_COM_Init+0x70>)
 80027d8:	208c      	movs	r0, #140	; 0x8c
 80027da:	fb00 f303 	mul.w	r3, r0, r3
 80027de:	440b      	add	r3, r1
 80027e0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	228c      	movs	r2, #140	; 0x8c
 80027e6:	fb02 f303 	mul.w	r3, r2, r3
 80027ea:	4a0d      	ldr	r2, [pc, #52]	; (8002820 <BSP_COM_Init+0x70>)
 80027ec:	4413      	add	r3, r2
 80027ee:	4618      	mov	r0, r3
 80027f0:	f000 f886 	bl	8002900 <USART1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	228c      	movs	r2, #140	; 0x8c
 80027f8:	fb02 f303 	mul.w	r3, r2, r3
 80027fc:	4a08      	ldr	r2, [pc, #32]	; (8002820 <BSP_COM_Init+0x70>)
 80027fe:	4413      	add	r3, r2
 8002800:	4618      	mov	r0, r3
 8002802:	f000 f80f 	bl	8002824 <MX_USART1_UART_Init>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d002      	beq.n	8002812 <BSP_COM_Init+0x62>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800280c:	f06f 0303 	mvn.w	r3, #3
 8002810:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002812:	68fb      	ldr	r3, [r7, #12]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	2000000c 	.word	0x2000000c
 8002820:	200016a8 	.word	0x200016a8

08002824 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800282c:	2300      	movs	r3, #0
 800282e:	73fb      	strb	r3, [r7, #15]
  huart->Instance = USART1;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a24      	ldr	r2, [pc, #144]	; (80028c4 <MX_USART1_UART_Init+0xa0>)
 8002834:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800283c:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	220c      	movs	r2, #12
 8002854:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	625a      	str	r2, [r3, #36]	; 0x24
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(huart) != HAL_OK)
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f006 fb97 	bl	8008fa8 <HAL_UART_Init>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <MX_USART1_UART_Init+0x60>
  {
    ret = HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_UARTEx_SetTxFifoThreshold(huart, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002884:	2100      	movs	r1, #0
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f007 f8f5 	bl	8009a76 <HAL_UARTEx_SetTxFifoThreshold>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <MX_USART1_UART_Init+0x72>
  {
    ret = HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_UARTEx_SetRxFifoThreshold(huart, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002896:	2100      	movs	r1, #0
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f007 f92a 	bl	8009af2 <HAL_UARTEx_SetRxFifoThreshold>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <MX_USART1_UART_Init+0x84>
  {
    ret = HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_UARTEx_DisableFifoMode(huart) != HAL_OK)
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f007 f8ab 	bl	8009a04 <HAL_UARTEx_DisableFifoMode>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <MX_USART1_UART_Init+0x94>
  {
    ret = HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80028b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40013800 	.word	0x40013800

080028c8 <__io_putchar>:
#if defined(__ICCARM__) || defined(__CC_ARM) /* For IAR and MDK-ARM */
 int fputc (int ch, FILE *f)
#else /* For GCC Toolchains */
 int __io_putchar (int ch)
#endif /* __GNUC__ */
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 80028d0:	4b09      	ldr	r3, [pc, #36]	; (80028f8 <__io_putchar+0x30>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	461a      	mov	r2, r3
 80028d6:	238c      	movs	r3, #140	; 0x8c
 80028d8:	fb03 f302 	mul.w	r3, r3, r2
 80028dc:	4a07      	ldr	r2, [pc, #28]	; (80028fc <__io_putchar+0x34>)
 80028de:	1898      	adds	r0, r3, r2
 80028e0:	1d39      	adds	r1, r7, #4
 80028e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028e6:	2201      	movs	r2, #1
 80028e8:	f006 fbb8 	bl	800905c <HAL_UART_Transmit>
  return ch;
 80028ec:	687b      	ldr	r3, [r7, #4]
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20000918 	.word	0x20000918
 80028fc:	200016a8 	.word	0x200016a8

08002900 <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08a      	sub	sp, #40	; 0x28
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002908:	4b1d      	ldr	r3, [pc, #116]	; (8002980 <USART1_MspInit+0x80>)
 800290a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800290c:	4a1c      	ldr	r2, [pc, #112]	; (8002980 <USART1_MspInit+0x80>)
 800290e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002912:	6613      	str	r3, [r2, #96]	; 0x60
 8002914:	4b1a      	ldr	r3, [pc, #104]	; (8002980 <USART1_MspInit+0x80>)
 8002916:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002918:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800291c:	613b      	str	r3, [r7, #16]
 800291e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002920:	4b17      	ldr	r3, [pc, #92]	; (8002980 <USART1_MspInit+0x80>)
 8002922:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002924:	4a16      	ldr	r2, [pc, #88]	; (8002980 <USART1_MspInit+0x80>)
 8002926:	f043 0302 	orr.w	r3, r3, #2
 800292a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800292c:	4b14      	ldr	r3, [pc, #80]	; (8002980 <USART1_MspInit+0x80>)
 800292e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8002938:	2340      	movs	r3, #64	; 0x40
 800293a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800293c:	2302      	movs	r3, #2
 800293e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002944:	2303      	movs	r3, #3
 8002946:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 8002948:	2307      	movs	r3, #7
 800294a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 800294c:	f107 0314 	add.w	r3, r7, #20
 8002950:	4619      	mov	r1, r3
 8002952:	480c      	ldr	r0, [pc, #48]	; (8002984 <USART1_MspInit+0x84>)
 8002954:	f002 fcca 	bl	80052ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 8002958:	2380      	movs	r3, #128	; 0x80
 800295a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295c:	2302      	movs	r3, #2
 800295e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002960:	2300      	movs	r3, #0
 8002962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002964:	2303      	movs	r3, #3
 8002966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 8002968:	2307      	movs	r3, #7
 800296a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 800296c:	f107 0314 	add.w	r3, r7, #20
 8002970:	4619      	mov	r1, r3
 8002972:	4804      	ldr	r0, [pc, #16]	; (8002984 <USART1_MspInit+0x84>)
 8002974:	f002 fcba 	bl	80052ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 8002978:	bf00      	nop
 800297a:	3728      	adds	r7, #40	; 0x28
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	40021000 	.word	0x40021000
 8002984:	48000400 	.word	0x48000400

08002988 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800298e:	2300      	movs	r3, #0
 8002990:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 8002992:	4b12      	ldr	r3, [pc, #72]	; (80029dc <BSP_SPI3_Init+0x54>)
 8002994:	4a12      	ldr	r2, [pc, #72]	; (80029e0 <BSP_SPI3_Init+0x58>)
 8002996:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 8002998:	4b12      	ldr	r3, [pc, #72]	; (80029e4 <BSP_SPI3_Init+0x5c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	1c5a      	adds	r2, r3, #1
 800299e:	4911      	ldr	r1, [pc, #68]	; (80029e4 <BSP_SPI3_Init+0x5c>)
 80029a0:	600a      	str	r2, [r1, #0]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d114      	bne.n	80029d0 <BSP_SPI3_Init+0x48>
  {
	if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 80029a6:	480d      	ldr	r0, [pc, #52]	; (80029dc <BSP_SPI3_Init+0x54>)
 80029a8:	f006 f994 	bl	8008cd4 <HAL_SPI_GetState>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d10e      	bne.n	80029d0 <BSP_SPI3_Init+0x48>
	{
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
		/* Init the SPI Msp */
		SPI3_MspInit(&hspi3);
 80029b2:	480a      	ldr	r0, [pc, #40]	; (80029dc <BSP_SPI3_Init+0x54>)
 80029b4:	f000 f94c 	bl	8002c50 <SPI3_MspInit>
			{
				return BSP_ERROR_MSP_FAILURE;
			}
		}
#endif
		if(ret == BSP_ERROR_NONE)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d108      	bne.n	80029d0 <BSP_SPI3_Init+0x48>
		{
			/* Init the SPI */
			if (MX_SPI3_Init(&hspi3) != HAL_OK)
 80029be:	4807      	ldr	r0, [pc, #28]	; (80029dc <BSP_SPI3_Init+0x54>)
 80029c0:	f000 f904 	bl	8002bcc <MX_SPI3_Init>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d002      	beq.n	80029d0 <BSP_SPI3_Init+0x48>
			{
				ret = BSP_ERROR_BUS_FAILURE;
 80029ca:	f06f 0307 	mvn.w	r3, #7
 80029ce:	607b      	str	r3, [r7, #4]
			}
		}
	}
  }

  return ret;
 80029d0:	687b      	ldr	r3, [r7, #4]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3708      	adds	r7, #8
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	20001780 	.word	0x20001780
 80029e0:	40003c00 	.word	0x40003c00
 80029e4:	2000091c 	.word	0x2000091c

080029e8 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b088      	sub	sp, #32
 80029ec:	af02      	add	r7, sp, #8
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	4613      	mov	r3, r2
 80029f4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80029f6:	2300      	movs	r3, #0
 80029f8:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 80029fa:	88fa      	ldrh	r2, [r7, #6]
 80029fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	4613      	mov	r3, r2
 8002a04:	68ba      	ldr	r2, [r7, #8]
 8002a06:	68f9      	ldr	r1, [r7, #12]
 8002a08:	4806      	ldr	r0, [pc, #24]	; (8002a24 <BSP_SPI3_SendRecv+0x3c>)
 8002a0a:	f005 ff50 	bl	80088ae <HAL_SPI_TransmitReceive>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d002      	beq.n	8002a1a <BSP_SPI3_SendRecv+0x32>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8002a14:	f06f 0305 	mvn.w	r3, #5
 8002a18:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8002a1a:	697b      	ldr	r3, [r7, #20]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3718      	adds	r7, #24
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	20001780 	.word	0x20001780

08002a28 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8002a32:	4b19      	ldr	r3, [pc, #100]	; (8002a98 <BSP_I2C2_Init+0x70>)
 8002a34:	4a19      	ldr	r2, [pc, #100]	; (8002a9c <BSP_I2C2_Init+0x74>)
 8002a36:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8002a38:	4b19      	ldr	r3, [pc, #100]	; (8002aa0 <BSP_I2C2_Init+0x78>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	1c5a      	adds	r2, r3, #1
 8002a3e:	4918      	ldr	r1, [pc, #96]	; (8002aa0 <BSP_I2C2_Init+0x78>)
 8002a40:	600a      	str	r2, [r1, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d122      	bne.n	8002a8c <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8002a46:	4814      	ldr	r0, [pc, #80]	; (8002a98 <BSP_I2C2_Init+0x70>)
 8002a48:	f003 fa08 	bl	8005e5c <HAL_I2C_GetState>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d11c      	bne.n	8002a8c <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8002a52:	4811      	ldr	r0, [pc, #68]	; (8002a98 <BSP_I2C2_Init+0x70>)
 8002a54:	f000 f998 	bl	8002d88 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d116      	bne.n	8002a8c <BSP_I2C2_Init+0x64>
	  {
    	/* Init the I2C */
    	if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 8002a5e:	480e      	ldr	r0, [pc, #56]	; (8002a98 <BSP_I2C2_Init+0x70>)
 8002a60:	f000 f94e 	bl	8002d00 <MX_I2C2_Init>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <BSP_I2C2_Init+0x4a>
    	{
      	  ret = BSP_ERROR_BUS_FAILURE;
 8002a6a:	f06f 0307 	mvn.w	r3, #7
 8002a6e:	607b      	str	r3, [r7, #4]
 8002a70:	e00c      	b.n	8002a8c <BSP_I2C2_Init+0x64>
    	}
    	else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a72:	2100      	movs	r1, #0
 8002a74:	4808      	ldr	r0, [pc, #32]	; (8002a98 <BSP_I2C2_Init+0x70>)
 8002a76:	f003 fc27 	bl	80062c8 <HAL_I2CEx_ConfigAnalogFilter>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d003      	beq.n	8002a88 <BSP_I2C2_Init+0x60>
    	{
      	  ret = BSP_ERROR_BUS_FAILURE;
 8002a80:	f06f 0307 	mvn.w	r3, #7
 8002a84:	607b      	str	r3, [r7, #4]
 8002a86:	e001      	b.n	8002a8c <BSP_I2C2_Init+0x64>
    	}
        else
        {
      	  ret = BSP_ERROR_NONE;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8002a8c:	687b      	ldr	r3, [r7, #4]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	20001734 	.word	0x20001734
 8002a9c:	40005800 	.word	0x40005800
 8002aa0:	20000920 	.word	0x20000920

08002aa4 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 8002aae:	4b0f      	ldr	r3, [pc, #60]	; (8002aec <BSP_I2C2_DeInit+0x48>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d014      	beq.n	8002ae0 <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 8002ab6:	4b0d      	ldr	r3, [pc, #52]	; (8002aec <BSP_I2C2_DeInit+0x48>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	4a0b      	ldr	r2, [pc, #44]	; (8002aec <BSP_I2C2_DeInit+0x48>)
 8002abe:	6013      	str	r3, [r2, #0]
 8002ac0:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <BSP_I2C2_DeInit+0x48>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d10b      	bne.n	8002ae0 <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 8002ac8:	4809      	ldr	r0, [pc, #36]	; (8002af0 <BSP_I2C2_DeInit+0x4c>)
 8002aca:	f000 f9a3 	bl	8002e14 <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 8002ace:	4808      	ldr	r0, [pc, #32]	; (8002af0 <BSP_I2C2_DeInit+0x4c>)
 8002ad0:	f002 ff67 	bl	80059a2 <HAL_I2C_DeInit>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d002      	beq.n	8002ae0 <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8002ada:	f06f 0307 	mvn.w	r3, #7
 8002ade:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8002ae0:	687b      	ldr	r3, [r7, #4]
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	20000920 	.word	0x20000920
 8002af0:	20001734 	.word	0x20001734

08002af4 <BSP_I2C2_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b08a      	sub	sp, #40	; 0x28
 8002af8:	af04      	add	r7, sp, #16
 8002afa:	60ba      	str	r2, [r7, #8]
 8002afc:	461a      	mov	r2, r3
 8002afe:	4603      	mov	r3, r0
 8002b00:	81fb      	strh	r3, [r7, #14]
 8002b02:	460b      	mov	r3, r1
 8002b04:	81bb      	strh	r3, [r7, #12]
 8002b06:	4613      	mov	r3, r2
 8002b08:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002b0e:	89ba      	ldrh	r2, [r7, #12]
 8002b10:	89f9      	ldrh	r1, [r7, #14]
 8002b12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b16:	9302      	str	r3, [sp, #8]
 8002b18:	88fb      	ldrh	r3, [r7, #6]
 8002b1a:	9301      	str	r3, [sp, #4]
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	2301      	movs	r3, #1
 8002b22:	480c      	ldr	r0, [pc, #48]	; (8002b54 <BSP_I2C2_WriteReg+0x60>)
 8002b24:	f002 ff6c 	bl	8005a00 <HAL_I2C_Mem_Write>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00c      	beq.n	8002b48 <BSP_I2C2_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002b2e:	4809      	ldr	r0, [pc, #36]	; (8002b54 <BSP_I2C2_WriteReg+0x60>)
 8002b30:	f003 f9a2 	bl	8005e78 <HAL_I2C_GetError>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	d103      	bne.n	8002b42 <BSP_I2C2_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002b3a:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002b3e:	617b      	str	r3, [r7, #20]
 8002b40:	e002      	b.n	8002b48 <BSP_I2C2_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8002b42:	f06f 0303 	mvn.w	r3, #3
 8002b46:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002b48:	697b      	ldr	r3, [r7, #20]
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3718      	adds	r7, #24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20001734 	.word	0x20001734

08002b58 <BSP_I2C2_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b08a      	sub	sp, #40	; 0x28
 8002b5c:	af04      	add	r7, sp, #16
 8002b5e:	60ba      	str	r2, [r7, #8]
 8002b60:	461a      	mov	r2, r3
 8002b62:	4603      	mov	r3, r0
 8002b64:	81fb      	strh	r3, [r7, #14]
 8002b66:	460b      	mov	r3, r1
 8002b68:	81bb      	strh	r3, [r7, #12]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002b72:	89ba      	ldrh	r2, [r7, #12]
 8002b74:	89f9      	ldrh	r1, [r7, #14]
 8002b76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b7a:	9302      	str	r3, [sp, #8]
 8002b7c:	88fb      	ldrh	r3, [r7, #6]
 8002b7e:	9301      	str	r3, [sp, #4]
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	9300      	str	r3, [sp, #0]
 8002b84:	2301      	movs	r3, #1
 8002b86:	480c      	ldr	r0, [pc, #48]	; (8002bb8 <BSP_I2C2_ReadReg+0x60>)
 8002b88:	f003 f84e 	bl	8005c28 <HAL_I2C_Mem_Read>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00c      	beq.n	8002bac <BSP_I2C2_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002b92:	4809      	ldr	r0, [pc, #36]	; (8002bb8 <BSP_I2C2_ReadReg+0x60>)
 8002b94:	f003 f970 	bl	8005e78 <HAL_I2C_GetError>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d103      	bne.n	8002ba6 <BSP_I2C2_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002b9e:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002ba2:	617b      	str	r3, [r7, #20]
 8002ba4:	e002      	b.n	8002bac <BSP_I2C2_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002ba6:	f06f 0303 	mvn.w	r3, #3
 8002baa:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002bac:	697b      	ldr	r3, [r7, #20]
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3718      	adds	r7, #24
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	20001734 	.word	0x20001734

08002bbc <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002bc0:	f001 f91c 	bl	8003dfc <HAL_GetTick>
 8002bc4:	4603      	mov	r3, r0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	bd80      	pop	{r7, pc}
	...

08002bcc <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	73fb      	strb	r3, [r7, #15]
  hspi->Instance = SPI3;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a1c      	ldr	r2, [pc, #112]	; (8002c4c <MX_SPI3_Init+0x80>)
 8002bdc:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002be4:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002bf2:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c06:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2218      	movs	r2, #24
 8002c0c:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2207      	movs	r2, #7
 8002c24:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2208      	movs	r2, #8
 8002c30:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f005 fd98 	bl	8008768 <HAL_SPI_Init>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	40003c00 	.word	0x40003c00

08002c50 <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b08a      	sub	sp, #40	; 0x28
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c58:	4b27      	ldr	r3, [pc, #156]	; (8002cf8 <SPI3_MspInit+0xa8>)
 8002c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5c:	4a26      	ldr	r2, [pc, #152]	; (8002cf8 <SPI3_MspInit+0xa8>)
 8002c5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c62:	6593      	str	r3, [r2, #88]	; 0x58
 8002c64:	4b24      	ldr	r3, [pc, #144]	; (8002cf8 <SPI3_MspInit+0xa8>)
 8002c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c6c:	613b      	str	r3, [r7, #16]
 8002c6e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c70:	4b21      	ldr	r3, [pc, #132]	; (8002cf8 <SPI3_MspInit+0xa8>)
 8002c72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c74:	4a20      	ldr	r2, [pc, #128]	; (8002cf8 <SPI3_MspInit+0xa8>)
 8002c76:	f043 0304 	orr.w	r3, r3, #4
 8002c7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c7c:	4b1e      	ldr	r3, [pc, #120]	; (8002cf8 <SPI3_MspInit+0xa8>)
 8002c7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	60fb      	str	r3, [r7, #12]
 8002c86:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8002c88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c8e:	2302      	movs	r3, #2
 8002c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c92:	2300      	movs	r3, #0
 8002c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c96:	2303      	movs	r3, #3
 8002c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 8002c9a:	2306      	movs	r3, #6
 8002c9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002c9e:	f107 0314 	add.w	r3, r7, #20
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4815      	ldr	r0, [pc, #84]	; (8002cfc <SPI3_MspInit+0xac>)
 8002ca6:	f002 fb21 	bl	80052ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 8002caa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002cae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 8002cbc:	2306      	movs	r3, #6
 8002cbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002cc0:	f107 0314 	add.w	r3, r7, #20
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	480d      	ldr	r0, [pc, #52]	; (8002cfc <SPI3_MspInit+0xac>)
 8002cc8:	f002 fb10 	bl	80052ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8002ccc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8002cde:	2306      	movs	r3, #6
 8002ce0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002ce2:	f107 0314 	add.w	r3, r7, #20
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4804      	ldr	r0, [pc, #16]	; (8002cfc <SPI3_MspInit+0xac>)
 8002cea:	f002 faff 	bl	80052ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8002cee:	bf00      	nop
 8002cf0:	3728      	adds	r7, #40	; 0x28
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	48000800 	.word	0x48000800

08002d00 <MX_I2C2_Init>:
}

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	73fb      	strb	r3, [r7, #15]
  hi2c->Instance = I2C2;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a1c      	ldr	r2, [pc, #112]	; (8002d80 <MX_I2C2_Init+0x80>)
 8002d10:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x307075B1;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a1b      	ldr	r2, [pc, #108]	; (8002d84 <MX_I2C2_Init+0x84>)
 8002d16:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f002 fd9e 	bl	8005884 <HAL_I2C_Init>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002d52:	2100      	movs	r1, #0
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f003 fab7 	bl	80062c8 <HAL_I2CEx_ConfigAnalogFilter>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8002d64:	2100      	movs	r1, #0
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f003 faf9 	bl	800635e <HAL_I2CEx_ConfigDigitalFilter>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3710      	adds	r7, #16
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	40005800 	.word	0x40005800
 8002d84:	307075b1 	.word	0x307075b1

08002d88 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08a      	sub	sp, #40	; 0x28
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d90:	4b1e      	ldr	r3, [pc, #120]	; (8002e0c <I2C2_MspInit+0x84>)
 8002d92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d94:	4a1d      	ldr	r2, [pc, #116]	; (8002e0c <I2C2_MspInit+0x84>)
 8002d96:	f043 0302 	orr.w	r3, r3, #2
 8002d9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d9c:	4b1b      	ldr	r3, [pc, #108]	; (8002e0c <I2C2_MspInit+0x84>)
 8002d9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	613b      	str	r3, [r7, #16]
 8002da6:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 8002da8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dae:	2312      	movs	r3, #18
 8002db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002db2:	2301      	movs	r3, #1
 8002db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db6:	2303      	movs	r3, #3
 8002db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 8002dba:	2304      	movs	r3, #4
 8002dbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002dbe:	f107 0314 	add.w	r3, r7, #20
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4812      	ldr	r0, [pc, #72]	; (8002e10 <I2C2_MspInit+0x88>)
 8002dc6:	f002 fa91 	bl	80052ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 8002dca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002dce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dd0:	2312      	movs	r3, #18
 8002dd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8002ddc:	2304      	movs	r3, #4
 8002dde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002de0:	f107 0314 	add.w	r3, r7, #20
 8002de4:	4619      	mov	r1, r3
 8002de6:	480a      	ldr	r0, [pc, #40]	; (8002e10 <I2C2_MspInit+0x88>)
 8002de8:	f002 fa80 	bl	80052ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002dec:	4b07      	ldr	r3, [pc, #28]	; (8002e0c <I2C2_MspInit+0x84>)
 8002dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002df0:	4a06      	ldr	r2, [pc, #24]	; (8002e0c <I2C2_MspInit+0x84>)
 8002df2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002df6:	6593      	str	r3, [r2, #88]	; 0x58
 8002df8:	4b04      	ldr	r3, [pc, #16]	; (8002e0c <I2C2_MspInit+0x84>)
 8002dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dfc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e00:	60fb      	str	r3, [r7, #12]
 8002e02:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 8002e04:	bf00      	nop
 8002e06:	3728      	adds	r7, #40	; 0x28
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	48000400 	.word	0x48000400

08002e14 <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002e1c:	4b09      	ldr	r3, [pc, #36]	; (8002e44 <I2C2_MspDeInit+0x30>)
 8002e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e20:	4a08      	ldr	r2, [pc, #32]	; (8002e44 <I2C2_MspDeInit+0x30>)
 8002e22:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002e26:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 8002e28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e2c:	4806      	ldr	r0, [pc, #24]	; (8002e48 <I2C2_MspDeInit+0x34>)
 8002e2e:	f002 fbef 	bl	8005610 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 8002e32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002e36:	4804      	ldr	r0, [pc, #16]	; (8002e48 <I2C2_MspDeInit+0x34>)
 8002e38:	f002 fbea 	bl	8005610 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 8002e3c:	bf00      	nop
 8002e3e:	3708      	adds	r7, #8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40021000 	.word	0x40021000
 8002e48:	48000400 	.word	0x48000400

08002e4c <LSM6DSL_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8002e56:	2300      	movs	r3, #0
 8002e58:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d103      	bne.n	8002e68 <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 8002e60:	f04f 33ff 	mov.w	r3, #4294967295
 8002e64:	60fb      	str	r3, [r7, #12]
 8002e66:	e04d      	b.n	8002f04 <LSM6DSL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	7b1a      	ldrb	r2, [r3, #12]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	691a      	ldr	r2, [r3, #16]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	695a      	ldr	r2, [r3, #20]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	699a      	ldr	r2, [r3, #24]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4a1b      	ldr	r2, [pc, #108]	; (8002f10 <LSM6DSL_RegisterBusIO+0xc4>)
 8002ea4:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	4a1a      	ldr	r2, [pc, #104]	; (8002f14 <LSM6DSL_RegisterBusIO+0xc8>)
 8002eaa:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d103      	bne.n	8002ec2 <LSM6DSL_RegisterBusIO+0x76>
    {
      ret = LSM6DSL_ERROR;
 8002eba:	f04f 33ff 	mov.w	r3, #4294967295
 8002ebe:	60fb      	str	r3, [r7, #12]
 8002ec0:	e020      	b.n	8002f04 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4798      	blx	r3
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d003      	beq.n	8002ed6 <LSM6DSL_RegisterBusIO+0x8a>
    {
      ret = LSM6DSL_ERROR;
 8002ece:	f04f 33ff 	mov.w	r3, #4294967295
 8002ed2:	60fb      	str	r3, [r7, #12]
 8002ed4:	e016      	b.n	8002f04 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d112      	bne.n	8002f04 <LSM6DSL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d10d      	bne.n	8002f04 <LSM6DSL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8002ee8:	230c      	movs	r3, #12
 8002eea:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 8002eec:	7afb      	ldrb	r3, [r7, #11]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	2112      	movs	r1, #18
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 f9b9 	bl	800326a <LSM6DSL_Write_Reg>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d002      	beq.n	8002f04 <LSM6DSL_RegisterBusIO+0xb8>
          {
            ret = LSM6DSL_ERROR;
 8002efe:	f04f 33ff 	mov.w	r3, #4294967295
 8002f02:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8002f04:	68fb      	ldr	r3, [r7, #12]
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	08003525 	.word	0x08003525
 8002f14:	0800355b 	.word	0x0800355b

08002f18 <LSM6DSL_Init>:
 * @brief  Initialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	331c      	adds	r3, #28
 8002f24:	2101      	movs	r1, #1
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 fc7a 	bl	8003820 <lsm6dsl_auto_increment_set>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d002      	beq.n	8002f38 <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 8002f32:	f04f 33ff 	mov.w	r3, #4294967295
 8002f36:	e054      	b.n	8002fe2 <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	331c      	adds	r3, #28
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f000 fc26 	bl	8003790 <lsm6dsl_block_data_update_set>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d002      	beq.n	8002f50 <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 8002f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f4e:	e048      	b.n	8002fe2 <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	331c      	adds	r3, #28
 8002f54:	2100      	movs	r1, #0
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 fec1 	bl	8003cde <lsm6dsl_fifo_mode_set>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d002      	beq.n	8002f68 <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 8002f62:	f04f 33ff 	mov.w	r3, #4294967295
 8002f66:	e03c      	b.n	8002fe2 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2204      	movs	r2, #4
 8002f6c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	331c      	adds	r3, #28
 8002f74:	2100      	movs	r1, #0
 8002f76:	4618      	mov	r0, r3
 8002f78:	f000 fb98 	bl	80036ac <lsm6dsl_xl_data_rate_set>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d002      	beq.n	8002f88 <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 8002f82:	f04f 33ff 	mov.w	r3, #4294967295
 8002f86:	e02c      	b.n	8002fe2 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	331c      	adds	r3, #28
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f000 fb2e 	bl	80035f0 <lsm6dsl_xl_full_scale_set>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d002      	beq.n	8002fa0 <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 8002f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f9e:	e020      	b.n	8002fe2 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2204      	movs	r2, #4
 8002fa4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	331c      	adds	r3, #28
 8002fac:	2100      	movs	r1, #0
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f000 fbc8 	bl	8003744 <lsm6dsl_gy_data_rate_set>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d002      	beq.n	8002fc0 <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 8002fba:	f04f 33ff 	mov.w	r3, #4294967295
 8002fbe:	e010      	b.n	8002fe2 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	331c      	adds	r3, #28
 8002fc4:	2106      	movs	r1, #6
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f000 fb96 	bl	80036f8 <lsm6dsl_gy_full_scale_set>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d002      	beq.n	8002fd8 <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 8002fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8002fd6:	e004      	b.n	8002fe2 <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}

08002fea <LSM6DSL_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 8002fea:	b580      	push	{r7, lr}
 8002fec:	b082      	sub	sp, #8
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
 8002ff2:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	331c      	adds	r3, #28
 8002ff8:	6839      	ldr	r1, [r7, #0]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f000 fbff 	bl	80037fe <lsm6dsl_device_id_get>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d002      	beq.n	800300c <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8003006:	f04f 33ff 	mov.w	r3, #4294967295
 800300a:	e000      	b.n	800300e <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <LSM6DSL_ACC_Enable>:
 * @brief  Enable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b082      	sub	sp, #8
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003024:	2b01      	cmp	r3, #1
 8003026:	d101      	bne.n	800302c <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 8003028:	2300      	movs	r3, #0
 800302a:	e014      	b.n	8003056 <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f103 021c 	add.w	r2, r3, #28
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003038:	4619      	mov	r1, r3
 800303a:	4610      	mov	r0, r2
 800303c:	f000 fb36 	bl	80036ac <lsm6dsl_xl_data_rate_set>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d002      	beq.n	800304c <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8003046:	f04f 33ff 	mov.w	r3, #4294967295
 800304a:	e004      	b.n	8003056 <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
	...

08003060 <LSM6DSL_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800306a:	2300      	movs	r3, #0
 800306c:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	331c      	adds	r3, #28
 8003072:	f107 020b 	add.w	r2, r7, #11
 8003076:	4611      	mov	r1, r2
 8003078:	4618      	mov	r0, r3
 800307a:	f000 fadf 	bl	800363c <lsm6dsl_xl_full_scale_get>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d002      	beq.n	800308a <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8003084:	f04f 33ff 	mov.w	r3, #4294967295
 8003088:	e023      	b.n	80030d2 <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 800308a:	7afb      	ldrb	r3, [r7, #11]
 800308c:	2b03      	cmp	r3, #3
 800308e:	d81b      	bhi.n	80030c8 <LSM6DSL_ACC_GetSensitivity+0x68>
 8003090:	a201      	add	r2, pc, #4	; (adr r2, 8003098 <LSM6DSL_ACC_GetSensitivity+0x38>)
 8003092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003096:	bf00      	nop
 8003098:	080030a9 	.word	0x080030a9
 800309c:	080030c1 	.word	0x080030c1
 80030a0:	080030b1 	.word	0x080030b1
 80030a4:	080030b9 	.word	0x080030b9
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	4a0c      	ldr	r2, [pc, #48]	; (80030dc <LSM6DSL_ACC_GetSensitivity+0x7c>)
 80030ac:	601a      	str	r2, [r3, #0]
      break;
 80030ae:	e00f      	b.n	80030d0 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	4a0b      	ldr	r2, [pc, #44]	; (80030e0 <LSM6DSL_ACC_GetSensitivity+0x80>)
 80030b4:	601a      	str	r2, [r3, #0]
      break;
 80030b6:	e00b      	b.n	80030d0 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	4a0a      	ldr	r2, [pc, #40]	; (80030e4 <LSM6DSL_ACC_GetSensitivity+0x84>)
 80030bc:	601a      	str	r2, [r3, #0]
      break;
 80030be:	e007      	b.n	80030d0 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	4a09      	ldr	r2, [pc, #36]	; (80030e8 <LSM6DSL_ACC_GetSensitivity+0x88>)
 80030c4:	601a      	str	r2, [r3, #0]
      break;
 80030c6:	e003      	b.n	80030d0 <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 80030c8:	f04f 33ff 	mov.w	r3, #4294967295
 80030cc:	60fb      	str	r3, [r7, #12]
      break;
 80030ce:	bf00      	nop
  }

  return ret;
 80030d0:	68fb      	ldr	r3, [r7, #12]
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	3d79db23 	.word	0x3d79db23
 80030e0:	3df9db23 	.word	0x3df9db23
 80030e4:	3e79db23 	.word	0x3e79db23
 80030e8:	3ef9db23 	.word	0x3ef9db23

080030ec <LSM6DSL_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d106      	bne.n	8003110 <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8003102:	ed97 0a00 	vldr	s0, [r7]
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f8fe 	bl	8003308 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 800310c:	4603      	mov	r3, r0
 800310e:	e005      	b.n	800311c <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8003110:	ed97 0a00 	vldr	s0, [r7]
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f000 f983 	bl	8003420 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 800311a:	4603      	mov	r3, r0
  }
}
 800311c:	4618      	mov	r0, r3
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <LSM6DSL_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	2b02      	cmp	r3, #2
 8003132:	dd0b      	ble.n	800314c <LSM6DSL_ACC_SetFullScale+0x28>
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	2b04      	cmp	r3, #4
 8003138:	dd06      	ble.n	8003148 <LSM6DSL_ACC_SetFullScale+0x24>
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	2b08      	cmp	r3, #8
 800313e:	dc01      	bgt.n	8003144 <LSM6DSL_ACC_SetFullScale+0x20>
 8003140:	2303      	movs	r3, #3
 8003142:	e004      	b.n	800314e <LSM6DSL_ACC_SetFullScale+0x2a>
 8003144:	2301      	movs	r3, #1
 8003146:	e002      	b.n	800314e <LSM6DSL_ACC_SetFullScale+0x2a>
 8003148:	2302      	movs	r3, #2
 800314a:	e000      	b.n	800314e <LSM6DSL_ACC_SetFullScale+0x2a>
 800314c:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 800314e:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	331c      	adds	r3, #28
 8003154:	7bfa      	ldrb	r2, [r7, #15]
 8003156:	4611      	mov	r1, r2
 8003158:	4618      	mov	r0, r3
 800315a:	f000 fa49 	bl	80035f0 <lsm6dsl_xl_full_scale_set>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d002      	beq.n	800316a <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 8003164:	f04f 33ff 	mov.w	r3, #4294967295
 8003168:	e000      	b.n	800316c <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 800316a:	2300      	movs	r3, #0
}
 800316c:	4618      	mov	r0, r3
 800316e:	3710      	adds	r7, #16
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}

08003174 <LSM6DSL_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	331c      	adds	r3, #28
 8003182:	f107 0208 	add.w	r2, r7, #8
 8003186:	4611      	mov	r1, r2
 8003188:	4618      	mov	r0, r3
 800318a:	f000 fb27 	bl	80037dc <lsm6dsl_acceleration_raw_get>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d002      	beq.n	800319a <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8003194:	f04f 33ff 	mov.w	r3, #4294967295
 8003198:	e00c      	b.n	80031b4 <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 800319a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 80031a2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80031aa:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <LSM6DSL_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 80031c6:	f04f 0300 	mov.w	r3, #0
 80031ca:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	331c      	adds	r3, #28
 80031d0:	f107 0210 	add.w	r2, r7, #16
 80031d4:	4611      	mov	r1, r2
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 fb00 	bl	80037dc <lsm6dsl_acceleration_raw_get>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d002      	beq.n	80031e8 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 80031e2:	f04f 33ff 	mov.w	r3, #4294967295
 80031e6:	e03c      	b.n	8003262 <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 80031e8:	f107 030c 	add.w	r3, r7, #12
 80031ec:	4619      	mov	r1, r3
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7ff ff36 	bl	8003060 <LSM6DSL_ACC_GetSensitivity>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d002      	beq.n	8003200 <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 80031fa:	f04f 33ff 	mov.w	r3, #4294967295
 80031fe:	e030      	b.n	8003262 <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003200:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003204:	ee07 3a90 	vmov	s15, r3
 8003208:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800320c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003214:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003218:	ee17 2a90 	vmov	r2, s15
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003220:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003224:	ee07 3a90 	vmov	s15, r3
 8003228:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800322c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003230:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003234:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003238:	ee17 2a90 	vmov	r2, s15
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8003240:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003244:	ee07 3a90 	vmov	s15, r3
 8003248:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800324c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003250:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003254:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003258:	ee17 2a90 	vmov	r2, s15
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3718      	adds	r7, #24
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <LSM6DSL_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b082      	sub	sp, #8
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
 8003272:	460b      	mov	r3, r1
 8003274:	70fb      	strb	r3, [r7, #3]
 8003276:	4613      	mov	r3, r2
 8003278:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f103 001c 	add.w	r0, r3, #28
 8003280:	1cba      	adds	r2, r7, #2
 8003282:	78f9      	ldrb	r1, [r7, #3]
 8003284:	2301      	movs	r3, #1
 8003286:	f000 f99b 	bl	80035c0 <lsm6dsl_write_reg>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	d002      	beq.n	8003296 <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 8003290:	f04f 33ff 	mov.w	r3, #4294967295
 8003294:	e000      	b.n	8003298 <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <LSM6DSL_ACC_Set_INT1_DRDY>:
 * @param  pObj the device pObj
 * @param  Val the value of int1_drdy_xl in reg INT1_CTRL
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Set_INT1_DRDY(LSM6DSL_Object_t *pObj, uint8_t Val)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b084      	sub	sp, #16
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	460b      	mov	r3, r1
 80032aa:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_int1_route_t reg;

  if (lsm6dsl_pin_int1_route_get(&(pObj->Ctx), &reg) != LSM6DSL_OK)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	331c      	adds	r3, #28
 80032b0:	f107 020c 	add.w	r2, r7, #12
 80032b4:	4611      	mov	r1, r2
 80032b6:	4618      	mov	r0, r3
 80032b8:	f000 fc3b 	bl	8003b32 <lsm6dsl_pin_int1_route_get>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d002      	beq.n	80032c8 <LSM6DSL_ACC_Set_INT1_DRDY+0x28>
  {
    return LSM6DSL_ERROR;
 80032c2:	f04f 33ff 	mov.w	r3, #4294967295
 80032c6:	e01b      	b.n	8003300 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  if (Val <= 1)
 80032c8:	78fb      	ldrb	r3, [r7, #3]
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d811      	bhi.n	80032f2 <LSM6DSL_ACC_Set_INT1_DRDY+0x52>
  {
    reg.int1_drdy_xl = Val;
 80032ce:	78fb      	ldrb	r3, [r7, #3]
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	b2da      	uxtb	r2, r3
 80032d6:	7b3b      	ldrb	r3, [r7, #12]
 80032d8:	f362 0300 	bfi	r3, r2, #0, #1
 80032dc:	733b      	strb	r3, [r7, #12]
  else
  {
    return LSM6DSL_ERROR;
  }

  if (lsm6dsl_pin_int1_route_set(&(pObj->Ctx), reg) != LSM6DSL_OK)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	331c      	adds	r3, #28
 80032e2:	68f9      	ldr	r1, [r7, #12]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f000 fac1 	bl	800386c <lsm6dsl_pin_int1_route_set>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d006      	beq.n	80032fe <LSM6DSL_ACC_Set_INT1_DRDY+0x5e>
 80032f0:	e002      	b.n	80032f8 <LSM6DSL_ACC_Set_INT1_DRDY+0x58>
    return LSM6DSL_ERROR;
 80032f2:	f04f 33ff 	mov.w	r3, #4294967295
 80032f6:	e003      	b.n	8003300 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  {
    return LSM6DSL_ERROR;
 80032f8:	f04f 33ff 	mov.w	r3, #4294967295
 80032fc:	e000      	b.n	8003300 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  return LSM6DSL_OK;
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8003314:	edd7 7a00 	vldr	s15, [r7]
 8003318:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800331c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003324:	d801      	bhi.n	800332a <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 8003326:	2301      	movs	r3, #1
 8003328:	e058      	b.n	80033dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800332a:	edd7 7a00 	vldr	s15, [r7]
 800332e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8003332:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333a:	d801      	bhi.n	8003340 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 800333c:	2302      	movs	r3, #2
 800333e:	e04d      	b.n	80033dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003340:	edd7 7a00 	vldr	s15, [r7]
 8003344:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8003404 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 8003348:	eef4 7ac7 	vcmpe.f32	s15, s14
 800334c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003350:	d801      	bhi.n	8003356 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8003352:	2303      	movs	r3, #3
 8003354:	e042      	b.n	80033dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003356:	edd7 7a00 	vldr	s15, [r7]
 800335a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8003408 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 800335e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003366:	d801      	bhi.n	800336c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 8003368:	2304      	movs	r3, #4
 800336a:	e037      	b.n	80033dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800336c:	edd7 7a00 	vldr	s15, [r7]
 8003370:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800340c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 8003374:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800337c:	d801      	bhi.n	8003382 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 800337e:	2305      	movs	r3, #5
 8003380:	e02c      	b.n	80033dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003382:	edd7 7a00 	vldr	s15, [r7]
 8003386:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8003410 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 800338a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800338e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003392:	d801      	bhi.n	8003398 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 8003394:	2306      	movs	r3, #6
 8003396:	e021      	b.n	80033dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003398:	edd7 7a00 	vldr	s15, [r7]
 800339c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003414 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 80033a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a8:	d801      	bhi.n	80033ae <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 80033aa:	2307      	movs	r3, #7
 80033ac:	e016      	b.n	80033dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80033ae:	edd7 7a00 	vldr	s15, [r7]
 80033b2:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003418 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 80033b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033be:	d801      	bhi.n	80033c4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 80033c0:	2308      	movs	r3, #8
 80033c2:	e00b      	b.n	80033dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80033c4:	edd7 7a00 	vldr	s15, [r7]
 80033c8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800341c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 80033cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033d4:	d801      	bhi.n	80033da <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 80033d6:	2309      	movs	r3, #9
 80033d8:	e000      	b.n	80033dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80033da:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 80033dc:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
          :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	331c      	adds	r3, #28
 80033e2:	7bfa      	ldrb	r2, [r7, #15]
 80033e4:	4611      	mov	r1, r2
 80033e6:	4618      	mov	r0, r3
 80033e8:	f000 f960 	bl	80036ac <lsm6dsl_xl_data_rate_set>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d002      	beq.n	80033f8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 80033f2:	f04f 33ff 	mov.w	r3, #4294967295
 80033f6:	e000      	b.n	80033fa <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	42500000 	.word	0x42500000
 8003408:	42d00000 	.word	0x42d00000
 800340c:	43500000 	.word	0x43500000
 8003410:	43d00000 	.word	0x43d00000
 8003414:	44504000 	.word	0x44504000
 8003418:	44cf8000 	.word	0x44cf8000
 800341c:	45502000 	.word	0x45502000

08003420 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 800342c:	edd7 7a00 	vldr	s15, [r7]
 8003430:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8003434:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800343c:	d801      	bhi.n	8003442 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 800343e:	2301      	movs	r3, #1
 8003440:	e058      	b.n	80034f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003442:	edd7 7a00 	vldr	s15, [r7]
 8003446:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800344a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800344e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003452:	d801      	bhi.n	8003458 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 8003454:	2302      	movs	r3, #2
 8003456:	e04d      	b.n	80034f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003458:	edd7 7a00 	vldr	s15, [r7]
 800345c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003508 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8003460:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003468:	d801      	bhi.n	800346e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 800346a:	2303      	movs	r3, #3
 800346c:	e042      	b.n	80034f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800346e:	edd7 7a00 	vldr	s15, [r7]
 8003472:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800350c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 8003476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800347a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800347e:	d801      	bhi.n	8003484 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 8003480:	2304      	movs	r3, #4
 8003482:	e037      	b.n	80034f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003484:	edd7 7a00 	vldr	s15, [r7]
 8003488:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8003510 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 800348c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003494:	d801      	bhi.n	800349a <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8003496:	2305      	movs	r3, #5
 8003498:	e02c      	b.n	80034f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800349a:	edd7 7a00 	vldr	s15, [r7]
 800349e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003514 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 80034a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034aa:	d801      	bhi.n	80034b0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 80034ac:	2306      	movs	r3, #6
 80034ae:	e021      	b.n	80034f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80034b0:	edd7 7a00 	vldr	s15, [r7]
 80034b4:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003518 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 80034b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034c0:	d801      	bhi.n	80034c6 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 80034c2:	2307      	movs	r3, #7
 80034c4:	e016      	b.n	80034f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80034c6:	edd7 7a00 	vldr	s15, [r7]
 80034ca:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800351c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 80034ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d6:	d801      	bhi.n	80034dc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 80034d8:	2308      	movs	r3, #8
 80034da:	e00b      	b.n	80034f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80034dc:	edd7 7a00 	vldr	s15, [r7]
 80034e0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8003520 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 80034e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ec:	d801      	bhi.n	80034f2 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 80034ee:	2309      	movs	r3, #9
 80034f0:	e000      	b.n	80034f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80034f2:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr
 8003508:	42500000 	.word	0x42500000
 800350c:	42d00000 	.word	0x42d00000
 8003510:	43500000 	.word	0x43500000
 8003514:	43d00000 	.word	0x43d00000
 8003518:	44504000 	.word	0x44504000
 800351c:	44cf8000 	.word	0x44cf8000
 8003520:	45502000 	.word	0x45502000

08003524 <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003524:	b590      	push	{r4, r7, lr}
 8003526:	b087      	sub	sp, #28
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	607a      	str	r2, [r7, #4]
 800352e:	461a      	mov	r2, r3
 8003530:	460b      	mov	r3, r1
 8003532:	72fb      	strb	r3, [r7, #11]
 8003534:	4613      	mov	r3, r2
 8003536:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	695c      	ldr	r4, [r3, #20]
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	7b1b      	ldrb	r3, [r3, #12]
 8003544:	b298      	uxth	r0, r3
 8003546:	7afb      	ldrb	r3, [r7, #11]
 8003548:	b299      	uxth	r1, r3
 800354a:	893b      	ldrh	r3, [r7, #8]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	47a0      	blx	r4
 8003550:	4603      	mov	r3, r0
}
 8003552:	4618      	mov	r0, r3
 8003554:	371c      	adds	r7, #28
 8003556:	46bd      	mov	sp, r7
 8003558:	bd90      	pop	{r4, r7, pc}

0800355a <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800355a:	b590      	push	{r4, r7, lr}
 800355c:	b087      	sub	sp, #28
 800355e:	af00      	add	r7, sp, #0
 8003560:	60f8      	str	r0, [r7, #12]
 8003562:	607a      	str	r2, [r7, #4]
 8003564:	461a      	mov	r2, r3
 8003566:	460b      	mov	r3, r1
 8003568:	72fb      	strb	r3, [r7, #11]
 800356a:	4613      	mov	r3, r2
 800356c:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	691c      	ldr	r4, [r3, #16]
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	7b1b      	ldrb	r3, [r3, #12]
 800357a:	b298      	uxth	r0, r3
 800357c:	7afb      	ldrb	r3, [r7, #11]
 800357e:	b299      	uxth	r1, r3
 8003580:	893b      	ldrh	r3, [r7, #8]
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	47a0      	blx	r4
 8003586:	4603      	mov	r3, r0
}
 8003588:	4618      	mov	r0, r3
 800358a:	371c      	adds	r7, #28
 800358c:	46bd      	mov	sp, r7
 800358e:	bd90      	pop	{r4, r7, pc}

08003590 <lsm6dsl_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 8003590:	b590      	push	{r4, r7, lr}
 8003592:	b087      	sub	sp, #28
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	607a      	str	r2, [r7, #4]
 800359a:	461a      	mov	r2, r3
 800359c:	460b      	mov	r3, r1
 800359e:	72fb      	strb	r3, [r7, #11]
 80035a0:	4613      	mov	r3, r2
 80035a2:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	685c      	ldr	r4, [r3, #4]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6898      	ldr	r0, [r3, #8]
 80035ac:	893b      	ldrh	r3, [r7, #8]
 80035ae:	7af9      	ldrb	r1, [r7, #11]
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	47a0      	blx	r4
 80035b4:	6178      	str	r0, [r7, #20]
  return ret;
 80035b6:	697b      	ldr	r3, [r7, #20]
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	371c      	adds	r7, #28
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd90      	pop	{r4, r7, pc}

080035c0 <lsm6dsl_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 80035c0:	b590      	push	{r4, r7, lr}
 80035c2:	b087      	sub	sp, #28
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	607a      	str	r2, [r7, #4]
 80035ca:	461a      	mov	r2, r3
 80035cc:	460b      	mov	r3, r1
 80035ce:	72fb      	strb	r3, [r7, #11]
 80035d0:	4613      	mov	r3, r2
 80035d2:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681c      	ldr	r4, [r3, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6898      	ldr	r0, [r3, #8]
 80035dc:	893b      	ldrh	r3, [r7, #8]
 80035de:	7af9      	ldrb	r1, [r7, #11]
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	47a0      	blx	r4
 80035e4:	6178      	str	r0, [r7, #20]
  return ret;
 80035e6:	697b      	ldr	r3, [r7, #20]
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	371c      	adds	r7, #28
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd90      	pop	{r4, r7, pc}

080035f0 <lsm6dsl_xl_full_scale_set>:
  * @param  val    Change the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t val)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	460b      	mov	r3, r1
 80035fa:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80035fc:	f107 0208 	add.w	r2, r7, #8
 8003600:	2301      	movs	r3, #1
 8003602:	2110      	movs	r1, #16
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	f7ff ffc3 	bl	8003590 <lsm6dsl_read_reg>
 800360a:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10f      	bne.n	8003632 <lsm6dsl_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t) val;
 8003612:	78fb      	ldrb	r3, [r7, #3]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	b2da      	uxtb	r2, r3
 800361a:	7a3b      	ldrb	r3, [r7, #8]
 800361c:	f362 0383 	bfi	r3, r2, #2, #2
 8003620:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8003622:	f107 0208 	add.w	r2, r7, #8
 8003626:	2301      	movs	r3, #1
 8003628:	2110      	movs	r1, #16
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff ffc8 	bl	80035c0 <lsm6dsl_write_reg>
 8003630:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8003632:	68fb      	ldr	r3, [r7, #12]
}
 8003634:	4618      	mov	r0, r3
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <lsm6dsl_xl_full_scale_get>:
  * @param  val    Get the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t *val)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8003646:	f107 0208 	add.w	r2, r7, #8
 800364a:	2301      	movs	r3, #1
 800364c:	2110      	movs	r1, #16
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7ff ff9e 	bl	8003590 <lsm6dsl_read_reg>
 8003654:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.fs_xl) {
 8003656:	7a3b      	ldrb	r3, [r7, #8]
 8003658:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b03      	cmp	r3, #3
 8003660:	d81a      	bhi.n	8003698 <lsm6dsl_xl_full_scale_get+0x5c>
 8003662:	a201      	add	r2, pc, #4	; (adr r2, 8003668 <lsm6dsl_xl_full_scale_get+0x2c>)
 8003664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003668:	08003679 	.word	0x08003679
 800366c:	08003681 	.word	0x08003681
 8003670:	08003689 	.word	0x08003689
 8003674:	08003691 	.word	0x08003691
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	2200      	movs	r2, #0
 800367c:	701a      	strb	r2, [r3, #0]
      break;
 800367e:	e00f      	b.n	80036a0 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	2201      	movs	r2, #1
 8003684:	701a      	strb	r2, [r3, #0]
      break;
 8003686:	e00b      	b.n	80036a0 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	2202      	movs	r2, #2
 800368c:	701a      	strb	r2, [r3, #0]
      break;
 800368e:	e007      	b.n	80036a0 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2203      	movs	r2, #3
 8003694:	701a      	strb	r2, [r3, #0]
      break;
 8003696:	e003      	b.n	80036a0 <lsm6dsl_xl_full_scale_get+0x64>
    default:
      *val = LSM6DSL_XL_FS_ND;
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	2204      	movs	r2, #4
 800369c:	701a      	strb	r2, [r3, #0]
      break;
 800369e:	bf00      	nop
  }

  return ret;
 80036a0:	68fb      	ldr	r3, [r7, #12]
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop

080036ac <lsm6dsl_xl_data_rate_set>:
  * @param  val    Change the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t val)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	460b      	mov	r3, r1
 80036b6:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80036b8:	f107 0208 	add.w	r2, r7, #8
 80036bc:	2301      	movs	r3, #1
 80036be:	2110      	movs	r1, #16
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f7ff ff65 	bl	8003590 <lsm6dsl_read_reg>
 80036c6:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d10f      	bne.n	80036ee <lsm6dsl_xl_data_rate_set+0x42>
    ctrl1_xl.odr_xl = (uint8_t) val;
 80036ce:	78fb      	ldrb	r3, [r7, #3]
 80036d0:	f003 030f 	and.w	r3, r3, #15
 80036d4:	b2da      	uxtb	r2, r3
 80036d6:	7a3b      	ldrb	r3, [r7, #8]
 80036d8:	f362 1307 	bfi	r3, r2, #4, #4
 80036dc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80036de:	f107 0208 	add.w	r2, r7, #8
 80036e2:	2301      	movs	r3, #1
 80036e4:	2110      	movs	r1, #16
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7ff ff6a 	bl	80035c0 <lsm6dsl_write_reg>
 80036ec:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80036ee:	68fb      	ldr	r3, [r7, #12]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <lsm6dsl_gy_full_scale_set>:
  * @param  val    Change the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t val)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	460b      	mov	r3, r1
 8003702:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8003704:	f107 0208 	add.w	r2, r7, #8
 8003708:	2301      	movs	r3, #1
 800370a:	2111      	movs	r1, #17
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7ff ff3f 	bl	8003590 <lsm6dsl_read_reg>
 8003712:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10f      	bne.n	800373a <lsm6dsl_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t) val;
 800371a:	78fb      	ldrb	r3, [r7, #3]
 800371c:	f003 0307 	and.w	r3, r3, #7
 8003720:	b2da      	uxtb	r2, r3
 8003722:	7a3b      	ldrb	r3, [r7, #8]
 8003724:	f362 0343 	bfi	r3, r2, #1, #3
 8003728:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 800372a:	f107 0208 	add.w	r2, r7, #8
 800372e:	2301      	movs	r3, #1
 8003730:	2111      	movs	r1, #17
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f7ff ff44 	bl	80035c0 <lsm6dsl_write_reg>
 8003738:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 800373a:	68fb      	ldr	r3, [r7, #12]
}
 800373c:	4618      	mov	r0, r3
 800373e:	3710      	adds	r7, #16
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <lsm6dsl_gy_data_rate_set>:
  * @param  val    Change the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t val)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	460b      	mov	r3, r1
 800374e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8003750:	f107 0208 	add.w	r2, r7, #8
 8003754:	2301      	movs	r3, #1
 8003756:	2111      	movs	r1, #17
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f7ff ff19 	bl	8003590 <lsm6dsl_read_reg>
 800375e:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10f      	bne.n	8003786 <lsm6dsl_gy_data_rate_set+0x42>
    ctrl2_g.odr_g = (uint8_t) val;
 8003766:	78fb      	ldrb	r3, [r7, #3]
 8003768:	f003 030f 	and.w	r3, r3, #15
 800376c:	b2da      	uxtb	r2, r3
 800376e:	7a3b      	ldrb	r3, [r7, #8]
 8003770:	f362 1307 	bfi	r3, r2, #4, #4
 8003774:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8003776:	f107 0208 	add.w	r2, r7, #8
 800377a:	2301      	movs	r3, #1
 800377c:	2111      	movs	r1, #17
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f7ff ff1e 	bl	80035c0 <lsm6dsl_write_reg>
 8003784:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8003786:	68fb      	ldr	r3, [r7, #12]
}
 8003788:	4618      	mov	r0, r3
 800378a:	3710      	adds	r7, #16
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	460b      	mov	r3, r1
 800379a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 800379c:	f107 0208 	add.w	r2, r7, #8
 80037a0:	2301      	movs	r3, #1
 80037a2:	2112      	movs	r1, #18
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f7ff fef3 	bl	8003590 <lsm6dsl_read_reg>
 80037aa:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d10f      	bne.n	80037d2 <lsm6dsl_block_data_update_set+0x42>
    ctrl3_c.bdu = val;
 80037b2:	78fb      	ldrb	r3, [r7, #3]
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	7a3b      	ldrb	r3, [r7, #8]
 80037bc:	f362 1386 	bfi	r3, r2, #6, #1
 80037c0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 80037c2:	f107 0208 	add.w	r2, r7, #8
 80037c6:	2301      	movs	r3, #1
 80037c8:	2112      	movs	r1, #18
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7ff fef8 	bl	80035c0 <lsm6dsl_write_reg>
 80037d0:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80037d2:	68fb      	ldr	r3, [r7, #12]
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3710      	adds	r7, #16
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 80037e6:	2306      	movs	r3, #6
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	2128      	movs	r1, #40	; 0x28
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f7ff fecf 	bl	8003590 <lsm6dsl_read_reg>
 80037f2:	60f8      	str	r0, [r7, #12]
  return ret;
 80037f4:	68fb      	ldr	r3, [r7, #12]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b084      	sub	sp, #16
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
 8003806:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8003808:	2301      	movs	r3, #1
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	210f      	movs	r1, #15
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f7ff febe 	bl	8003590 <lsm6dsl_read_reg>
 8003814:	60f8      	str	r0, [r7, #12]
  return ret;
 8003816:	68fb      	ldr	r3, [r7, #12]
}
 8003818:	4618      	mov	r0, r3
 800381a:	3710      	adds	r7, #16
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	460b      	mov	r3, r1
 800382a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 800382c:	f107 0208 	add.w	r2, r7, #8
 8003830:	2301      	movs	r3, #1
 8003832:	2112      	movs	r1, #18
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f7ff feab 	bl	8003590 <lsm6dsl_read_reg>
 800383a:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10f      	bne.n	8003862 <lsm6dsl_auto_increment_set+0x42>
    ctrl3_c.if_inc = val;
 8003842:	78fb      	ldrb	r3, [r7, #3]
 8003844:	f003 0301 	and.w	r3, r3, #1
 8003848:	b2da      	uxtb	r2, r3
 800384a:	7a3b      	ldrb	r3, [r7, #8]
 800384c:	f362 0382 	bfi	r3, r2, #2, #1
 8003850:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8003852:	f107 0208 	add.w	r2, r7, #8
 8003856:	2301      	movs	r3, #1
 8003858:	2112      	movs	r1, #18
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f7ff feb0 	bl	80035c0 <lsm6dsl_write_reg>
 8003860:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8003862:	68fb      	ldr	r3, [r7, #12]
}
 8003864:	4618      	mov	r0, r3
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <lsm6dsl_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_set(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t val)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b08a      	sub	sp, #40	; 0x28
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  lsm6dsl_md2_cfg_t md2_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_tap_cfg_t tap_cfg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t*)&int1_ctrl, 1);
 8003876:	f107 021c 	add.w	r2, r7, #28
 800387a:	2301      	movs	r3, #1
 800387c:	210d      	movs	r1, #13
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f7ff fe86 	bl	8003590 <lsm6dsl_read_reg>
 8003884:	6278      	str	r0, [r7, #36]	; 0x24
  if(ret == 0){
 8003886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003888:	2b00      	cmp	r3, #0
 800388a:	d147      	bne.n	800391c <lsm6dsl_pin_int1_route_set+0xb0>
    int1_ctrl.int1_drdy_xl        = val.int1_drdy_xl;
 800388c:	783b      	ldrb	r3, [r7, #0]
 800388e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003892:	b2da      	uxtb	r2, r3
 8003894:	7f3b      	ldrb	r3, [r7, #28]
 8003896:	f362 0300 	bfi	r3, r2, #0, #1
 800389a:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_drdy_g         = val.int1_drdy_g;
 800389c:	783b      	ldrb	r3, [r7, #0]
 800389e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	7f3b      	ldrb	r3, [r7, #28]
 80038a6:	f362 0341 	bfi	r3, r2, #1, #1
 80038aa:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_boot           = val.int1_boot;
 80038ac:	783b      	ldrb	r3, [r7, #0]
 80038ae:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80038b2:	b2da      	uxtb	r2, r3
 80038b4:	7f3b      	ldrb	r3, [r7, #28]
 80038b6:	f362 0382 	bfi	r3, r2, #2, #1
 80038ba:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fth            = val.int1_fth;
 80038bc:	783b      	ldrb	r3, [r7, #0]
 80038be:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80038c2:	b2da      	uxtb	r2, r3
 80038c4:	7f3b      	ldrb	r3, [r7, #28]
 80038c6:	f362 03c3 	bfi	r3, r2, #3, #1
 80038ca:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fifo_ovr       = val.int1_fifo_ovr;
 80038cc:	783b      	ldrb	r3, [r7, #0]
 80038ce:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80038d2:	b2da      	uxtb	r2, r3
 80038d4:	7f3b      	ldrb	r3, [r7, #28]
 80038d6:	f362 1304 	bfi	r3, r2, #4, #1
 80038da:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_full_flag      = val.int1_full_flag;
 80038dc:	783b      	ldrb	r3, [r7, #0]
 80038de:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	7f3b      	ldrb	r3, [r7, #28]
 80038e6:	f362 1345 	bfi	r3, r2, #5, #1
 80038ea:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_sign_mot       = val.int1_sign_mot;
 80038ec:	783b      	ldrb	r3, [r7, #0]
 80038ee:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	7f3b      	ldrb	r3, [r7, #28]
 80038f6:	f362 1386 	bfi	r3, r2, #6, #1
 80038fa:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_step_detector  = val.int1_step_detector;
 80038fc:	783b      	ldrb	r3, [r7, #0]
 80038fe:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003902:	b2da      	uxtb	r2, r3
 8003904:	7f3b      	ldrb	r3, [r7, #28]
 8003906:	f362 13c7 	bfi	r3, r2, #7, #1
 800390a:	773b      	strb	r3, [r7, #28]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t*)&int1_ctrl, 1);
 800390c:	f107 021c 	add.w	r2, r7, #28
 8003910:	2301      	movs	r3, #1
 8003912:	210d      	movs	r1, #13
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7ff fe53 	bl	80035c0 <lsm6dsl_write_reg>
 800391a:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 800391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391e:	2b00      	cmp	r3, #0
 8003920:	d107      	bne.n	8003932 <lsm6dsl_pin_int1_route_set+0xc6>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t*)&md1_cfg, 1);
 8003922:	f107 0218 	add.w	r2, r7, #24
 8003926:	2301      	movs	r3, #1
 8003928:	215e      	movs	r1, #94	; 0x5e
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f7ff fe30 	bl	8003590 <lsm6dsl_read_reg>
 8003930:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 8003932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003934:	2b00      	cmp	r3, #0
 8003936:	d107      	bne.n	8003948 <lsm6dsl_pin_int1_route_set+0xdc>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD2_CFG, (uint8_t*)&md2_cfg, 1);
 8003938:	f107 0214 	add.w	r2, r7, #20
 800393c:	2301      	movs	r3, #1
 800393e:	215f      	movs	r1, #95	; 0x5f
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f7ff fe25 	bl	8003590 <lsm6dsl_read_reg>
 8003946:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 8003948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394a:	2b00      	cmp	r3, #0
 800394c:	d147      	bne.n	80039de <lsm6dsl_pin_int1_route_set+0x172>
        md1_cfg.int1_timer           = val.int1_timer;
 800394e:	787b      	ldrb	r3, [r7, #1]
 8003950:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003954:	b2da      	uxtb	r2, r3
 8003956:	7e3b      	ldrb	r3, [r7, #24]
 8003958:	f362 0300 	bfi	r3, r2, #0, #1
 800395c:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_tilt            = val.int1_tilt;
 800395e:	787b      	ldrb	r3, [r7, #1]
 8003960:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003964:	b2da      	uxtb	r2, r3
 8003966:	7e3b      	ldrb	r3, [r7, #24]
 8003968:	f362 0341 	bfi	r3, r2, #1, #1
 800396c:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_6d              = val.int1_6d;
 800396e:	787b      	ldrb	r3, [r7, #1]
 8003970:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003974:	b2da      	uxtb	r2, r3
 8003976:	7e3b      	ldrb	r3, [r7, #24]
 8003978:	f362 0382 	bfi	r3, r2, #2, #1
 800397c:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_double_tap      = val.int1_double_tap;
 800397e:	787b      	ldrb	r3, [r7, #1]
 8003980:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003984:	b2da      	uxtb	r2, r3
 8003986:	7e3b      	ldrb	r3, [r7, #24]
 8003988:	f362 03c3 	bfi	r3, r2, #3, #1
 800398c:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_ff              = val.int1_ff;
 800398e:	787b      	ldrb	r3, [r7, #1]
 8003990:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003994:	b2da      	uxtb	r2, r3
 8003996:	7e3b      	ldrb	r3, [r7, #24]
 8003998:	f362 1304 	bfi	r3, r2, #4, #1
 800399c:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_wu              = val.int1_wu;
 800399e:	787b      	ldrb	r3, [r7, #1]
 80039a0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80039a4:	b2da      	uxtb	r2, r3
 80039a6:	7e3b      	ldrb	r3, [r7, #24]
 80039a8:	f362 1345 	bfi	r3, r2, #5, #1
 80039ac:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_single_tap      = val.int1_single_tap;
 80039ae:	787b      	ldrb	r3, [r7, #1]
 80039b0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80039b4:	b2da      	uxtb	r2, r3
 80039b6:	7e3b      	ldrb	r3, [r7, #24]
 80039b8:	f362 1386 	bfi	r3, r2, #6, #1
 80039bc:	763b      	strb	r3, [r7, #24]
        md1_cfg.int1_inact_state     = val.int1_inact_state;
 80039be:	787b      	ldrb	r3, [r7, #1]
 80039c0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80039c4:	b2da      	uxtb	r2, r3
 80039c6:	7e3b      	ldrb	r3, [r7, #24]
 80039c8:	f362 13c7 	bfi	r3, r2, #7, #1
 80039cc:	763b      	strb	r3, [r7, #24]
        ret = lsm6dsl_write_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t*)&md1_cfg, 1);
 80039ce:	f107 0218 	add.w	r2, r7, #24
 80039d2:	2301      	movs	r3, #1
 80039d4:	215e      	movs	r1, #94	; 0x5e
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f7ff fdf2 	bl	80035c0 <lsm6dsl_write_reg>
 80039dc:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 80039de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d107      	bne.n	80039f4 <lsm6dsl_pin_int1_route_set+0x188>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t*)&ctrl4_c, 1);
 80039e4:	f107 0210 	add.w	r2, r7, #16
 80039e8:	2301      	movs	r3, #1
 80039ea:	2113      	movs	r1, #19
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f7ff fdcf 	bl	8003590 <lsm6dsl_read_reg>
 80039f2:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 80039f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10f      	bne.n	8003a1a <lsm6dsl_pin_int1_route_set+0x1ae>
    ctrl4_c.den_drdy_int1 = val.den_drdy_int1;
 80039fa:	78bb      	ldrb	r3, [r7, #2]
 80039fc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	7c3b      	ldrb	r3, [r7, #16]
 8003a04:	f362 1304 	bfi	r3, r2, #4, #1
 8003a08:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t*)&ctrl4_c, 1);
 8003a0a:	f107 0210 	add.w	r2, r7, #16
 8003a0e:	2301      	movs	r3, #1
 8003a10:	2113      	movs	r1, #19
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7ff fdd4 	bl	80035c0 <lsm6dsl_write_reg>
 8003a18:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if(ret == 0){
 8003a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d107      	bne.n	8003a30 <lsm6dsl_pin_int1_route_set+0x1c4>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8003a20:	f107 0220 	add.w	r2, r7, #32
 8003a24:	2301      	movs	r3, #1
 8003a26:	211a      	movs	r1, #26
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f7ff fdb1 	bl	8003590 <lsm6dsl_read_reg>
 8003a2e:	6278      	str	r0, [r7, #36]	; 0x24
                           (uint8_t*)&master_config, 1);
  }
  if(ret == 0){
 8003a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d111      	bne.n	8003a5a <lsm6dsl_pin_int1_route_set+0x1ee>
     master_config.drdy_on_int1   = val.den_drdy_int1;
 8003a36:	78bb      	ldrb	r3, [r7, #2]
 8003a38:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003a3c:	b2da      	uxtb	r2, r3
 8003a3e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003a42:	f362 13c7 	bfi	r3, r2, #7, #1
 8003a46:	f887 3020 	strb.w	r3, [r7, #32]
     ret = lsm6dsl_write_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8003a4a:	f107 0220 	add.w	r2, r7, #32
 8003a4e:	2301      	movs	r3, #1
 8003a50:	211a      	movs	r1, #26
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f7ff fdb4 	bl	80035c0 <lsm6dsl_write_reg>
 8003a58:	6278      	str	r0, [r7, #36]	; 0x24
                             (uint8_t*)&master_config, 1);
  }
  if(ret == 0){
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d158      	bne.n	8003b12 <lsm6dsl_pin_int1_route_set+0x2a6>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t*)&tap_cfg, 1);
 8003a60:	f107 020c 	add.w	r2, r7, #12
 8003a64:	2301      	movs	r3, #1
 8003a66:	2158      	movs	r1, #88	; 0x58
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f7ff fd91 	bl	8003590 <lsm6dsl_read_reg>
 8003a6e:	6278      	str	r0, [r7, #36]	; 0x24
    if ((val.int1_6d != 0x00U) ||
 8003a70:	787b      	ldrb	r3, [r7, #1]
 8003a72:	f003 0304 	and.w	r3, r3, #4
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d141      	bne.n	8003b00 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_ff != 0x00U) ||
 8003a7c:	787b      	ldrb	r3, [r7, #1]
 8003a7e:	f003 0310 	and.w	r3, r3, #16
 8003a82:	b2db      	uxtb	r3, r3
    if ((val.int1_6d != 0x00U) ||
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d13b      	bne.n	8003b00 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_wu != 0x00U) ||
 8003a88:	787b      	ldrb	r3, [r7, #1]
 8003a8a:	f003 0320 	and.w	r3, r3, #32
 8003a8e:	b2db      	uxtb	r3, r3
        (val.int1_ff != 0x00U) ||
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d135      	bne.n	8003b00 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_single_tap != 0x00U) ||
 8003a94:	787b      	ldrb	r3, [r7, #1]
 8003a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a9a:	b2db      	uxtb	r3, r3
        (val.int1_wu != 0x00U) ||
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d12f      	bne.n	8003b00 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_double_tap != 0x00U) ||
 8003aa0:	787b      	ldrb	r3, [r7, #1]
 8003aa2:	f003 0308 	and.w	r3, r3, #8
 8003aa6:	b2db      	uxtb	r3, r3
        (val.int1_single_tap != 0x00U) ||
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d129      	bne.n	8003b00 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_inact_state != 0x00U)||
 8003aac:	787b      	ldrb	r3, [r7, #1]
 8003aae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003ab2:	b2db      	uxtb	r3, r3
        (val.int1_double_tap != 0x00U) ||
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d123      	bne.n	8003b00 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_6d != 0x00U) ||
 8003ab8:	7d3b      	ldrb	r3, [r7, #20]
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	b2db      	uxtb	r3, r3
        (val.int1_inact_state != 0x00U)||
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d11d      	bne.n	8003b00 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_ff != 0x00U) ||
 8003ac4:	7d3b      	ldrb	r3, [r7, #20]
 8003ac6:	f003 0310 	and.w	r3, r3, #16
 8003aca:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_6d != 0x00U) ||
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d117      	bne.n	8003b00 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_wu != 0x00U) ||
 8003ad0:	7d3b      	ldrb	r3, [r7, #20]
 8003ad2:	f003 0320 	and.w	r3, r3, #32
 8003ad6:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_ff != 0x00U) ||
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d111      	bne.n	8003b00 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_single_tap != 0x00U) ||
 8003adc:	7d3b      	ldrb	r3, [r7, #20]
 8003ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ae2:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_wu != 0x00U) ||
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d10b      	bne.n	8003b00 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_double_tap != 0x00U) ||
 8003ae8:	7d3b      	ldrb	r3, [r7, #20]
 8003aea:	f003 0308 	and.w	r3, r3, #8
 8003aee:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_single_tap != 0x00U) ||
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d105      	bne.n	8003b00 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_inact_state!= 0x00U) ){
 8003af4:	7d3b      	ldrb	r3, [r7, #20]
 8003af6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003afa:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_double_tap != 0x00U) ||
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d004      	beq.n	8003b0a <lsm6dsl_pin_int1_route_set+0x29e>
      tap_cfg.interrupts_enable = PROPERTY_ENABLE;
 8003b00:	7b3b      	ldrb	r3, [r7, #12]
 8003b02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b06:	733b      	strb	r3, [r7, #12]
 8003b08:	e003      	b.n	8003b12 <lsm6dsl_pin_int1_route_set+0x2a6>
    }
    else{
      tap_cfg.interrupts_enable = PROPERTY_DISABLE;
 8003b0a:	7b3b      	ldrb	r3, [r7, #12]
 8003b0c:	f36f 13c7 	bfc	r3, #7, #1
 8003b10:	733b      	strb	r3, [r7, #12]
    }
  }
  if(ret == 0){    
 8003b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d107      	bne.n	8003b28 <lsm6dsl_pin_int1_route_set+0x2bc>
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t*)&tap_cfg, 1);
 8003b18:	f107 020c 	add.w	r2, r7, #12
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	2158      	movs	r1, #88	; 0x58
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f7ff fd4d 	bl	80035c0 <lsm6dsl_write_reg>
 8003b26:	6278      	str	r0, [r7, #36]	; 0x24
  }
  return ret;
 8003b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3728      	adds	r7, #40	; 0x28
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <lsm6dsl_pin_int1_route_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_get(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t *val)
{
 8003b32:	b580      	push	{r7, lr}
 8003b34:	b088      	sub	sp, #32
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
 8003b3a:	6039      	str	r1, [r7, #0]
  lsm6dsl_md1_cfg_t md1_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;

  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t*)&int1_ctrl, 1);
 8003b3c:	f107 0214 	add.w	r2, r7, #20
 8003b40:	2301      	movs	r3, #1
 8003b42:	210d      	movs	r1, #13
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f7ff fd23 	bl	8003590 <lsm6dsl_read_reg>
 8003b4a:	61f8      	str	r0, [r7, #28]
  if(ret == 0){
 8003b4c:	69fb      	ldr	r3, [r7, #28]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	f040 80c0 	bne.w	8003cd4 <lsm6dsl_pin_int1_route_get+0x1a2>
    val->int1_drdy_xl       = int1_ctrl.int1_drdy_xl;
 8003b54:	7d3b      	ldrb	r3, [r7, #20]
 8003b56:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003b5a:	b2d9      	uxtb	r1, r3
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	7813      	ldrb	r3, [r2, #0]
 8003b60:	f361 0300 	bfi	r3, r1, #0, #1
 8003b64:	7013      	strb	r3, [r2, #0]
    val->int1_drdy_g        = int1_ctrl.int1_drdy_g;
 8003b66:	7d3b      	ldrb	r3, [r7, #20]
 8003b68:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003b6c:	b2d9      	uxtb	r1, r3
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	7813      	ldrb	r3, [r2, #0]
 8003b72:	f361 0341 	bfi	r3, r1, #1, #1
 8003b76:	7013      	strb	r3, [r2, #0]
    val->int1_boot          = int1_ctrl.int1_boot;
 8003b78:	7d3b      	ldrb	r3, [r7, #20]
 8003b7a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003b7e:	b2d9      	uxtb	r1, r3
 8003b80:	683a      	ldr	r2, [r7, #0]
 8003b82:	7813      	ldrb	r3, [r2, #0]
 8003b84:	f361 0382 	bfi	r3, r1, #2, #1
 8003b88:	7013      	strb	r3, [r2, #0]
    val->int1_fth           = int1_ctrl.int1_fth;
 8003b8a:	7d3b      	ldrb	r3, [r7, #20]
 8003b8c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003b90:	b2d9      	uxtb	r1, r3
 8003b92:	683a      	ldr	r2, [r7, #0]
 8003b94:	7813      	ldrb	r3, [r2, #0]
 8003b96:	f361 03c3 	bfi	r3, r1, #3, #1
 8003b9a:	7013      	strb	r3, [r2, #0]
    val->int1_fifo_ovr      = int1_ctrl.int1_fifo_ovr;
 8003b9c:	7d3b      	ldrb	r3, [r7, #20]
 8003b9e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003ba2:	b2d9      	uxtb	r1, r3
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	7813      	ldrb	r3, [r2, #0]
 8003ba8:	f361 1304 	bfi	r3, r1, #4, #1
 8003bac:	7013      	strb	r3, [r2, #0]
    val->int1_full_flag     = int1_ctrl.int1_full_flag;
 8003bae:	7d3b      	ldrb	r3, [r7, #20]
 8003bb0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003bb4:	b2d9      	uxtb	r1, r3
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	7813      	ldrb	r3, [r2, #0]
 8003bba:	f361 1345 	bfi	r3, r1, #5, #1
 8003bbe:	7013      	strb	r3, [r2, #0]
    val->int1_sign_mot      = int1_ctrl.int1_sign_mot;
 8003bc0:	7d3b      	ldrb	r3, [r7, #20]
 8003bc2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003bc6:	b2d9      	uxtb	r1, r3
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	7813      	ldrb	r3, [r2, #0]
 8003bcc:	f361 1386 	bfi	r3, r1, #6, #1
 8003bd0:	7013      	strb	r3, [r2, #0]
    val->int1_step_detector = int1_ctrl.int1_step_detector ;
 8003bd2:	7d3b      	ldrb	r3, [r7, #20]
 8003bd4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003bd8:	b2d9      	uxtb	r1, r3
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	7813      	ldrb	r3, [r2, #0]
 8003bde:	f361 13c7 	bfi	r3, r1, #7, #1
 8003be2:	7013      	strb	r3, [r2, #0]

    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t*)&md1_cfg, 1);
 8003be4:	f107 0210 	add.w	r2, r7, #16
 8003be8:	2301      	movs	r3, #1
 8003bea:	215e      	movs	r1, #94	; 0x5e
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f7ff fccf 	bl	8003590 <lsm6dsl_read_reg>
 8003bf2:	61f8      	str	r0, [r7, #28]
    if(ret == 0){
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d16c      	bne.n	8003cd4 <lsm6dsl_pin_int1_route_get+0x1a2>
    val->int1_timer       = md1_cfg.int1_timer;
 8003bfa:	7c3b      	ldrb	r3, [r7, #16]
 8003bfc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003c00:	b2d9      	uxtb	r1, r3
 8003c02:	683a      	ldr	r2, [r7, #0]
 8003c04:	7853      	ldrb	r3, [r2, #1]
 8003c06:	f361 0300 	bfi	r3, r1, #0, #1
 8003c0a:	7053      	strb	r3, [r2, #1]
    val->int1_tilt        = md1_cfg.int1_tilt;
 8003c0c:	7c3b      	ldrb	r3, [r7, #16]
 8003c0e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003c12:	b2d9      	uxtb	r1, r3
 8003c14:	683a      	ldr	r2, [r7, #0]
 8003c16:	7853      	ldrb	r3, [r2, #1]
 8003c18:	f361 0341 	bfi	r3, r1, #1, #1
 8003c1c:	7053      	strb	r3, [r2, #1]
    val->int1_6d          = md1_cfg.int1_6d;
 8003c1e:	7c3b      	ldrb	r3, [r7, #16]
 8003c20:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003c24:	b2d9      	uxtb	r1, r3
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	7853      	ldrb	r3, [r2, #1]
 8003c2a:	f361 0382 	bfi	r3, r1, #2, #1
 8003c2e:	7053      	strb	r3, [r2, #1]
    val->int1_double_tap  = md1_cfg.int1_double_tap;
 8003c30:	7c3b      	ldrb	r3, [r7, #16]
 8003c32:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003c36:	b2d9      	uxtb	r1, r3
 8003c38:	683a      	ldr	r2, [r7, #0]
 8003c3a:	7853      	ldrb	r3, [r2, #1]
 8003c3c:	f361 03c3 	bfi	r3, r1, #3, #1
 8003c40:	7053      	strb	r3, [r2, #1]
    val->int1_ff          = md1_cfg.int1_ff;
 8003c42:	7c3b      	ldrb	r3, [r7, #16]
 8003c44:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003c48:	b2d9      	uxtb	r1, r3
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	7853      	ldrb	r3, [r2, #1]
 8003c4e:	f361 1304 	bfi	r3, r1, #4, #1
 8003c52:	7053      	strb	r3, [r2, #1]
    val->int1_wu          = md1_cfg.int1_wu;
 8003c54:	7c3b      	ldrb	r3, [r7, #16]
 8003c56:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003c5a:	b2d9      	uxtb	r1, r3
 8003c5c:	683a      	ldr	r2, [r7, #0]
 8003c5e:	7853      	ldrb	r3, [r2, #1]
 8003c60:	f361 1345 	bfi	r3, r1, #5, #1
 8003c64:	7053      	strb	r3, [r2, #1]
    val->int1_single_tap  = md1_cfg.int1_single_tap;
 8003c66:	7c3b      	ldrb	r3, [r7, #16]
 8003c68:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003c6c:	b2d9      	uxtb	r1, r3
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	7853      	ldrb	r3, [r2, #1]
 8003c72:	f361 1386 	bfi	r3, r1, #6, #1
 8003c76:	7053      	strb	r3, [r2, #1]
    val->int1_inact_state = md1_cfg.int1_inact_state;
 8003c78:	7c3b      	ldrb	r3, [r7, #16]
 8003c7a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003c7e:	b2d9      	uxtb	r1, r3
 8003c80:	683a      	ldr	r2, [r7, #0]
 8003c82:	7853      	ldrb	r3, [r2, #1]
 8003c84:	f361 13c7 	bfi	r3, r1, #7, #1
 8003c88:	7053      	strb	r3, [r2, #1]

    ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t*)&ctrl4_c, 1);
 8003c8a:	f107 020c 	add.w	r2, r7, #12
 8003c8e:	2301      	movs	r3, #1
 8003c90:	2113      	movs	r1, #19
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f7ff fc7c 	bl	8003590 <lsm6dsl_read_reg>
 8003c98:	61f8      	str	r0, [r7, #28]
      if(ret == 0){
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d119      	bne.n	8003cd4 <lsm6dsl_pin_int1_route_get+0x1a2>
        val->den_drdy_int1 = ctrl4_c.den_drdy_int1;
 8003ca0:	7b3b      	ldrb	r3, [r7, #12]
 8003ca2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003ca6:	b2d9      	uxtb	r1, r3
 8003ca8:	683a      	ldr	r2, [r7, #0]
 8003caa:	7893      	ldrb	r3, [r2, #2]
 8003cac:	f361 0300 	bfi	r3, r1, #0, #1
 8003cb0:	7093      	strb	r3, [r2, #2]
        ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8003cb2:	f107 0218 	add.w	r2, r7, #24
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	211a      	movs	r1, #26
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7ff fc68 	bl	8003590 <lsm6dsl_read_reg>
 8003cc0:	61f8      	str	r0, [r7, #28]
                               (uint8_t*)&master_config, 1);
        val->den_drdy_int1 = master_config.drdy_on_int1;
 8003cc2:	7e3b      	ldrb	r3, [r7, #24]
 8003cc4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003cc8:	b2d9      	uxtb	r1, r3
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	7893      	ldrb	r3, [r2, #2]
 8003cce:	f361 0300 	bfi	r3, r1, #0, #1
 8003cd2:	7093      	strb	r3, [r2, #2]
      }
    }
  }
  return ret;
 8003cd4:	69fb      	ldr	r3, [r7, #28]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3720      	adds	r7, #32
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <lsm6dsl_fifo_mode_set>:
  * @param  val    Change the values of fifo_mode in reg FIFO_CTRL5
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx, lsm6dsl_fifo_mode_t val)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b084      	sub	sp, #16
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 8003cea:	f107 0208 	add.w	r2, r7, #8
 8003cee:	2301      	movs	r3, #1
 8003cf0:	210a      	movs	r1, #10
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f7ff fc4c 	bl	8003590 <lsm6dsl_read_reg>
 8003cf8:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d10f      	bne.n	8003d20 <lsm6dsl_fifo_mode_set+0x42>
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8003d00:	78fb      	ldrb	r3, [r7, #3]
 8003d02:	f003 0307 	and.w	r3, r3, #7
 8003d06:	b2da      	uxtb	r2, r3
 8003d08:	7a3b      	ldrb	r3, [r7, #8]
 8003d0a:	f362 0302 	bfi	r3, r2, #0, #3
 8003d0e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 8003d10:	f107 0208 	add.w	r2, r7, #8
 8003d14:	2301      	movs	r3, #1
 8003d16:	210a      	movs	r1, #10
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	f7ff fc51 	bl	80035c0 <lsm6dsl_write_reg>
 8003d1e:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8003d20:	68fb      	ldr	r3, [r7, #12]
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b082      	sub	sp, #8
 8003d2e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d30:	2300      	movs	r3, #0
 8003d32:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d34:	2003      	movs	r0, #3
 8003d36:	f001 f843 	bl	8004dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d3a:	2000      	movs	r0, #0
 8003d3c:	f000 f80e 	bl	8003d5c <HAL_InitTick>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d002      	beq.n	8003d4c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	71fb      	strb	r3, [r7, #7]
 8003d4a:	e001      	b.n	8003d50 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003d4c:	f7fe fba6 	bl	800249c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d50:	79fb      	ldrb	r3, [r7, #7]
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
	...

08003d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003d64:	2300      	movs	r3, #0
 8003d66:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003d68:	4b17      	ldr	r3, [pc, #92]	; (8003dc8 <HAL_InitTick+0x6c>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d023      	beq.n	8003db8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003d70:	4b16      	ldr	r3, [pc, #88]	; (8003dcc <HAL_InitTick+0x70>)
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	4b14      	ldr	r3, [pc, #80]	; (8003dc8 <HAL_InitTick+0x6c>)
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	4619      	mov	r1, r3
 8003d7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d86:	4618      	mov	r0, r3
 8003d88:	f001 f84f 	bl	8004e2a <HAL_SYSTICK_Config>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10f      	bne.n	8003db2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2b0f      	cmp	r3, #15
 8003d96:	d809      	bhi.n	8003dac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d98:	2200      	movs	r2, #0
 8003d9a:	6879      	ldr	r1, [r7, #4]
 8003d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003da0:	f001 f819 	bl	8004dd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003da4:	4a0a      	ldr	r2, [pc, #40]	; (8003dd0 <HAL_InitTick+0x74>)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6013      	str	r3, [r2, #0]
 8003daa:	e007      	b.n	8003dbc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	73fb      	strb	r3, [r7, #15]
 8003db0:	e004      	b.n	8003dbc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	73fb      	strb	r3, [r7, #15]
 8003db6:	e001      	b.n	8003dbc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3710      	adds	r7, #16
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	20000014 	.word	0x20000014
 8003dcc:	20000008 	.word	0x20000008
 8003dd0:	20000010 	.word	0x20000010

08003dd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003dd8:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <HAL_IncTick+0x20>)
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	461a      	mov	r2, r3
 8003dde:	4b06      	ldr	r3, [pc, #24]	; (8003df8 <HAL_IncTick+0x24>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4413      	add	r3, r2
 8003de4:	4a04      	ldr	r2, [pc, #16]	; (8003df8 <HAL_IncTick+0x24>)
 8003de6:	6013      	str	r3, [r2, #0]
}
 8003de8:	bf00      	nop
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	20000014 	.word	0x20000014
 8003df8:	200017e4 	.word	0x200017e4

08003dfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
  return uwTick;
 8003e00:	4b03      	ldr	r3, [pc, #12]	; (8003e10 <HAL_GetTick+0x14>)
 8003e02:	681b      	ldr	r3, [r3, #0]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	200017e4 	.word	0x200017e4

08003e14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e1c:	f7ff ffee 	bl	8003dfc <HAL_GetTick>
 8003e20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e2c:	d005      	beq.n	8003e3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003e2e:	4b09      	ldr	r3, [pc, #36]	; (8003e54 <HAL_Delay+0x40>)
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	461a      	mov	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	4413      	add	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e3a:	bf00      	nop
 8003e3c:	f7ff ffde 	bl	8003dfc <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d8f7      	bhi.n	8003e3c <HAL_Delay+0x28>
  {
  }
}
 8003e4c:	bf00      	nop
 8003e4e:	3710      	adds	r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	20000014 	.word	0x20000014

08003e58 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	431a      	orrs	r2, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	609a      	str	r2, [r3, #8]
}
 8003e72:	bf00      	nop
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003e7e:	b480      	push	{r7}
 8003e80:	b083      	sub	sp, #12
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
 8003e86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	431a      	orrs	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	609a      	str	r2, [r3, #8]
}
 8003e98:	bf00      	nop
 8003e9a:	370c      	adds	r7, #12
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	370c      	adds	r7, #12
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b087      	sub	sp, #28
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
 8003ecc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	3360      	adds	r3, #96	; 0x60
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	4413      	add	r3, r2
 8003eda:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	4b08      	ldr	r3, [pc, #32]	; (8003f04 <LL_ADC_SetOffset+0x44>)
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	430a      	orrs	r2, r1
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003ef8:	bf00      	nop
 8003efa:	371c      	adds	r7, #28
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr
 8003f04:	03fff000 	.word	0x03fff000

08003f08 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	3360      	adds	r3, #96	; 0x60
 8003f16:	461a      	mov	r2, r3
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	4413      	add	r3, r2
 8003f1e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3714      	adds	r7, #20
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr

08003f34 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b087      	sub	sp, #28
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	3360      	adds	r3, #96	; 0x60
 8003f44:	461a      	mov	r2, r3
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	4413      	add	r3, r2
 8003f4c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	431a      	orrs	r2, r3
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003f5e:	bf00      	nop
 8003f60:	371c      	adds	r7, #28
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b083      	sub	sp, #12
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
 8003f72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	615a      	str	r2, [r3, #20]
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b087      	sub	sp, #28
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	3330      	adds	r3, #48	; 0x30
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	0a1b      	lsrs	r3, r3, #8
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	f003 030c 	and.w	r3, r3, #12
 8003fac:	4413      	add	r3, r2
 8003fae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	f003 031f 	and.w	r3, r3, #31
 8003fba:	211f      	movs	r1, #31
 8003fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8003fc0:	43db      	mvns	r3, r3
 8003fc2:	401a      	ands	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	0e9b      	lsrs	r3, r3, #26
 8003fc8:	f003 011f 	and.w	r1, r3, #31
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	f003 031f 	and.w	r3, r3, #31
 8003fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003fdc:	bf00      	nop
 8003fde:	371c      	adds	r7, #28
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b087      	sub	sp, #28
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	3314      	adds	r3, #20
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	0e5b      	lsrs	r3, r3, #25
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	f003 0304 	and.w	r3, r3, #4
 8004004:	4413      	add	r3, r2
 8004006:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	0d1b      	lsrs	r3, r3, #20
 8004010:	f003 031f 	and.w	r3, r3, #31
 8004014:	2107      	movs	r1, #7
 8004016:	fa01 f303 	lsl.w	r3, r1, r3
 800401a:	43db      	mvns	r3, r3
 800401c:	401a      	ands	r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	0d1b      	lsrs	r3, r3, #20
 8004022:	f003 031f 	and.w	r3, r3, #31
 8004026:	6879      	ldr	r1, [r7, #4]
 8004028:	fa01 f303 	lsl.w	r3, r1, r3
 800402c:	431a      	orrs	r2, r3
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004032:	bf00      	nop
 8004034:	371c      	adds	r7, #28
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
	...

08004040 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004040:	b480      	push	{r7}
 8004042:	b085      	sub	sp, #20
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004058:	43db      	mvns	r3, r3
 800405a:	401a      	ands	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f003 0318 	and.w	r3, r3, #24
 8004062:	4908      	ldr	r1, [pc, #32]	; (8004084 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004064:	40d9      	lsrs	r1, r3
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	400b      	ands	r3, r1
 800406a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800406e:	431a      	orrs	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004076:	bf00      	nop
 8004078:	3714      	adds	r7, #20
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	0007ffff 	.word	0x0007ffff

08004088 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004098:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6093      	str	r3, [r2, #8]
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80040c0:	d101      	bne.n	80040c6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80040c2:	2301      	movs	r3, #1
 80040c4:	e000      	b.n	80040c8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80040e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80040e8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80040f0:	bf00      	nop
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800410c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004110:	d101      	bne.n	8004116 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004112:	2301      	movs	r3, #1
 8004114:	e000      	b.n	8004118 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	2b01      	cmp	r3, #1
 8004136:	d101      	bne.n	800413c <LL_ADC_IsEnabled+0x18>
 8004138:	2301      	movs	r3, #1
 800413a:	e000      	b.n	800413e <LL_ADC_IsEnabled+0x1a>
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	370c      	adds	r7, #12
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr

0800414a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800414a:	b480      	push	{r7}
 800414c:	b083      	sub	sp, #12
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f003 0304 	and.w	r3, r3, #4
 800415a:	2b04      	cmp	r3, #4
 800415c:	d101      	bne.n	8004162 <LL_ADC_REG_IsConversionOngoing+0x18>
 800415e:	2301      	movs	r3, #1
 8004160:	e000      	b.n	8004164 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004162:	2300      	movs	r3, #0
}
 8004164:	4618      	mov	r0, r3
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr

08004170 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f003 0308 	and.w	r3, r3, #8
 8004180:	2b08      	cmp	r3, #8
 8004182:	d101      	bne.n	8004188 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004184:	2301      	movs	r3, #1
 8004186:	e000      	b.n	800418a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
	...

08004198 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b088      	sub	sp, #32
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041a0:	2300      	movs	r3, #0
 80041a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80041a4:	2300      	movs	r3, #0
 80041a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e12d      	b.n	800440e <HAL_ADC_Init+0x276>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d109      	bne.n	80041d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f7fd fa77 	bl	80016b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4618      	mov	r0, r3
 80041da:	f7ff ff67 	bl	80040ac <LL_ADC_IsDeepPowerDownEnabled>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d004      	beq.n	80041ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f7ff ff4d 	bl	8004088 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7ff ff82 	bl	80040fc <LL_ADC_IsInternalRegulatorEnabled>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d113      	bne.n	8004226 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4618      	mov	r0, r3
 8004204:	f7ff ff66 	bl	80040d4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004208:	4b83      	ldr	r3, [pc, #524]	; (8004418 <HAL_ADC_Init+0x280>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	099b      	lsrs	r3, r3, #6
 800420e:	4a83      	ldr	r2, [pc, #524]	; (800441c <HAL_ADC_Init+0x284>)
 8004210:	fba2 2303 	umull	r2, r3, r2, r3
 8004214:	099b      	lsrs	r3, r3, #6
 8004216:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004218:	e002      	b.n	8004220 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	3b01      	subs	r3, #1
 800421e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1f9      	bne.n	800421a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4618      	mov	r0, r3
 800422c:	f7ff ff66 	bl	80040fc <LL_ADC_IsInternalRegulatorEnabled>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d10d      	bne.n	8004252 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800423a:	f043 0210 	orr.w	r2, r3, #16
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004246:	f043 0201 	orr.w	r2, r3, #1
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f7ff ff77 	bl	800414a <LL_ADC_REG_IsConversionOngoing>
 800425c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004262:	f003 0310 	and.w	r3, r3, #16
 8004266:	2b00      	cmp	r3, #0
 8004268:	f040 80c8 	bne.w	80043fc <HAL_ADC_Init+0x264>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	2b00      	cmp	r3, #0
 8004270:	f040 80c4 	bne.w	80043fc <HAL_ADC_Init+0x264>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004278:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800427c:	f043 0202 	orr.w	r2, r3, #2
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4618      	mov	r0, r3
 800428a:	f7ff ff4b 	bl	8004124 <LL_ADC_IsEnabled>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d10b      	bne.n	80042ac <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004294:	4862      	ldr	r0, [pc, #392]	; (8004420 <HAL_ADC_Init+0x288>)
 8004296:	f7ff ff45 	bl	8004124 <LL_ADC_IsEnabled>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d105      	bne.n	80042ac <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	4619      	mov	r1, r3
 80042a6:	485f      	ldr	r0, [pc, #380]	; (8004424 <HAL_ADC_Init+0x28c>)
 80042a8:	f7ff fdd6 	bl	8003e58 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	7e5b      	ldrb	r3, [r3, #25]
 80042b0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042b6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80042bc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80042c2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042ca:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042cc:	4313      	orrs	r3, r2
 80042ce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d106      	bne.n	80042e8 <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042de:	3b01      	subs	r3, #1
 80042e0:	045b      	lsls	r3, r3, #17
 80042e2:	69ba      	ldr	r2, [r7, #24]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d009      	beq.n	8004304 <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80042fe:	69ba      	ldr	r2, [r7, #24]
 8004300:	4313      	orrs	r3, r2
 8004302:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	4b47      	ldr	r3, [pc, #284]	; (8004428 <HAL_ADC_Init+0x290>)
 800430c:	4013      	ands	r3, r2
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	6812      	ldr	r2, [r2, #0]
 8004312:	69b9      	ldr	r1, [r7, #24]
 8004314:	430b      	orrs	r3, r1
 8004316:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4618      	mov	r0, r3
 800431e:	f7ff ff14 	bl	800414a <LL_ADC_REG_IsConversionOngoing>
 8004322:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4618      	mov	r0, r3
 800432a:	f7ff ff21 	bl	8004170 <LL_ADC_INJ_IsConversionOngoing>
 800432e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d140      	bne.n	80043b8 <HAL_ADC_Init+0x220>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d13d      	bne.n	80043b8 <HAL_ADC_Init+0x220>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	7e1b      	ldrb	r3, [r3, #24]
 8004344:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004346:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800434e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004350:	4313      	orrs	r3, r2
 8004352:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800435e:	f023 0306 	bic.w	r3, r3, #6
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	6812      	ldr	r2, [r2, #0]
 8004366:	69b9      	ldr	r1, [r7, #24]
 8004368:	430b      	orrs	r3, r1
 800436a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004372:	2b01      	cmp	r3, #1
 8004374:	d118      	bne.n	80043a8 <HAL_ADC_Init+0x210>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004380:	f023 0304 	bic.w	r3, r3, #4
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800438c:	4311      	orrs	r1, r2
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004392:	4311      	orrs	r1, r2
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004398:	430a      	orrs	r2, r1
 800439a:	431a      	orrs	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f042 0201 	orr.w	r2, r2, #1
 80043a4:	611a      	str	r2, [r3, #16]
 80043a6:	e007      	b.n	80043b8 <HAL_ADC_Init+0x220>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	691a      	ldr	r2, [r3, #16]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0201 	bic.w	r2, r2, #1
 80043b6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d10c      	bne.n	80043da <HAL_ADC_Init+0x242>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c6:	f023 010f 	bic.w	r1, r3, #15
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	69db      	ldr	r3, [r3, #28]
 80043ce:	1e5a      	subs	r2, r3, #1
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	430a      	orrs	r2, r1
 80043d6:	631a      	str	r2, [r3, #48]	; 0x30
 80043d8:	e007      	b.n	80043ea <HAL_ADC_Init+0x252>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f022 020f 	bic.w	r2, r2, #15
 80043e8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ee:	f023 0303 	bic.w	r3, r3, #3
 80043f2:	f043 0201 	orr.w	r2, r3, #1
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	659a      	str	r2, [r3, #88]	; 0x58
 80043fa:	e007      	b.n	800440c <HAL_ADC_Init+0x274>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004400:	f043 0210 	orr.w	r2, r3, #16
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800440c:	7ffb      	ldrb	r3, [r7, #31]
}
 800440e:	4618      	mov	r0, r3
 8004410:	3720      	adds	r7, #32
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	20000008 	.word	0x20000008
 800441c:	053e2d63 	.word	0x053e2d63
 8004420:	50040000 	.word	0x50040000
 8004424:	50040300 	.word	0x50040300
 8004428:	fff0c007 	.word	0xfff0c007

0800442c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b0b6      	sub	sp, #216	; 0xd8
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004436:	2300      	movs	r3, #0
 8004438:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800443c:	2300      	movs	r3, #0
 800443e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004446:	2b01      	cmp	r3, #1
 8004448:	d101      	bne.n	800444e <HAL_ADC_ConfigChannel+0x22>
 800444a:	2302      	movs	r3, #2
 800444c:	e3d4      	b.n	8004bf8 <HAL_ADC_ConfigChannel+0x7cc>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f7ff fe75 	bl	800414a <LL_ADC_REG_IsConversionOngoing>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	f040 83b9 	bne.w	8004bda <HAL_ADC_ConfigChannel+0x7ae>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2b05      	cmp	r3, #5
 800446e:	d824      	bhi.n	80044ba <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	3b02      	subs	r3, #2
 8004476:	2b03      	cmp	r3, #3
 8004478:	d81b      	bhi.n	80044b2 <HAL_ADC_ConfigChannel+0x86>
 800447a:	a201      	add	r2, pc, #4	; (adr r2, 8004480 <HAL_ADC_ConfigChannel+0x54>)
 800447c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004480:	08004491 	.word	0x08004491
 8004484:	08004499 	.word	0x08004499
 8004488:	080044a1 	.word	0x080044a1
 800448c:	080044a9 	.word	0x080044a9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	220c      	movs	r2, #12
 8004494:	605a      	str	r2, [r3, #4]
          break;
 8004496:	e011      	b.n	80044bc <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	2212      	movs	r2, #18
 800449c:	605a      	str	r2, [r3, #4]
          break;
 800449e:	e00d      	b.n	80044bc <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	2218      	movs	r2, #24
 80044a4:	605a      	str	r2, [r3, #4]
          break;
 80044a6:	e009      	b.n	80044bc <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044ae:	605a      	str	r2, [r3, #4]
          break;
 80044b0:	e004      	b.n	80044bc <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2206      	movs	r2, #6
 80044b6:	605a      	str	r2, [r3, #4]
          break;
 80044b8:	e000      	b.n	80044bc <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80044ba:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6818      	ldr	r0, [r3, #0]
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	6859      	ldr	r1, [r3, #4]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	461a      	mov	r2, r3
 80044ca:	f7ff fd61 	bl	8003f90 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7ff fe39 	bl	800414a <LL_ADC_REG_IsConversionOngoing>
 80044d8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4618      	mov	r0, r3
 80044e2:	f7ff fe45 	bl	8004170 <LL_ADC_INJ_IsConversionOngoing>
 80044e6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80044ea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	f040 81c1 	bne.w	8004876 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80044f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	f040 81bc 	bne.w	8004876 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004506:	d10f      	bne.n	8004528 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6818      	ldr	r0, [r3, #0]
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2200      	movs	r2, #0
 8004512:	4619      	mov	r1, r3
 8004514:	f7ff fd68 	bl	8003fe8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004520:	4618      	mov	r0, r3
 8004522:	f7ff fd22 	bl	8003f6a <LL_ADC_SetSamplingTimeCommonConfig>
 8004526:	e00e      	b.n	8004546 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6818      	ldr	r0, [r3, #0]
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	6819      	ldr	r1, [r3, #0]
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	461a      	mov	r2, r3
 8004536:	f7ff fd57 	bl	8003fe8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2100      	movs	r1, #0
 8004540:	4618      	mov	r0, r3
 8004542:	f7ff fd12 	bl	8003f6a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	695a      	ldr	r2, [r3, #20]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	08db      	lsrs	r3, r3, #3
 8004552:	f003 0303 	and.w	r3, r3, #3
 8004556:	005b      	lsls	r3, r3, #1
 8004558:	fa02 f303 	lsl.w	r3, r2, r3
 800455c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	2b04      	cmp	r3, #4
 8004566:	d00a      	beq.n	800457e <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6818      	ldr	r0, [r3, #0]
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	6919      	ldr	r1, [r3, #16]
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004578:	f7ff fca2 	bl	8003ec0 <LL_ADC_SetOffset>
 800457c:	e17b      	b.n	8004876 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2100      	movs	r1, #0
 8004584:	4618      	mov	r0, r3
 8004586:	f7ff fcbf 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 800458a:	4603      	mov	r3, r0
 800458c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10a      	bne.n	80045aa <HAL_ADC_ConfigChannel+0x17e>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2100      	movs	r1, #0
 800459a:	4618      	mov	r0, r3
 800459c:	f7ff fcb4 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 80045a0:	4603      	mov	r3, r0
 80045a2:	0e9b      	lsrs	r3, r3, #26
 80045a4:	f003 021f 	and.w	r2, r3, #31
 80045a8:	e01e      	b.n	80045e8 <HAL_ADC_ConfigChannel+0x1bc>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2100      	movs	r1, #0
 80045b0:	4618      	mov	r0, r3
 80045b2:	f7ff fca9 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 80045b6:	4603      	mov	r3, r0
 80045b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80045c0:	fa93 f3a3 	rbit	r3, r3
 80045c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80045c8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80045cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80045d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 80045d8:	2320      	movs	r3, #32
 80045da:	e004      	b.n	80045e6 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 80045dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80045e0:	fab3 f383 	clz	r3, r3
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d105      	bne.n	8004600 <HAL_ADC_ConfigChannel+0x1d4>
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	0e9b      	lsrs	r3, r3, #26
 80045fa:	f003 031f 	and.w	r3, r3, #31
 80045fe:	e018      	b.n	8004632 <HAL_ADC_ConfigChannel+0x206>
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004608:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800460c:	fa93 f3a3 	rbit	r3, r3
 8004610:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004614:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004618:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800461c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8004624:	2320      	movs	r3, #32
 8004626:	e004      	b.n	8004632 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8004628:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800462c:	fab3 f383 	clz	r3, r3
 8004630:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004632:	429a      	cmp	r2, r3
 8004634:	d106      	bne.n	8004644 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2200      	movs	r2, #0
 800463c:	2100      	movs	r1, #0
 800463e:	4618      	mov	r0, r3
 8004640:	f7ff fc78 	bl	8003f34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2101      	movs	r1, #1
 800464a:	4618      	mov	r0, r3
 800464c:	f7ff fc5c 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 8004650:	4603      	mov	r3, r0
 8004652:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004656:	2b00      	cmp	r3, #0
 8004658:	d10a      	bne.n	8004670 <HAL_ADC_ConfigChannel+0x244>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2101      	movs	r1, #1
 8004660:	4618      	mov	r0, r3
 8004662:	f7ff fc51 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 8004666:	4603      	mov	r3, r0
 8004668:	0e9b      	lsrs	r3, r3, #26
 800466a:	f003 021f 	and.w	r2, r3, #31
 800466e:	e01e      	b.n	80046ae <HAL_ADC_ConfigChannel+0x282>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2101      	movs	r1, #1
 8004676:	4618      	mov	r0, r3
 8004678:	f7ff fc46 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 800467c:	4603      	mov	r3, r0
 800467e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004682:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004686:	fa93 f3a3 	rbit	r3, r3
 800468a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800468e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004692:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004696:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800469e:	2320      	movs	r3, #32
 80046a0:	e004      	b.n	80046ac <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 80046a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80046a6:	fab3 f383 	clz	r3, r3
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d105      	bne.n	80046c6 <HAL_ADC_ConfigChannel+0x29a>
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	0e9b      	lsrs	r3, r3, #26
 80046c0:	f003 031f 	and.w	r3, r3, #31
 80046c4:	e018      	b.n	80046f8 <HAL_ADC_ConfigChannel+0x2cc>
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046d2:	fa93 f3a3 	rbit	r3, r3
 80046d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80046da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80046de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80046e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d101      	bne.n	80046ee <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 80046ea:	2320      	movs	r3, #32
 80046ec:	e004      	b.n	80046f8 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 80046ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046f2:	fab3 f383 	clz	r3, r3
 80046f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d106      	bne.n	800470a <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2200      	movs	r2, #0
 8004702:	2101      	movs	r1, #1
 8004704:	4618      	mov	r0, r3
 8004706:	f7ff fc15 	bl	8003f34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2102      	movs	r1, #2
 8004710:	4618      	mov	r0, r3
 8004712:	f7ff fbf9 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 8004716:	4603      	mov	r3, r0
 8004718:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800471c:	2b00      	cmp	r3, #0
 800471e:	d10a      	bne.n	8004736 <HAL_ADC_ConfigChannel+0x30a>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2102      	movs	r1, #2
 8004726:	4618      	mov	r0, r3
 8004728:	f7ff fbee 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 800472c:	4603      	mov	r3, r0
 800472e:	0e9b      	lsrs	r3, r3, #26
 8004730:	f003 021f 	and.w	r2, r3, #31
 8004734:	e01e      	b.n	8004774 <HAL_ADC_ConfigChannel+0x348>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2102      	movs	r1, #2
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff fbe3 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 8004742:	4603      	mov	r3, r0
 8004744:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004748:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800474c:	fa93 f3a3 	rbit	r3, r3
 8004750:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004754:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004758:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800475c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8004764:	2320      	movs	r3, #32
 8004766:	e004      	b.n	8004772 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8004768:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800476c:	fab3 f383 	clz	r3, r3
 8004770:	b2db      	uxtb	r3, r3
 8004772:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800477c:	2b00      	cmp	r3, #0
 800477e:	d105      	bne.n	800478c <HAL_ADC_ConfigChannel+0x360>
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	0e9b      	lsrs	r3, r3, #26
 8004786:	f003 031f 	and.w	r3, r3, #31
 800478a:	e016      	b.n	80047ba <HAL_ADC_ConfigChannel+0x38e>
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004794:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004798:	fa93 f3a3 	rbit	r3, r3
 800479c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800479e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80047a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80047a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d101      	bne.n	80047b0 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 80047ac:	2320      	movs	r3, #32
 80047ae:	e004      	b.n	80047ba <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80047b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047b4:	fab3 f383 	clz	r3, r3
 80047b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d106      	bne.n	80047cc <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2200      	movs	r2, #0
 80047c4:	2102      	movs	r1, #2
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7ff fbb4 	bl	8003f34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2103      	movs	r1, #3
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7ff fb98 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 80047d8:	4603      	mov	r3, r0
 80047da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10a      	bne.n	80047f8 <HAL_ADC_ConfigChannel+0x3cc>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2103      	movs	r1, #3
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7ff fb8d 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 80047ee:	4603      	mov	r3, r0
 80047f0:	0e9b      	lsrs	r3, r3, #26
 80047f2:	f003 021f 	and.w	r2, r3, #31
 80047f6:	e017      	b.n	8004828 <HAL_ADC_ConfigChannel+0x3fc>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2103      	movs	r1, #3
 80047fe:	4618      	mov	r0, r3
 8004800:	f7ff fb82 	bl	8003f08 <LL_ADC_GetOffsetChannel>
 8004804:	4603      	mov	r3, r0
 8004806:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004808:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800480a:	fa93 f3a3 	rbit	r3, r3
 800480e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004810:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004812:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004814:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800481a:	2320      	movs	r3, #32
 800481c:	e003      	b.n	8004826 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 800481e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004820:	fab3 f383 	clz	r3, r3
 8004824:	b2db      	uxtb	r3, r3
 8004826:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004830:	2b00      	cmp	r3, #0
 8004832:	d105      	bne.n	8004840 <HAL_ADC_ConfigChannel+0x414>
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	0e9b      	lsrs	r3, r3, #26
 800483a:	f003 031f 	and.w	r3, r3, #31
 800483e:	e011      	b.n	8004864 <HAL_ADC_ConfigChannel+0x438>
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004846:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004848:	fa93 f3a3 	rbit	r3, r3
 800484c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800484e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004850:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004854:	2b00      	cmp	r3, #0
 8004856:	d101      	bne.n	800485c <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8004858:	2320      	movs	r3, #32
 800485a:	e003      	b.n	8004864 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 800485c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800485e:	fab3 f383 	clz	r3, r3
 8004862:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004864:	429a      	cmp	r2, r3
 8004866:	d106      	bne.n	8004876 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2200      	movs	r2, #0
 800486e:	2103      	movs	r1, #3
 8004870:	4618      	mov	r0, r3
 8004872:	f7ff fb5f 	bl	8003f34 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4618      	mov	r0, r3
 800487c:	f7ff fc52 	bl	8004124 <LL_ADC_IsEnabled>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	f040 8140 	bne.w	8004b08 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6818      	ldr	r0, [r3, #0]
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	6819      	ldr	r1, [r3, #0]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	461a      	mov	r2, r3
 8004896:	f7ff fbd3 	bl	8004040 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	4a8f      	ldr	r2, [pc, #572]	; (8004adc <HAL_ADC_ConfigChannel+0x6b0>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	f040 8131 	bne.w	8004b08 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10b      	bne.n	80048ce <HAL_ADC_ConfigChannel+0x4a2>
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	0e9b      	lsrs	r3, r3, #26
 80048bc:	3301      	adds	r3, #1
 80048be:	f003 031f 	and.w	r3, r3, #31
 80048c2:	2b09      	cmp	r3, #9
 80048c4:	bf94      	ite	ls
 80048c6:	2301      	movls	r3, #1
 80048c8:	2300      	movhi	r3, #0
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	e019      	b.n	8004902 <HAL_ADC_ConfigChannel+0x4d6>
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048d6:	fa93 f3a3 	rbit	r3, r3
 80048da:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80048dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048de:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80048e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d101      	bne.n	80048ea <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 80048e6:	2320      	movs	r3, #32
 80048e8:	e003      	b.n	80048f2 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 80048ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048ec:	fab3 f383 	clz	r3, r3
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	3301      	adds	r3, #1
 80048f4:	f003 031f 	and.w	r3, r3, #31
 80048f8:	2b09      	cmp	r3, #9
 80048fa:	bf94      	ite	ls
 80048fc:	2301      	movls	r3, #1
 80048fe:	2300      	movhi	r3, #0
 8004900:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004902:	2b00      	cmp	r3, #0
 8004904:	d079      	beq.n	80049fa <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800490e:	2b00      	cmp	r3, #0
 8004910:	d107      	bne.n	8004922 <HAL_ADC_ConfigChannel+0x4f6>
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	0e9b      	lsrs	r3, r3, #26
 8004918:	3301      	adds	r3, #1
 800491a:	069b      	lsls	r3, r3, #26
 800491c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004920:	e015      	b.n	800494e <HAL_ADC_ConfigChannel+0x522>
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004928:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800492a:	fa93 f3a3 	rbit	r3, r3
 800492e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004930:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004932:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004934:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 800493a:	2320      	movs	r3, #32
 800493c:	e003      	b.n	8004946 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 800493e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004940:	fab3 f383 	clz	r3, r3
 8004944:	b2db      	uxtb	r3, r3
 8004946:	3301      	adds	r3, #1
 8004948:	069b      	lsls	r3, r3, #26
 800494a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004956:	2b00      	cmp	r3, #0
 8004958:	d109      	bne.n	800496e <HAL_ADC_ConfigChannel+0x542>
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	0e9b      	lsrs	r3, r3, #26
 8004960:	3301      	adds	r3, #1
 8004962:	f003 031f 	and.w	r3, r3, #31
 8004966:	2101      	movs	r1, #1
 8004968:	fa01 f303 	lsl.w	r3, r1, r3
 800496c:	e017      	b.n	800499e <HAL_ADC_ConfigChannel+0x572>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004974:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004976:	fa93 f3a3 	rbit	r3, r3
 800497a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800497c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800497e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004980:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004982:	2b00      	cmp	r3, #0
 8004984:	d101      	bne.n	800498a <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8004986:	2320      	movs	r3, #32
 8004988:	e003      	b.n	8004992 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 800498a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800498c:	fab3 f383 	clz	r3, r3
 8004990:	b2db      	uxtb	r3, r3
 8004992:	3301      	adds	r3, #1
 8004994:	f003 031f 	and.w	r3, r3, #31
 8004998:	2101      	movs	r1, #1
 800499a:	fa01 f303 	lsl.w	r3, r1, r3
 800499e:	ea42 0103 	orr.w	r1, r2, r3
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d10a      	bne.n	80049c4 <HAL_ADC_ConfigChannel+0x598>
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	0e9b      	lsrs	r3, r3, #26
 80049b4:	3301      	adds	r3, #1
 80049b6:	f003 021f 	and.w	r2, r3, #31
 80049ba:	4613      	mov	r3, r2
 80049bc:	005b      	lsls	r3, r3, #1
 80049be:	4413      	add	r3, r2
 80049c0:	051b      	lsls	r3, r3, #20
 80049c2:	e018      	b.n	80049f6 <HAL_ADC_ConfigChannel+0x5ca>
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049cc:	fa93 f3a3 	rbit	r3, r3
 80049d0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80049d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80049d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d101      	bne.n	80049e0 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 80049dc:	2320      	movs	r3, #32
 80049de:	e003      	b.n	80049e8 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 80049e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049e2:	fab3 f383 	clz	r3, r3
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	3301      	adds	r3, #1
 80049ea:	f003 021f 	and.w	r2, r3, #31
 80049ee:	4613      	mov	r3, r2
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	4413      	add	r3, r2
 80049f4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049f6:	430b      	orrs	r3, r1
 80049f8:	e081      	b.n	8004afe <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d107      	bne.n	8004a16 <HAL_ADC_ConfigChannel+0x5ea>
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	0e9b      	lsrs	r3, r3, #26
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	069b      	lsls	r3, r3, #26
 8004a10:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004a14:	e015      	b.n	8004a42 <HAL_ADC_ConfigChannel+0x616>
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a1e:	fa93 f3a3 	rbit	r3, r3
 8004a22:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a26:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8004a2e:	2320      	movs	r3, #32
 8004a30:	e003      	b.n	8004a3a <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8004a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a34:	fab3 f383 	clz	r3, r3
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	069b      	lsls	r3, r3, #26
 8004a3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d109      	bne.n	8004a62 <HAL_ADC_ConfigChannel+0x636>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	0e9b      	lsrs	r3, r3, #26
 8004a54:	3301      	adds	r3, #1
 8004a56:	f003 031f 	and.w	r3, r3, #31
 8004a5a:	2101      	movs	r1, #1
 8004a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a60:	e017      	b.n	8004a92 <HAL_ADC_ConfigChannel+0x666>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a68:	6a3b      	ldr	r3, [r7, #32]
 8004a6a:	fa93 f3a3 	rbit	r3, r3
 8004a6e:	61fb      	str	r3, [r7, #28]
  return result;
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8004a7a:	2320      	movs	r3, #32
 8004a7c:	e003      	b.n	8004a86 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8004a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a80:	fab3 f383 	clz	r3, r3
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	3301      	adds	r3, #1
 8004a88:	f003 031f 	and.w	r3, r3, #31
 8004a8c:	2101      	movs	r1, #1
 8004a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a92:	ea42 0103 	orr.w	r1, r2, r3
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10d      	bne.n	8004abe <HAL_ADC_ConfigChannel+0x692>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	0e9b      	lsrs	r3, r3, #26
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	f003 021f 	and.w	r2, r3, #31
 8004aae:	4613      	mov	r3, r2
 8004ab0:	005b      	lsls	r3, r3, #1
 8004ab2:	4413      	add	r3, r2
 8004ab4:	3b1e      	subs	r3, #30
 8004ab6:	051b      	lsls	r3, r3, #20
 8004ab8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004abc:	e01e      	b.n	8004afc <HAL_ADC_ConfigChannel+0x6d0>
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	fa93 f3a3 	rbit	r3, r3
 8004aca:	613b      	str	r3, [r7, #16]
  return result;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d104      	bne.n	8004ae0 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8004ad6:	2320      	movs	r3, #32
 8004ad8:	e006      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0x6bc>
 8004ada:	bf00      	nop
 8004adc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	fab3 f383 	clz	r3, r3
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	3301      	adds	r3, #1
 8004aea:	f003 021f 	and.w	r2, r3, #31
 8004aee:	4613      	mov	r3, r2
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	4413      	add	r3, r2
 8004af4:	3b1e      	subs	r3, #30
 8004af6:	051b      	lsls	r3, r3, #20
 8004af8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004afc:	430b      	orrs	r3, r1
 8004afe:	683a      	ldr	r2, [r7, #0]
 8004b00:	6892      	ldr	r2, [r2, #8]
 8004b02:	4619      	mov	r1, r3
 8004b04:	f7ff fa70 	bl	8003fe8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	4b3c      	ldr	r3, [pc, #240]	; (8004c00 <HAL_ADC_ConfigChannel+0x7d4>)
 8004b0e:	4013      	ands	r3, r2
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d06b      	beq.n	8004bec <HAL_ADC_ConfigChannel+0x7c0>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b14:	483b      	ldr	r0, [pc, #236]	; (8004c04 <HAL_ADC_ConfigChannel+0x7d8>)
 8004b16:	f7ff f9c5 	bl	8003ea4 <LL_ADC_GetCommonPathInternalCh>
 8004b1a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a39      	ldr	r2, [pc, #228]	; (8004c08 <HAL_ADC_ConfigChannel+0x7dc>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d126      	bne.n	8004b76 <HAL_ADC_ConfigChannel+0x74a>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004b28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d120      	bne.n	8004b76 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a34      	ldr	r2, [pc, #208]	; (8004c0c <HAL_ADC_ConfigChannel+0x7e0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d156      	bne.n	8004bec <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b42:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004b46:	4619      	mov	r1, r3
 8004b48:	482e      	ldr	r0, [pc, #184]	; (8004c04 <HAL_ADC_ConfigChannel+0x7d8>)
 8004b4a:	f7ff f998 	bl	8003e7e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004b4e:	4b30      	ldr	r3, [pc, #192]	; (8004c10 <HAL_ADC_ConfigChannel+0x7e4>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	099b      	lsrs	r3, r3, #6
 8004b54:	4a2f      	ldr	r2, [pc, #188]	; (8004c14 <HAL_ADC_ConfigChannel+0x7e8>)
 8004b56:	fba2 2303 	umull	r2, r3, r2, r3
 8004b5a:	099a      	lsrs	r2, r3, #6
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	4413      	add	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004b66:	e002      	b.n	8004b6e <HAL_ADC_ConfigChannel+0x742>
          {
            wait_loop_index--;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1f9      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x73c>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b74:	e03a      	b.n	8004bec <HAL_ADC_ConfigChannel+0x7c0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a27      	ldr	r2, [pc, #156]	; (8004c18 <HAL_ADC_ConfigChannel+0x7ec>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d113      	bne.n	8004ba8 <HAL_ADC_ConfigChannel+0x77c>
 8004b80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d10d      	bne.n	8004ba8 <HAL_ADC_ConfigChannel+0x77c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a1e      	ldr	r2, [pc, #120]	; (8004c0c <HAL_ADC_ConfigChannel+0x7e0>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d12a      	bne.n	8004bec <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004b9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	4818      	ldr	r0, [pc, #96]	; (8004c04 <HAL_ADC_ConfigChannel+0x7d8>)
 8004ba2:	f7ff f96c 	bl	8003e7e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ba6:	e021      	b.n	8004bec <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a1b      	ldr	r2, [pc, #108]	; (8004c1c <HAL_ADC_ConfigChannel+0x7f0>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d11c      	bne.n	8004bec <HAL_ADC_ConfigChannel+0x7c0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004bb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004bb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d116      	bne.n	8004bec <HAL_ADC_ConfigChannel+0x7c0>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a12      	ldr	r2, [pc, #72]	; (8004c0c <HAL_ADC_ConfigChannel+0x7e0>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d111      	bne.n	8004bec <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004bcc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	480c      	ldr	r0, [pc, #48]	; (8004c04 <HAL_ADC_ConfigChannel+0x7d8>)
 8004bd4:	f7ff f953 	bl	8003e7e <LL_ADC_SetCommonPathInternalCh>
 8004bd8:	e008      	b.n	8004bec <HAL_ADC_ConfigChannel+0x7c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bde:	f043 0220 	orr.w	r2, r3, #32
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8004bf4:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	37d8      	adds	r7, #216	; 0xd8
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	80080000 	.word	0x80080000
 8004c04:	50040300 	.word	0x50040300
 8004c08:	c7520000 	.word	0xc7520000
 8004c0c:	50040000 	.word	0x50040000
 8004c10:	20000008 	.word	0x20000008
 8004c14:	053e2d63 	.word	0x053e2d63
 8004c18:	cb840000 	.word	0xcb840000
 8004c1c:	80000001 	.word	0x80000001

08004c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f003 0307 	and.w	r3, r3, #7
 8004c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c30:	4b0c      	ldr	r3, [pc, #48]	; (8004c64 <__NVIC_SetPriorityGrouping+0x44>)
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c52:	4a04      	ldr	r2, [pc, #16]	; (8004c64 <__NVIC_SetPriorityGrouping+0x44>)
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	60d3      	str	r3, [r2, #12]
}
 8004c58:	bf00      	nop
 8004c5a:	3714      	adds	r7, #20
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr
 8004c64:	e000ed00 	.word	0xe000ed00

08004c68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c6c:	4b04      	ldr	r3, [pc, #16]	; (8004c80 <__NVIC_GetPriorityGrouping+0x18>)
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	0a1b      	lsrs	r3, r3, #8
 8004c72:	f003 0307 	and.w	r3, r3, #7
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr
 8004c80:	e000ed00 	.word	0xe000ed00

08004c84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	db0b      	blt.n	8004cae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c96:	79fb      	ldrb	r3, [r7, #7]
 8004c98:	f003 021f 	and.w	r2, r3, #31
 8004c9c:	4907      	ldr	r1, [pc, #28]	; (8004cbc <__NVIC_EnableIRQ+0x38>)
 8004c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ca2:	095b      	lsrs	r3, r3, #5
 8004ca4:	2001      	movs	r0, #1
 8004ca6:	fa00 f202 	lsl.w	r2, r0, r2
 8004caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004cae:	bf00      	nop
 8004cb0:	370c      	adds	r7, #12
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	e000e100 	.word	0xe000e100

08004cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	6039      	str	r1, [r7, #0]
 8004cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	db0a      	blt.n	8004cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	b2da      	uxtb	r2, r3
 8004cd8:	490c      	ldr	r1, [pc, #48]	; (8004d0c <__NVIC_SetPriority+0x4c>)
 8004cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cde:	0112      	lsls	r2, r2, #4
 8004ce0:	b2d2      	uxtb	r2, r2
 8004ce2:	440b      	add	r3, r1
 8004ce4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ce8:	e00a      	b.n	8004d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	4908      	ldr	r1, [pc, #32]	; (8004d10 <__NVIC_SetPriority+0x50>)
 8004cf0:	79fb      	ldrb	r3, [r7, #7]
 8004cf2:	f003 030f 	and.w	r3, r3, #15
 8004cf6:	3b04      	subs	r3, #4
 8004cf8:	0112      	lsls	r2, r2, #4
 8004cfa:	b2d2      	uxtb	r2, r2
 8004cfc:	440b      	add	r3, r1
 8004cfe:	761a      	strb	r2, [r3, #24]
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	e000e100 	.word	0xe000e100
 8004d10:	e000ed00 	.word	0xe000ed00

08004d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b089      	sub	sp, #36	; 0x24
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	60b9      	str	r1, [r7, #8]
 8004d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f003 0307 	and.w	r3, r3, #7
 8004d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	f1c3 0307 	rsb	r3, r3, #7
 8004d2e:	2b04      	cmp	r3, #4
 8004d30:	bf28      	it	cs
 8004d32:	2304      	movcs	r3, #4
 8004d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	3304      	adds	r3, #4
 8004d3a:	2b06      	cmp	r3, #6
 8004d3c:	d902      	bls.n	8004d44 <NVIC_EncodePriority+0x30>
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	3b03      	subs	r3, #3
 8004d42:	e000      	b.n	8004d46 <NVIC_EncodePriority+0x32>
 8004d44:	2300      	movs	r3, #0
 8004d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d48:	f04f 32ff 	mov.w	r2, #4294967295
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d52:	43da      	mvns	r2, r3
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	401a      	ands	r2, r3
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	fa01 f303 	lsl.w	r3, r1, r3
 8004d66:	43d9      	mvns	r1, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d6c:	4313      	orrs	r3, r2
         );
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3724      	adds	r7, #36	; 0x24
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
	...

08004d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b082      	sub	sp, #8
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	3b01      	subs	r3, #1
 8004d88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d8c:	d301      	bcc.n	8004d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e00f      	b.n	8004db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d92:	4a0a      	ldr	r2, [pc, #40]	; (8004dbc <SysTick_Config+0x40>)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	3b01      	subs	r3, #1
 8004d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d9a:	210f      	movs	r1, #15
 8004d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004da0:	f7ff ff8e 	bl	8004cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004da4:	4b05      	ldr	r3, [pc, #20]	; (8004dbc <SysTick_Config+0x40>)
 8004da6:	2200      	movs	r2, #0
 8004da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004daa:	4b04      	ldr	r3, [pc, #16]	; (8004dbc <SysTick_Config+0x40>)
 8004dac:	2207      	movs	r2, #7
 8004dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004db0:	2300      	movs	r3, #0
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3708      	adds	r7, #8
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	e000e010 	.word	0xe000e010

08004dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f7ff ff29 	bl	8004c20 <__NVIC_SetPriorityGrouping>
}
 8004dce:	bf00      	nop
 8004dd0:	3708      	adds	r7, #8
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b086      	sub	sp, #24
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	4603      	mov	r3, r0
 8004dde:	60b9      	str	r1, [r7, #8]
 8004de0:	607a      	str	r2, [r7, #4]
 8004de2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004de4:	2300      	movs	r3, #0
 8004de6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004de8:	f7ff ff3e 	bl	8004c68 <__NVIC_GetPriorityGrouping>
 8004dec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	68b9      	ldr	r1, [r7, #8]
 8004df2:	6978      	ldr	r0, [r7, #20]
 8004df4:	f7ff ff8e 	bl	8004d14 <NVIC_EncodePriority>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dfe:	4611      	mov	r1, r2
 8004e00:	4618      	mov	r0, r3
 8004e02:	f7ff ff5d 	bl	8004cc0 <__NVIC_SetPriority>
}
 8004e06:	bf00      	nop
 8004e08:	3718      	adds	r7, #24
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}

08004e0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b082      	sub	sp, #8
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	4603      	mov	r3, r0
 8004e16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f7ff ff31 	bl	8004c84 <__NVIC_EnableIRQ>
}
 8004e22:	bf00      	nop
 8004e24:	3708      	adds	r7, #8
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}

08004e2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e2a:	b580      	push	{r7, lr}
 8004e2c:	b082      	sub	sp, #8
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f7ff ffa2 	bl	8004d7c <SysTick_Config>
 8004e38:	4603      	mov	r3, r0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3708      	adds	r7, #8
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
	...

08004e44 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e054      	b.n	8004f00 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	7f5b      	ldrb	r3, [r3, #29]
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d105      	bne.n	8004e6c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f7fc fc86 	bl	8001778 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2202      	movs	r2, #2
 8004e70:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	791b      	ldrb	r3, [r3, #4]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10c      	bne.n	8004e94 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a22      	ldr	r2, [pc, #136]	; (8004f08 <HAL_CRC_Init+0xc4>)
 8004e80:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0218 	bic.w	r2, r2, #24
 8004e90:	609a      	str	r2, [r3, #8]
 8004e92:	e00c      	b.n	8004eae <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6899      	ldr	r1, [r3, #8]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 f834 	bl	8004f0c <HAL_CRCEx_Polynomial_Set>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d001      	beq.n	8004eae <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e028      	b.n	8004f00 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	795b      	ldrb	r3, [r3, #5]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d105      	bne.n	8004ec2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f04f 32ff 	mov.w	r2, #4294967295
 8004ebe:	611a      	str	r2, [r3, #16]
 8004ec0:	e004      	b.n	8004ecc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	6912      	ldr	r2, [r2, #16]
 8004eca:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	695a      	ldr	r2, [r3, #20]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	699a      	ldr	r2, [r3, #24]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004efe:	2300      	movs	r3, #0
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3708      	adds	r7, #8
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	04c11db7 	.word	0x04c11db7

08004f0c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b087      	sub	sp, #28
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004f1c:	231f      	movs	r3, #31
 8004f1e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004f20:	bf00      	nop
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	1e5a      	subs	r2, r3, #1
 8004f26:	613a      	str	r2, [r7, #16]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d009      	beq.n	8004f40 <HAL_CRCEx_Polynomial_Set+0x34>
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	f003 031f 	and.w	r3, r3, #31
 8004f32:	68ba      	ldr	r2, [r7, #8]
 8004f34:	fa22 f303 	lsr.w	r3, r2, r3
 8004f38:	f003 0301 	and.w	r3, r3, #1
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d0f0      	beq.n	8004f22 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2b18      	cmp	r3, #24
 8004f44:	d846      	bhi.n	8004fd4 <HAL_CRCEx_Polynomial_Set+0xc8>
 8004f46:	a201      	add	r2, pc, #4	; (adr r2, 8004f4c <HAL_CRCEx_Polynomial_Set+0x40>)
 8004f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4c:	08004fdb 	.word	0x08004fdb
 8004f50:	08004fd5 	.word	0x08004fd5
 8004f54:	08004fd5 	.word	0x08004fd5
 8004f58:	08004fd5 	.word	0x08004fd5
 8004f5c:	08004fd5 	.word	0x08004fd5
 8004f60:	08004fd5 	.word	0x08004fd5
 8004f64:	08004fd5 	.word	0x08004fd5
 8004f68:	08004fd5 	.word	0x08004fd5
 8004f6c:	08004fc9 	.word	0x08004fc9
 8004f70:	08004fd5 	.word	0x08004fd5
 8004f74:	08004fd5 	.word	0x08004fd5
 8004f78:	08004fd5 	.word	0x08004fd5
 8004f7c:	08004fd5 	.word	0x08004fd5
 8004f80:	08004fd5 	.word	0x08004fd5
 8004f84:	08004fd5 	.word	0x08004fd5
 8004f88:	08004fd5 	.word	0x08004fd5
 8004f8c:	08004fbd 	.word	0x08004fbd
 8004f90:	08004fd5 	.word	0x08004fd5
 8004f94:	08004fd5 	.word	0x08004fd5
 8004f98:	08004fd5 	.word	0x08004fd5
 8004f9c:	08004fd5 	.word	0x08004fd5
 8004fa0:	08004fd5 	.word	0x08004fd5
 8004fa4:	08004fd5 	.word	0x08004fd5
 8004fa8:	08004fd5 	.word	0x08004fd5
 8004fac:	08004fb1 	.word	0x08004fb1
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	2b06      	cmp	r3, #6
 8004fb4:	d913      	bls.n	8004fde <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004fba:	e010      	b.n	8004fde <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	2b07      	cmp	r3, #7
 8004fc0:	d90f      	bls.n	8004fe2 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004fc6:	e00c      	b.n	8004fe2 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	2b0f      	cmp	r3, #15
 8004fcc:	d90b      	bls.n	8004fe6 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004fd2:	e008      	b.n	8004fe6 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	75fb      	strb	r3, [r7, #23]
      break;
 8004fd8:	e006      	b.n	8004fe8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004fda:	bf00      	nop
 8004fdc:	e004      	b.n	8004fe8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004fde:	bf00      	nop
 8004fe0:	e002      	b.n	8004fe8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004fe2:	bf00      	nop
 8004fe4:	e000      	b.n	8004fe8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004fe6:	bf00      	nop
  }
  if (status == HAL_OK)
 8004fe8:	7dfb      	ldrb	r3, [r7, #23]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10d      	bne.n	800500a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f023 0118 	bic.w	r1, r3, #24
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	430a      	orrs	r2, r1
 8005008:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800500a:	7dfb      	ldrb	r3, [r7, #23]
}
 800500c:	4618      	mov	r0, r3
 800500e:	371c      	adds	r7, #28
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e0ac      	b.n	8005184 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4618      	mov	r0, r3
 8005030:	f000 f8b2 	bl	8005198 <DFSDM_GetChannelFromInstance>
 8005034:	4602      	mov	r2, r0
 8005036:	4b55      	ldr	r3, [pc, #340]	; (800518c <HAL_DFSDM_ChannelInit+0x174>)
 8005038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d001      	beq.n	8005044 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e09f      	b.n	8005184 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f7fc fbef 	bl	8001828 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800504a:	4b51      	ldr	r3, [pc, #324]	; (8005190 <HAL_DFSDM_ChannelInit+0x178>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	3301      	adds	r3, #1
 8005050:	4a4f      	ldr	r2, [pc, #316]	; (8005190 <HAL_DFSDM_ChannelInit+0x178>)
 8005052:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8005054:	4b4e      	ldr	r3, [pc, #312]	; (8005190 <HAL_DFSDM_ChannelInit+0x178>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2b01      	cmp	r3, #1
 800505a:	d125      	bne.n	80050a8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800505c:	4b4d      	ldr	r3, [pc, #308]	; (8005194 <HAL_DFSDM_ChannelInit+0x17c>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a4c      	ldr	r2, [pc, #304]	; (8005194 <HAL_DFSDM_ChannelInit+0x17c>)
 8005062:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005066:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8005068:	4b4a      	ldr	r3, [pc, #296]	; (8005194 <HAL_DFSDM_ChannelInit+0x17c>)
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	4948      	ldr	r1, [pc, #288]	; (8005194 <HAL_DFSDM_ChannelInit+0x17c>)
 8005072:	4313      	orrs	r3, r2
 8005074:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8005076:	4b47      	ldr	r3, [pc, #284]	; (8005194 <HAL_DFSDM_ChannelInit+0x17c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a46      	ldr	r2, [pc, #280]	; (8005194 <HAL_DFSDM_ChannelInit+0x17c>)
 800507c:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8005080:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	791b      	ldrb	r3, [r3, #4]
 8005086:	2b01      	cmp	r3, #1
 8005088:	d108      	bne.n	800509c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800508a:	4b42      	ldr	r3, [pc, #264]	; (8005194 <HAL_DFSDM_ChannelInit+0x17c>)
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	3b01      	subs	r3, #1
 8005094:	041b      	lsls	r3, r3, #16
 8005096:	493f      	ldr	r1, [pc, #252]	; (8005194 <HAL_DFSDM_ChannelInit+0x17c>)
 8005098:	4313      	orrs	r3, r2
 800509a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800509c:	4b3d      	ldr	r3, [pc, #244]	; (8005194 <HAL_DFSDM_ChannelInit+0x17c>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a3c      	ldr	r2, [pc, #240]	; (8005194 <HAL_DFSDM_ChannelInit+0x17c>)
 80050a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80050a6:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80050b6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	6819      	ldr	r1, [r3, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80050c6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80050cc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f022 020f 	bic.w	r2, r2, #15
 80050e4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	6819      	ldr	r1, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80050f4:	431a      	orrs	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	430a      	orrs	r2, r1
 80050fc:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 800510c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	6899      	ldr	r1, [r3, #8]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800511c:	3b01      	subs	r3, #1
 800511e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8005120:	431a      	orrs	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	430a      	orrs	r2, r1
 8005128:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f002 0207 	and.w	r2, r2, #7
 8005138:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	6859      	ldr	r1, [r3, #4]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005144:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800514c:	431a      	orrs	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	430a      	orrs	r2, r1
 8005154:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005164:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4618      	mov	r0, r3
 8005174:	f000 f810 	bl	8005198 <DFSDM_GetChannelFromInstance>
 8005178:	4601      	mov	r1, r0
 800517a:	4a04      	ldr	r2, [pc, #16]	; (800518c <HAL_DFSDM_ChannelInit+0x174>)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	20000928 	.word	0x20000928
 8005190:	20000924 	.word	0x20000924
 8005194:	40016000 	.word	0x40016000

08005198 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	4a1c      	ldr	r2, [pc, #112]	; (8005214 <DFSDM_GetChannelFromInstance+0x7c>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d102      	bne.n	80051ae <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80051a8:	2300      	movs	r3, #0
 80051aa:	60fb      	str	r3, [r7, #12]
 80051ac:	e02b      	b.n	8005206 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a19      	ldr	r2, [pc, #100]	; (8005218 <DFSDM_GetChannelFromInstance+0x80>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d102      	bne.n	80051bc <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80051b6:	2301      	movs	r3, #1
 80051b8:	60fb      	str	r3, [r7, #12]
 80051ba:	e024      	b.n	8005206 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a17      	ldr	r2, [pc, #92]	; (800521c <DFSDM_GetChannelFromInstance+0x84>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d102      	bne.n	80051ca <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80051c4:	2302      	movs	r3, #2
 80051c6:	60fb      	str	r3, [r7, #12]
 80051c8:	e01d      	b.n	8005206 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a14      	ldr	r2, [pc, #80]	; (8005220 <DFSDM_GetChannelFromInstance+0x88>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d102      	bne.n	80051d8 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80051d2:	2304      	movs	r3, #4
 80051d4:	60fb      	str	r3, [r7, #12]
 80051d6:	e016      	b.n	8005206 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a12      	ldr	r2, [pc, #72]	; (8005224 <DFSDM_GetChannelFromInstance+0x8c>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d102      	bne.n	80051e6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80051e0:	2305      	movs	r3, #5
 80051e2:	60fb      	str	r3, [r7, #12]
 80051e4:	e00f      	b.n	8005206 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a0f      	ldr	r2, [pc, #60]	; (8005228 <DFSDM_GetChannelFromInstance+0x90>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d102      	bne.n	80051f4 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80051ee:	2306      	movs	r3, #6
 80051f0:	60fb      	str	r3, [r7, #12]
 80051f2:	e008      	b.n	8005206 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a0d      	ldr	r2, [pc, #52]	; (800522c <DFSDM_GetChannelFromInstance+0x94>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d102      	bne.n	8005202 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80051fc:	2307      	movs	r3, #7
 80051fe:	60fb      	str	r3, [r7, #12]
 8005200:	e001      	b.n	8005206 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8005202:	2303      	movs	r3, #3
 8005204:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8005206:	68fb      	ldr	r3, [r7, #12]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr
 8005214:	40016000 	.word	0x40016000
 8005218:	40016020 	.word	0x40016020
 800521c:	40016040 	.word	0x40016040
 8005220:	40016080 	.word	0x40016080
 8005224:	400160a0 	.word	0x400160a0
 8005228:	400160c0 	.word	0x400160c0
 800522c:	400160e0 	.word	0x400160e0

08005230 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005230:	b480      	push	{r7}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	460b      	mov	r3, r1
 800523a:	607a      	str	r2, [r7, #4]
 800523c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800523e:	2300      	movs	r3, #0
 8005240:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8005242:	7afb      	ldrb	r3, [r7, #11]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d103      	bne.n	8005250 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	605a      	str	r2, [r3, #4]
      break;
 800524e:	e002      	b.n	8005256 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	75fb      	strb	r3, [r7, #23]
      break;
 8005254:	bf00      	nop
  }

  return status;
 8005256:	7dfb      	ldrb	r3, [r7, #23]
}
 8005258:	4618      	mov	r0, r3
 800525a:	371c      	adds	r7, #28
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d101      	bne.n	8005278 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e003      	b.n	8005280 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800527e:	2300      	movs	r3, #0
  }
}
 8005280:	4618      	mov	r0, r3
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	0c1b      	lsrs	r3, r3, #16
 800529a:	f003 0301 	and.w	r3, r3, #1
 800529e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 031f 	and.w	r3, r3, #31
 80052a8:	2201      	movs	r2, #1
 80052aa:	fa02 f303 	lsl.w	r3, r2, r3
 80052ae:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	015a      	lsls	r2, r3, #5
 80052b4:	4b0c      	ldr	r3, [pc, #48]	; (80052e8 <HAL_EXTI_IRQHandler+0x5c>)
 80052b6:	4413      	add	r3, r2
 80052b8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	4013      	ands	r3, r2
 80052c2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d009      	beq.n	80052de <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	693a      	ldr	r2, [r7, #16]
 80052ce:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d002      	beq.n	80052de <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	4798      	blx	r3
    }
  }
}
 80052de:	bf00      	nop
 80052e0:	3718      	adds	r7, #24
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	40010414 	.word	0x40010414

080052ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b087      	sub	sp, #28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80052f6:	2300      	movs	r3, #0
 80052f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052fa:	e166      	b.n	80055ca <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	2101      	movs	r1, #1
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	fa01 f303 	lsl.w	r3, r1, r3
 8005308:	4013      	ands	r3, r2
 800530a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2b00      	cmp	r3, #0
 8005310:	f000 8158 	beq.w	80055c4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	2b01      	cmp	r3, #1
 800531a:	d00b      	beq.n	8005334 <HAL_GPIO_Init+0x48>
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	2b02      	cmp	r3, #2
 8005322:	d007      	beq.n	8005334 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005328:	2b11      	cmp	r3, #17
 800532a:	d003      	beq.n	8005334 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	2b12      	cmp	r3, #18
 8005332:	d130      	bne.n	8005396 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	005b      	lsls	r3, r3, #1
 800533e:	2203      	movs	r2, #3
 8005340:	fa02 f303 	lsl.w	r3, r2, r3
 8005344:	43db      	mvns	r3, r3
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	4013      	ands	r3, r2
 800534a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	68da      	ldr	r2, [r3, #12]
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	005b      	lsls	r3, r3, #1
 8005354:	fa02 f303 	lsl.w	r3, r2, r3
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	4313      	orrs	r3, r2
 800535c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	693a      	ldr	r2, [r7, #16]
 8005362:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800536a:	2201      	movs	r2, #1
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	fa02 f303 	lsl.w	r3, r2, r3
 8005372:	43db      	mvns	r3, r3
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	4013      	ands	r3, r2
 8005378:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	091b      	lsrs	r3, r3, #4
 8005380:	f003 0201 	and.w	r2, r3, #1
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	fa02 f303 	lsl.w	r3, r2, r3
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	4313      	orrs	r3, r2
 800538e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	005b      	lsls	r3, r3, #1
 80053a0:	2203      	movs	r2, #3
 80053a2:	fa02 f303 	lsl.w	r3, r2, r3
 80053a6:	43db      	mvns	r3, r3
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	4013      	ands	r3, r2
 80053ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	689a      	ldr	r2, [r3, #8]
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	005b      	lsls	r3, r3, #1
 80053b6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	4313      	orrs	r3, r2
 80053be:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	693a      	ldr	r2, [r7, #16]
 80053c4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d003      	beq.n	80053d6 <HAL_GPIO_Init+0xea>
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	2b12      	cmp	r3, #18
 80053d4:	d123      	bne.n	800541e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	08da      	lsrs	r2, r3, #3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	3208      	adds	r2, #8
 80053de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	220f      	movs	r2, #15
 80053ee:	fa02 f303 	lsl.w	r3, r2, r3
 80053f2:	43db      	mvns	r3, r3
 80053f4:	693a      	ldr	r2, [r7, #16]
 80053f6:	4013      	ands	r3, r2
 80053f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	691a      	ldr	r2, [r3, #16]
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f003 0307 	and.w	r3, r3, #7
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	fa02 f303 	lsl.w	r3, r2, r3
 800540a:	693a      	ldr	r2, [r7, #16]
 800540c:	4313      	orrs	r3, r2
 800540e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	08da      	lsrs	r2, r3, #3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	3208      	adds	r2, #8
 8005418:	6939      	ldr	r1, [r7, #16]
 800541a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	005b      	lsls	r3, r3, #1
 8005428:	2203      	movs	r2, #3
 800542a:	fa02 f303 	lsl.w	r3, r2, r3
 800542e:	43db      	mvns	r3, r3
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	4013      	ands	r3, r2
 8005434:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f003 0203 	and.w	r2, r3, #3
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	005b      	lsls	r3, r3, #1
 8005442:	fa02 f303 	lsl.w	r3, r2, r3
 8005446:	693a      	ldr	r2, [r7, #16]
 8005448:	4313      	orrs	r3, r2
 800544a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	693a      	ldr	r2, [r7, #16]
 8005450:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800545a:	2b00      	cmp	r3, #0
 800545c:	f000 80b2 	beq.w	80055c4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005460:	4b61      	ldr	r3, [pc, #388]	; (80055e8 <HAL_GPIO_Init+0x2fc>)
 8005462:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005464:	4a60      	ldr	r2, [pc, #384]	; (80055e8 <HAL_GPIO_Init+0x2fc>)
 8005466:	f043 0301 	orr.w	r3, r3, #1
 800546a:	6613      	str	r3, [r2, #96]	; 0x60
 800546c:	4b5e      	ldr	r3, [pc, #376]	; (80055e8 <HAL_GPIO_Init+0x2fc>)
 800546e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	60bb      	str	r3, [r7, #8]
 8005476:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005478:	4a5c      	ldr	r2, [pc, #368]	; (80055ec <HAL_GPIO_Init+0x300>)
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	089b      	lsrs	r3, r3, #2
 800547e:	3302      	adds	r3, #2
 8005480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005484:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	f003 0303 	and.w	r3, r3, #3
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	220f      	movs	r2, #15
 8005490:	fa02 f303 	lsl.w	r3, r2, r3
 8005494:	43db      	mvns	r3, r3
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	4013      	ands	r3, r2
 800549a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80054a2:	d02b      	beq.n	80054fc <HAL_GPIO_Init+0x210>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a52      	ldr	r2, [pc, #328]	; (80055f0 <HAL_GPIO_Init+0x304>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d025      	beq.n	80054f8 <HAL_GPIO_Init+0x20c>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a51      	ldr	r2, [pc, #324]	; (80055f4 <HAL_GPIO_Init+0x308>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d01f      	beq.n	80054f4 <HAL_GPIO_Init+0x208>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a50      	ldr	r2, [pc, #320]	; (80055f8 <HAL_GPIO_Init+0x30c>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d019      	beq.n	80054f0 <HAL_GPIO_Init+0x204>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a4f      	ldr	r2, [pc, #316]	; (80055fc <HAL_GPIO_Init+0x310>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d013      	beq.n	80054ec <HAL_GPIO_Init+0x200>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a4e      	ldr	r2, [pc, #312]	; (8005600 <HAL_GPIO_Init+0x314>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d00d      	beq.n	80054e8 <HAL_GPIO_Init+0x1fc>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a4d      	ldr	r2, [pc, #308]	; (8005604 <HAL_GPIO_Init+0x318>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d007      	beq.n	80054e4 <HAL_GPIO_Init+0x1f8>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a4c      	ldr	r2, [pc, #304]	; (8005608 <HAL_GPIO_Init+0x31c>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d101      	bne.n	80054e0 <HAL_GPIO_Init+0x1f4>
 80054dc:	2307      	movs	r3, #7
 80054de:	e00e      	b.n	80054fe <HAL_GPIO_Init+0x212>
 80054e0:	2308      	movs	r3, #8
 80054e2:	e00c      	b.n	80054fe <HAL_GPIO_Init+0x212>
 80054e4:	2306      	movs	r3, #6
 80054e6:	e00a      	b.n	80054fe <HAL_GPIO_Init+0x212>
 80054e8:	2305      	movs	r3, #5
 80054ea:	e008      	b.n	80054fe <HAL_GPIO_Init+0x212>
 80054ec:	2304      	movs	r3, #4
 80054ee:	e006      	b.n	80054fe <HAL_GPIO_Init+0x212>
 80054f0:	2303      	movs	r3, #3
 80054f2:	e004      	b.n	80054fe <HAL_GPIO_Init+0x212>
 80054f4:	2302      	movs	r3, #2
 80054f6:	e002      	b.n	80054fe <HAL_GPIO_Init+0x212>
 80054f8:	2301      	movs	r3, #1
 80054fa:	e000      	b.n	80054fe <HAL_GPIO_Init+0x212>
 80054fc:	2300      	movs	r3, #0
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	f002 0203 	and.w	r2, r2, #3
 8005504:	0092      	lsls	r2, r2, #2
 8005506:	4093      	lsls	r3, r2
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	4313      	orrs	r3, r2
 800550c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800550e:	4937      	ldr	r1, [pc, #220]	; (80055ec <HAL_GPIO_Init+0x300>)
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	089b      	lsrs	r3, r3, #2
 8005514:	3302      	adds	r3, #2
 8005516:	693a      	ldr	r2, [r7, #16]
 8005518:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800551c:	4b3b      	ldr	r3, [pc, #236]	; (800560c <HAL_GPIO_Init+0x320>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	43db      	mvns	r3, r3
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	4013      	ands	r3, r2
 800552a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d003      	beq.n	8005540 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	4313      	orrs	r3, r2
 800553e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005540:	4a32      	ldr	r2, [pc, #200]	; (800560c <HAL_GPIO_Init+0x320>)
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8005546:	4b31      	ldr	r3, [pc, #196]	; (800560c <HAL_GPIO_Init+0x320>)
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	43db      	mvns	r3, r3
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	4013      	ands	r3, r2
 8005554:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d003      	beq.n	800556a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	4313      	orrs	r3, r2
 8005568:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800556a:	4a28      	ldr	r2, [pc, #160]	; (800560c <HAL_GPIO_Init+0x320>)
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005570:	4b26      	ldr	r3, [pc, #152]	; (800560c <HAL_GPIO_Init+0x320>)
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	43db      	mvns	r3, r3
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	4013      	ands	r3, r2
 800557e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005588:	2b00      	cmp	r3, #0
 800558a:	d003      	beq.n	8005594 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	4313      	orrs	r3, r2
 8005592:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005594:	4a1d      	ldr	r2, [pc, #116]	; (800560c <HAL_GPIO_Init+0x320>)
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800559a:	4b1c      	ldr	r3, [pc, #112]	; (800560c <HAL_GPIO_Init+0x320>)
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	43db      	mvns	r3, r3
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	4013      	ands	r3, r2
 80055a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d003      	beq.n	80055be <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80055b6:	693a      	ldr	r2, [r7, #16]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80055be:	4a13      	ldr	r2, [pc, #76]	; (800560c <HAL_GPIO_Init+0x320>)
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	3301      	adds	r3, #1
 80055c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	fa22 f303 	lsr.w	r3, r2, r3
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f47f ae91 	bne.w	80052fc <HAL_GPIO_Init+0x10>
  }
}
 80055da:	bf00      	nop
 80055dc:	371c      	adds	r7, #28
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop
 80055e8:	40021000 	.word	0x40021000
 80055ec:	40010000 	.word	0x40010000
 80055f0:	48000400 	.word	0x48000400
 80055f4:	48000800 	.word	0x48000800
 80055f8:	48000c00 	.word	0x48000c00
 80055fc:	48001000 	.word	0x48001000
 8005600:	48001400 	.word	0x48001400
 8005604:	48001800 	.word	0x48001800
 8005608:	48001c00 	.word	0x48001c00
 800560c:	40010400 	.word	0x40010400

08005610 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005610:	b480      	push	{r7}
 8005612:	b087      	sub	sp, #28
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800561a:	2300      	movs	r3, #0
 800561c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800561e:	e0c9      	b.n	80057b4 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005620:	2201      	movs	r2, #1
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	fa02 f303 	lsl.w	r3, r2, r3
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	4013      	ands	r3, r2
 800562c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	2b00      	cmp	r3, #0
 8005632:	f000 80bc 	beq.w	80057ae <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005636:	4a66      	ldr	r2, [pc, #408]	; (80057d0 <HAL_GPIO_DeInit+0x1c0>)
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	089b      	lsrs	r3, r3, #2
 800563c:	3302      	adds	r3, #2
 800563e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005642:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	f003 0303 	and.w	r3, r3, #3
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	220f      	movs	r2, #15
 800564e:	fa02 f303 	lsl.w	r3, r2, r3
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	4013      	ands	r3, r2
 8005656:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800565e:	d02b      	beq.n	80056b8 <HAL_GPIO_DeInit+0xa8>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a5c      	ldr	r2, [pc, #368]	; (80057d4 <HAL_GPIO_DeInit+0x1c4>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d025      	beq.n	80056b4 <HAL_GPIO_DeInit+0xa4>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a5b      	ldr	r2, [pc, #364]	; (80057d8 <HAL_GPIO_DeInit+0x1c8>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d01f      	beq.n	80056b0 <HAL_GPIO_DeInit+0xa0>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a5a      	ldr	r2, [pc, #360]	; (80057dc <HAL_GPIO_DeInit+0x1cc>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d019      	beq.n	80056ac <HAL_GPIO_DeInit+0x9c>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a59      	ldr	r2, [pc, #356]	; (80057e0 <HAL_GPIO_DeInit+0x1d0>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d013      	beq.n	80056a8 <HAL_GPIO_DeInit+0x98>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a58      	ldr	r2, [pc, #352]	; (80057e4 <HAL_GPIO_DeInit+0x1d4>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d00d      	beq.n	80056a4 <HAL_GPIO_DeInit+0x94>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a57      	ldr	r2, [pc, #348]	; (80057e8 <HAL_GPIO_DeInit+0x1d8>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d007      	beq.n	80056a0 <HAL_GPIO_DeInit+0x90>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a56      	ldr	r2, [pc, #344]	; (80057ec <HAL_GPIO_DeInit+0x1dc>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d101      	bne.n	800569c <HAL_GPIO_DeInit+0x8c>
 8005698:	2307      	movs	r3, #7
 800569a:	e00e      	b.n	80056ba <HAL_GPIO_DeInit+0xaa>
 800569c:	2308      	movs	r3, #8
 800569e:	e00c      	b.n	80056ba <HAL_GPIO_DeInit+0xaa>
 80056a0:	2306      	movs	r3, #6
 80056a2:	e00a      	b.n	80056ba <HAL_GPIO_DeInit+0xaa>
 80056a4:	2305      	movs	r3, #5
 80056a6:	e008      	b.n	80056ba <HAL_GPIO_DeInit+0xaa>
 80056a8:	2304      	movs	r3, #4
 80056aa:	e006      	b.n	80056ba <HAL_GPIO_DeInit+0xaa>
 80056ac:	2303      	movs	r3, #3
 80056ae:	e004      	b.n	80056ba <HAL_GPIO_DeInit+0xaa>
 80056b0:	2302      	movs	r3, #2
 80056b2:	e002      	b.n	80056ba <HAL_GPIO_DeInit+0xaa>
 80056b4:	2301      	movs	r3, #1
 80056b6:	e000      	b.n	80056ba <HAL_GPIO_DeInit+0xaa>
 80056b8:	2300      	movs	r3, #0
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	f002 0203 	and.w	r2, r2, #3
 80056c0:	0092      	lsls	r2, r2, #2
 80056c2:	4093      	lsls	r3, r2
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d132      	bne.n	8005730 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80056ca:	4b49      	ldr	r3, [pc, #292]	; (80057f0 <HAL_GPIO_DeInit+0x1e0>)
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	43db      	mvns	r3, r3
 80056d2:	4947      	ldr	r1, [pc, #284]	; (80057f0 <HAL_GPIO_DeInit+0x1e0>)
 80056d4:	4013      	ands	r3, r2
 80056d6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80056d8:	4b45      	ldr	r3, [pc, #276]	; (80057f0 <HAL_GPIO_DeInit+0x1e0>)
 80056da:	685a      	ldr	r2, [r3, #4]
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	43db      	mvns	r3, r3
 80056e0:	4943      	ldr	r1, [pc, #268]	; (80057f0 <HAL_GPIO_DeInit+0x1e0>)
 80056e2:	4013      	ands	r3, r2
 80056e4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80056e6:	4b42      	ldr	r3, [pc, #264]	; (80057f0 <HAL_GPIO_DeInit+0x1e0>)
 80056e8:	689a      	ldr	r2, [r3, #8]
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	43db      	mvns	r3, r3
 80056ee:	4940      	ldr	r1, [pc, #256]	; (80057f0 <HAL_GPIO_DeInit+0x1e0>)
 80056f0:	4013      	ands	r3, r2
 80056f2:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 80056f4:	4b3e      	ldr	r3, [pc, #248]	; (80057f0 <HAL_GPIO_DeInit+0x1e0>)
 80056f6:	68da      	ldr	r2, [r3, #12]
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	43db      	mvns	r3, r3
 80056fc:	493c      	ldr	r1, [pc, #240]	; (80057f0 <HAL_GPIO_DeInit+0x1e0>)
 80056fe:	4013      	ands	r3, r2
 8005700:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	f003 0303 	and.w	r3, r3, #3
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	220f      	movs	r2, #15
 800570c:	fa02 f303 	lsl.w	r3, r2, r3
 8005710:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005712:	4a2f      	ldr	r2, [pc, #188]	; (80057d0 <HAL_GPIO_DeInit+0x1c0>)
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	089b      	lsrs	r3, r3, #2
 8005718:	3302      	adds	r3, #2
 800571a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	43da      	mvns	r2, r3
 8005722:	482b      	ldr	r0, [pc, #172]	; (80057d0 <HAL_GPIO_DeInit+0x1c0>)
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	089b      	lsrs	r3, r3, #2
 8005728:	400a      	ands	r2, r1
 800572a:	3302      	adds	r3, #2
 800572c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	005b      	lsls	r3, r3, #1
 8005738:	2103      	movs	r1, #3
 800573a:	fa01 f303 	lsl.w	r3, r1, r3
 800573e:	431a      	orrs	r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	08da      	lsrs	r2, r3, #3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	3208      	adds	r2, #8
 800574c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	f003 0307 	and.w	r3, r3, #7
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	220f      	movs	r2, #15
 800575a:	fa02 f303 	lsl.w	r3, r2, r3
 800575e:	43db      	mvns	r3, r3
 8005760:	697a      	ldr	r2, [r7, #20]
 8005762:	08d2      	lsrs	r2, r2, #3
 8005764:	4019      	ands	r1, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	3208      	adds	r2, #8
 800576a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	689a      	ldr	r2, [r3, #8]
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	005b      	lsls	r3, r3, #1
 8005776:	2103      	movs	r1, #3
 8005778:	fa01 f303 	lsl.w	r3, r1, r3
 800577c:	43db      	mvns	r3, r3
 800577e:	401a      	ands	r2, r3
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	2101      	movs	r1, #1
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	fa01 f303 	lsl.w	r3, r1, r3
 8005790:	43db      	mvns	r3, r3
 8005792:	401a      	ands	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68da      	ldr	r2, [r3, #12]
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	005b      	lsls	r3, r3, #1
 80057a0:	2103      	movs	r1, #3
 80057a2:	fa01 f303 	lsl.w	r3, r1, r3
 80057a6:	43db      	mvns	r3, r3
 80057a8:	401a      	ands	r2, r3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	3301      	adds	r3, #1
 80057b2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80057b4:	683a      	ldr	r2, [r7, #0]
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	fa22 f303 	lsr.w	r3, r2, r3
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f47f af2f 	bne.w	8005620 <HAL_GPIO_DeInit+0x10>
  }
}
 80057c2:	bf00      	nop
 80057c4:	371c      	adds	r7, #28
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr
 80057ce:	bf00      	nop
 80057d0:	40010000 	.word	0x40010000
 80057d4:	48000400 	.word	0x48000400
 80057d8:	48000800 	.word	0x48000800
 80057dc:	48000c00 	.word	0x48000c00
 80057e0:	48001000 	.word	0x48001000
 80057e4:	48001400 	.word	0x48001400
 80057e8:	48001800 	.word	0x48001800
 80057ec:	48001c00 	.word	0x48001c00
 80057f0:	40010400 	.word	0x40010400

080057f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	460b      	mov	r3, r1
 80057fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	691a      	ldr	r2, [r3, #16]
 8005804:	887b      	ldrh	r3, [r7, #2]
 8005806:	4013      	ands	r3, r2
 8005808:	2b00      	cmp	r3, #0
 800580a:	d002      	beq.n	8005812 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800580c:	2301      	movs	r3, #1
 800580e:	73fb      	strb	r3, [r7, #15]
 8005810:	e001      	b.n	8005816 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005812:	2300      	movs	r3, #0
 8005814:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005816:	7bfb      	ldrb	r3, [r7, #15]
}
 8005818:	4618      	mov	r0, r3
 800581a:	3714      	adds	r7, #20
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr

08005824 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005824:	b480      	push	{r7}
 8005826:	b083      	sub	sp, #12
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	460b      	mov	r3, r1
 800582e:	807b      	strh	r3, [r7, #2]
 8005830:	4613      	mov	r3, r2
 8005832:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005834:	787b      	ldrb	r3, [r7, #1]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d003      	beq.n	8005842 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800583a:	887a      	ldrh	r2, [r7, #2]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005840:	e002      	b.n	8005848 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005842:	887a      	ldrh	r2, [r7, #2]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005848:	bf00      	nop
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b082      	sub	sp, #8
 8005858:	af00      	add	r7, sp, #0
 800585a:	4603      	mov	r3, r0
 800585c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800585e:	4b08      	ldr	r3, [pc, #32]	; (8005880 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005860:	695a      	ldr	r2, [r3, #20]
 8005862:	88fb      	ldrh	r3, [r7, #6]
 8005864:	4013      	ands	r3, r2
 8005866:	2b00      	cmp	r3, #0
 8005868:	d006      	beq.n	8005878 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800586a:	4a05      	ldr	r2, [pc, #20]	; (8005880 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800586c:	88fb      	ldrh	r3, [r7, #6]
 800586e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005870:	88fb      	ldrh	r3, [r7, #6]
 8005872:	4618      	mov	r0, r3
 8005874:	f7fc fb9c 	bl	8001fb0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005878:	bf00      	nop
 800587a:	3708      	adds	r7, #8
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}
 8005880:	40010400 	.word	0x40010400

08005884 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e081      	b.n	800599a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d106      	bne.n	80058b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7fc f9b6 	bl	8001c1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2224      	movs	r2, #36	; 0x24
 80058b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f022 0201 	bic.w	r2, r2, #1
 80058c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80058d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	689a      	ldr	r2, [r3, #8]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80058e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d107      	bne.n	80058fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	689a      	ldr	r2, [r3, #8]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80058fa:	609a      	str	r2, [r3, #8]
 80058fc:	e006      	b.n	800590c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689a      	ldr	r2, [r3, #8]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800590a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	2b02      	cmp	r3, #2
 8005912:	d104      	bne.n	800591e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800591c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	6812      	ldr	r2, [r2, #0]
 8005928:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800592c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005930:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68da      	ldr	r2, [r3, #12]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005940:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	691a      	ldr	r2, [r3, #16]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	ea42 0103 	orr.w	r1, r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	021a      	lsls	r2, r3, #8
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	430a      	orrs	r2, r1
 800595a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	69d9      	ldr	r1, [r3, #28]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a1a      	ldr	r2, [r3, #32]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	430a      	orrs	r2, r1
 800596a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f042 0201 	orr.w	r2, r2, #1
 800597a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2220      	movs	r2, #32
 8005986:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005998:	2300      	movs	r3, #0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3708      	adds	r7, #8
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}

080059a2 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80059a2:	b580      	push	{r7, lr}
 80059a4:	b082      	sub	sp, #8
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e021      	b.n	80059f8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2224      	movs	r2, #36	; 0x24
 80059b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f022 0201 	bic.w	r2, r2, #1
 80059ca:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f7fc f969 	bl	8001ca4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3708      	adds	r7, #8
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b088      	sub	sp, #32
 8005a04:	af02      	add	r7, sp, #8
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	4608      	mov	r0, r1
 8005a0a:	4611      	mov	r1, r2
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	4603      	mov	r3, r0
 8005a10:	817b      	strh	r3, [r7, #10]
 8005a12:	460b      	mov	r3, r1
 8005a14:	813b      	strh	r3, [r7, #8]
 8005a16:	4613      	mov	r3, r2
 8005a18:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b20      	cmp	r3, #32
 8005a24:	f040 80f9 	bne.w	8005c1a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a28:	6a3b      	ldr	r3, [r7, #32]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d002      	beq.n	8005a34 <HAL_I2C_Mem_Write+0x34>
 8005a2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d105      	bne.n	8005a40 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a3a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e0ed      	b.n	8005c1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d101      	bne.n	8005a4e <HAL_I2C_Mem_Write+0x4e>
 8005a4a:	2302      	movs	r3, #2
 8005a4c:	e0e6      	b.n	8005c1c <HAL_I2C_Mem_Write+0x21c>
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2201      	movs	r2, #1
 8005a52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005a56:	f7fe f9d1 	bl	8003dfc <HAL_GetTick>
 8005a5a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	9300      	str	r3, [sp, #0]
 8005a60:	2319      	movs	r3, #25
 8005a62:	2201      	movs	r2, #1
 8005a64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	f000 fadd 	bl	8006028 <I2C_WaitOnFlagUntilTimeout>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d001      	beq.n	8005a78 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e0d1      	b.n	8005c1c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2221      	movs	r2, #33	; 0x21
 8005a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2240      	movs	r2, #64	; 0x40
 8005a84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6a3a      	ldr	r2, [r7, #32]
 8005a92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005a98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005aa0:	88f8      	ldrh	r0, [r7, #6]
 8005aa2:	893a      	ldrh	r2, [r7, #8]
 8005aa4:	8979      	ldrh	r1, [r7, #10]
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	9301      	str	r3, [sp, #4]
 8005aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	4603      	mov	r3, r0
 8005ab0:	68f8      	ldr	r0, [r7, #12]
 8005ab2:	f000 f9ed 	bl	8005e90 <I2C_RequestMemoryWrite>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d005      	beq.n	8005ac8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e0a9      	b.n	8005c1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	2bff      	cmp	r3, #255	; 0xff
 8005ad0:	d90e      	bls.n	8005af0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	22ff      	movs	r2, #255	; 0xff
 8005ad6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005adc:	b2da      	uxtb	r2, r3
 8005ade:	8979      	ldrh	r1, [r7, #10]
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 fbbf 	bl	800626c <I2C_TransferConfig>
 8005aee:	e00f      	b.n	8005b10 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005af4:	b29a      	uxth	r2, r3
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005afe:	b2da      	uxtb	r2, r3
 8005b00:	8979      	ldrh	r1, [r7, #10]
 8005b02:	2300      	movs	r3, #0
 8005b04:	9300      	str	r3, [sp, #0]
 8005b06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b0a:	68f8      	ldr	r0, [r7, #12]
 8005b0c:	f000 fbae 	bl	800626c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b10:	697a      	ldr	r2, [r7, #20]
 8005b12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b14:	68f8      	ldr	r0, [r7, #12]
 8005b16:	f000 fac7 	bl	80060a8 <I2C_WaitOnTXISFlagUntilTimeout>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d001      	beq.n	8005b24 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e07b      	b.n	8005c1c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b28:	781a      	ldrb	r2, [r3, #0]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b34:	1c5a      	adds	r2, r3, #1
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	3b01      	subs	r3, #1
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	b29a      	uxth	r2, r3
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d034      	beq.n	8005bc8 <HAL_I2C_Mem_Write+0x1c8>
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d130      	bne.n	8005bc8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	9300      	str	r3, [sp, #0]
 8005b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	2180      	movs	r1, #128	; 0x80
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f000 fa59 	bl	8006028 <I2C_WaitOnFlagUntilTimeout>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d001      	beq.n	8005b80 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e04d      	b.n	8005c1c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	2bff      	cmp	r3, #255	; 0xff
 8005b88:	d90e      	bls.n	8005ba8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	22ff      	movs	r2, #255	; 0xff
 8005b8e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b94:	b2da      	uxtb	r2, r3
 8005b96:	8979      	ldrh	r1, [r7, #10]
 8005b98:	2300      	movs	r3, #0
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 fb63 	bl	800626c <I2C_TransferConfig>
 8005ba6:	e00f      	b.n	8005bc8 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bac:	b29a      	uxth	r2, r3
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bb6:	b2da      	uxtb	r2, r3
 8005bb8:	8979      	ldrh	r1, [r7, #10]
 8005bba:	2300      	movs	r3, #0
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f000 fb52 	bl	800626c <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d19e      	bne.n	8005b10 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bd2:	697a      	ldr	r2, [r7, #20]
 8005bd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005bd6:	68f8      	ldr	r0, [r7, #12]
 8005bd8:	f000 faa6 	bl	8006128 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d001      	beq.n	8005be6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e01a      	b.n	8005c1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2220      	movs	r2, #32
 8005bec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	6859      	ldr	r1, [r3, #4]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	4b0a      	ldr	r3, [pc, #40]	; (8005c24 <HAL_I2C_Mem_Write+0x224>)
 8005bfa:	400b      	ands	r3, r1
 8005bfc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2220      	movs	r2, #32
 8005c02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005c16:	2300      	movs	r3, #0
 8005c18:	e000      	b.n	8005c1c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005c1a:	2302      	movs	r3, #2
  }
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3718      	adds	r7, #24
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	fe00e800 	.word	0xfe00e800

08005c28 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b088      	sub	sp, #32
 8005c2c:	af02      	add	r7, sp, #8
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	4608      	mov	r0, r1
 8005c32:	4611      	mov	r1, r2
 8005c34:	461a      	mov	r2, r3
 8005c36:	4603      	mov	r3, r0
 8005c38:	817b      	strh	r3, [r7, #10]
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	813b      	strh	r3, [r7, #8]
 8005c3e:	4613      	mov	r3, r2
 8005c40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b20      	cmp	r3, #32
 8005c4c:	f040 80fd 	bne.w	8005e4a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c50:	6a3b      	ldr	r3, [r7, #32]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d002      	beq.n	8005c5c <HAL_I2C_Mem_Read+0x34>
 8005c56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d105      	bne.n	8005c68 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c62:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	e0f1      	b.n	8005e4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d101      	bne.n	8005c76 <HAL_I2C_Mem_Read+0x4e>
 8005c72:	2302      	movs	r3, #2
 8005c74:	e0ea      	b.n	8005e4c <HAL_I2C_Mem_Read+0x224>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c7e:	f7fe f8bd 	bl	8003dfc <HAL_GetTick>
 8005c82:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	9300      	str	r3, [sp, #0]
 8005c88:	2319      	movs	r3, #25
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f000 f9c9 	bl	8006028 <I2C_WaitOnFlagUntilTimeout>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d001      	beq.n	8005ca0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e0d5      	b.n	8005e4c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2222      	movs	r2, #34	; 0x22
 8005ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2240      	movs	r2, #64	; 0x40
 8005cac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6a3a      	ldr	r2, [r7, #32]
 8005cba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005cc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005cc8:	88f8      	ldrh	r0, [r7, #6]
 8005cca:	893a      	ldrh	r2, [r7, #8]
 8005ccc:	8979      	ldrh	r1, [r7, #10]
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	9301      	str	r3, [sp, #4]
 8005cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cd4:	9300      	str	r3, [sp, #0]
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f000 f92d 	bl	8005f38 <I2C_RequestMemoryRead>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d005      	beq.n	8005cf0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e0ad      	b.n	8005e4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	2bff      	cmp	r3, #255	; 0xff
 8005cf8:	d90e      	bls.n	8005d18 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	22ff      	movs	r2, #255	; 0xff
 8005cfe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d04:	b2da      	uxtb	r2, r3
 8005d06:	8979      	ldrh	r1, [r7, #10]
 8005d08:	4b52      	ldr	r3, [pc, #328]	; (8005e54 <HAL_I2C_Mem_Read+0x22c>)
 8005d0a:	9300      	str	r3, [sp, #0]
 8005d0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d10:	68f8      	ldr	r0, [r7, #12]
 8005d12:	f000 faab 	bl	800626c <I2C_TransferConfig>
 8005d16:	e00f      	b.n	8005d38 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d1c:	b29a      	uxth	r2, r3
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d26:	b2da      	uxtb	r2, r3
 8005d28:	8979      	ldrh	r1, [r7, #10]
 8005d2a:	4b4a      	ldr	r3, [pc, #296]	; (8005e54 <HAL_I2C_Mem_Read+0x22c>)
 8005d2c:	9300      	str	r3, [sp, #0]
 8005d2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 fa9a 	bl	800626c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	9300      	str	r3, [sp, #0]
 8005d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d3e:	2200      	movs	r2, #0
 8005d40:	2104      	movs	r1, #4
 8005d42:	68f8      	ldr	r0, [r7, #12]
 8005d44:	f000 f970 	bl	8006028 <I2C_WaitOnFlagUntilTimeout>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d001      	beq.n	8005d52 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e07c      	b.n	8005e4c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d5c:	b2d2      	uxtb	r2, r2
 8005d5e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d64:	1c5a      	adds	r2, r3, #1
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	b29a      	uxth	r2, r3
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d034      	beq.n	8005df8 <HAL_I2C_Mem_Read+0x1d0>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d130      	bne.n	8005df8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	9300      	str	r3, [sp, #0]
 8005d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	2180      	movs	r1, #128	; 0x80
 8005da0:	68f8      	ldr	r0, [r7, #12]
 8005da2:	f000 f941 	bl	8006028 <I2C_WaitOnFlagUntilTimeout>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d001      	beq.n	8005db0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e04d      	b.n	8005e4c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	2bff      	cmp	r3, #255	; 0xff
 8005db8:	d90e      	bls.n	8005dd8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	22ff      	movs	r2, #255	; 0xff
 8005dbe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dc4:	b2da      	uxtb	r2, r3
 8005dc6:	8979      	ldrh	r1, [r7, #10]
 8005dc8:	2300      	movs	r3, #0
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005dd0:	68f8      	ldr	r0, [r7, #12]
 8005dd2:	f000 fa4b 	bl	800626c <I2C_TransferConfig>
 8005dd6:	e00f      	b.n	8005df8 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ddc:	b29a      	uxth	r2, r3
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005de6:	b2da      	uxtb	r2, r3
 8005de8:	8979      	ldrh	r1, [r7, #10]
 8005dea:	2300      	movs	r3, #0
 8005dec:	9300      	str	r3, [sp, #0]
 8005dee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	f000 fa3a 	bl	800626c <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d19a      	bne.n	8005d38 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e02:	697a      	ldr	r2, [r7, #20]
 8005e04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	f000 f98e 	bl	8006128 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d001      	beq.n	8005e16 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e01a      	b.n	8005e4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2220      	movs	r2, #32
 8005e1c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	6859      	ldr	r1, [r3, #4]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	4b0b      	ldr	r3, [pc, #44]	; (8005e58 <HAL_I2C_Mem_Read+0x230>)
 8005e2a:	400b      	ands	r3, r1
 8005e2c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2220      	movs	r2, #32
 8005e32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005e46:	2300      	movs	r3, #0
 8005e48:	e000      	b.n	8005e4c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005e4a:	2302      	movs	r3, #2
  }
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3718      	adds	r7, #24
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	80002400 	.word	0x80002400
 8005e58:	fe00e800 	.word	0xfe00e800

08005e5c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e6a:	b2db      	uxtb	r3, r3
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af02      	add	r7, sp, #8
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	4608      	mov	r0, r1
 8005e9a:	4611      	mov	r1, r2
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	817b      	strh	r3, [r7, #10]
 8005ea2:	460b      	mov	r3, r1
 8005ea4:	813b      	strh	r3, [r7, #8]
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005eaa:	88fb      	ldrh	r3, [r7, #6]
 8005eac:	b2da      	uxtb	r2, r3
 8005eae:	8979      	ldrh	r1, [r7, #10]
 8005eb0:	4b20      	ldr	r3, [pc, #128]	; (8005f34 <I2C_RequestMemoryWrite+0xa4>)
 8005eb2:	9300      	str	r3, [sp, #0]
 8005eb4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005eb8:	68f8      	ldr	r0, [r7, #12]
 8005eba:	f000 f9d7 	bl	800626c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ebe:	69fa      	ldr	r2, [r7, #28]
 8005ec0:	69b9      	ldr	r1, [r7, #24]
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f000 f8f0 	bl	80060a8 <I2C_WaitOnTXISFlagUntilTimeout>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e02c      	b.n	8005f2c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ed2:	88fb      	ldrh	r3, [r7, #6]
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d105      	bne.n	8005ee4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ed8:	893b      	ldrh	r3, [r7, #8]
 8005eda:	b2da      	uxtb	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	629a      	str	r2, [r3, #40]	; 0x28
 8005ee2:	e015      	b.n	8005f10 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005ee4:	893b      	ldrh	r3, [r7, #8]
 8005ee6:	0a1b      	lsrs	r3, r3, #8
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	b2da      	uxtb	r2, r3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ef2:	69fa      	ldr	r2, [r7, #28]
 8005ef4:	69b9      	ldr	r1, [r7, #24]
 8005ef6:	68f8      	ldr	r0, [r7, #12]
 8005ef8:	f000 f8d6 	bl	80060a8 <I2C_WaitOnTXISFlagUntilTimeout>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d001      	beq.n	8005f06 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e012      	b.n	8005f2c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005f06:	893b      	ldrh	r3, [r7, #8]
 8005f08:	b2da      	uxtb	r2, r3
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	2200      	movs	r2, #0
 8005f18:	2180      	movs	r1, #128	; 0x80
 8005f1a:	68f8      	ldr	r0, [r7, #12]
 8005f1c:	f000 f884 	bl	8006028 <I2C_WaitOnFlagUntilTimeout>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d001      	beq.n	8005f2a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e000      	b.n	8005f2c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005f2a:	2300      	movs	r3, #0
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3710      	adds	r7, #16
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	80002000 	.word	0x80002000

08005f38 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b086      	sub	sp, #24
 8005f3c:	af02      	add	r7, sp, #8
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	4608      	mov	r0, r1
 8005f42:	4611      	mov	r1, r2
 8005f44:	461a      	mov	r2, r3
 8005f46:	4603      	mov	r3, r0
 8005f48:	817b      	strh	r3, [r7, #10]
 8005f4a:	460b      	mov	r3, r1
 8005f4c:	813b      	strh	r3, [r7, #8]
 8005f4e:	4613      	mov	r3, r2
 8005f50:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005f52:	88fb      	ldrh	r3, [r7, #6]
 8005f54:	b2da      	uxtb	r2, r3
 8005f56:	8979      	ldrh	r1, [r7, #10]
 8005f58:	4b20      	ldr	r3, [pc, #128]	; (8005fdc <I2C_RequestMemoryRead+0xa4>)
 8005f5a:	9300      	str	r3, [sp, #0]
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	68f8      	ldr	r0, [r7, #12]
 8005f60:	f000 f984 	bl	800626c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f64:	69fa      	ldr	r2, [r7, #28]
 8005f66:	69b9      	ldr	r1, [r7, #24]
 8005f68:	68f8      	ldr	r0, [r7, #12]
 8005f6a:	f000 f89d 	bl	80060a8 <I2C_WaitOnTXISFlagUntilTimeout>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d001      	beq.n	8005f78 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e02c      	b.n	8005fd2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f78:	88fb      	ldrh	r3, [r7, #6]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d105      	bne.n	8005f8a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005f7e:	893b      	ldrh	r3, [r7, #8]
 8005f80:	b2da      	uxtb	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	629a      	str	r2, [r3, #40]	; 0x28
 8005f88:	e015      	b.n	8005fb6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005f8a:	893b      	ldrh	r3, [r7, #8]
 8005f8c:	0a1b      	lsrs	r3, r3, #8
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	b2da      	uxtb	r2, r3
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f98:	69fa      	ldr	r2, [r7, #28]
 8005f9a:	69b9      	ldr	r1, [r7, #24]
 8005f9c:	68f8      	ldr	r0, [r7, #12]
 8005f9e:	f000 f883 	bl	80060a8 <I2C_WaitOnTXISFlagUntilTimeout>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d001      	beq.n	8005fac <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e012      	b.n	8005fd2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005fac:	893b      	ldrh	r3, [r7, #8]
 8005fae:	b2da      	uxtb	r2, r3
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	9300      	str	r3, [sp, #0]
 8005fba:	69bb      	ldr	r3, [r7, #24]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	2140      	movs	r1, #64	; 0x40
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f000 f831 	bl	8006028 <I2C_WaitOnFlagUntilTimeout>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d001      	beq.n	8005fd0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e000      	b.n	8005fd2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	80002000 	.word	0x80002000

08005fe0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	f003 0302 	and.w	r3, r3, #2
 8005ff2:	2b02      	cmp	r3, #2
 8005ff4:	d103      	bne.n	8005ffe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	699b      	ldr	r3, [r3, #24]
 8006004:	f003 0301 	and.w	r3, r3, #1
 8006008:	2b01      	cmp	r3, #1
 800600a:	d007      	beq.n	800601c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	699a      	ldr	r2, [r3, #24]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f042 0201 	orr.w	r2, r2, #1
 800601a:	619a      	str	r2, [r3, #24]
  }
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	603b      	str	r3, [r7, #0]
 8006034:	4613      	mov	r3, r2
 8006036:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006038:	e022      	b.n	8006080 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006040:	d01e      	beq.n	8006080 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006042:	f7fd fedb 	bl	8003dfc <HAL_GetTick>
 8006046:	4602      	mov	r2, r0
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	1ad3      	subs	r3, r2, r3
 800604c:	683a      	ldr	r2, [r7, #0]
 800604e:	429a      	cmp	r2, r3
 8006050:	d302      	bcc.n	8006058 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d113      	bne.n	8006080 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800605c:	f043 0220 	orr.w	r2, r3, #32
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2220      	movs	r2, #32
 8006068:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e00f      	b.n	80060a0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	699a      	ldr	r2, [r3, #24]
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	4013      	ands	r3, r2
 800608a:	68ba      	ldr	r2, [r7, #8]
 800608c:	429a      	cmp	r2, r3
 800608e:	bf0c      	ite	eq
 8006090:	2301      	moveq	r3, #1
 8006092:	2300      	movne	r3, #0
 8006094:	b2db      	uxtb	r3, r3
 8006096:	461a      	mov	r2, r3
 8006098:	79fb      	ldrb	r3, [r7, #7]
 800609a:	429a      	cmp	r2, r3
 800609c:	d0cd      	beq.n	800603a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800609e:	2300      	movs	r3, #0
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3710      	adds	r7, #16
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80060b4:	e02c      	b.n	8006110 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	68b9      	ldr	r1, [r7, #8]
 80060ba:	68f8      	ldr	r0, [r7, #12]
 80060bc:	f000 f870 	bl	80061a0 <I2C_IsAcknowledgeFailed>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e02a      	b.n	8006120 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d0:	d01e      	beq.n	8006110 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060d2:	f7fd fe93 	bl	8003dfc <HAL_GetTick>
 80060d6:	4602      	mov	r2, r0
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	1ad3      	subs	r3, r2, r3
 80060dc:	68ba      	ldr	r2, [r7, #8]
 80060de:	429a      	cmp	r2, r3
 80060e0:	d302      	bcc.n	80060e8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d113      	bne.n	8006110 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ec:	f043 0220 	orr.w	r2, r3, #32
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2220      	movs	r2, #32
 80060f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2200      	movs	r2, #0
 8006100:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e007      	b.n	8006120 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	699b      	ldr	r3, [r3, #24]
 8006116:	f003 0302 	and.w	r3, r3, #2
 800611a:	2b02      	cmp	r3, #2
 800611c:	d1cb      	bne.n	80060b6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	3710      	adds	r7, #16
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006134:	e028      	b.n	8006188 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	68b9      	ldr	r1, [r7, #8]
 800613a:	68f8      	ldr	r0, [r7, #12]
 800613c:	f000 f830 	bl	80061a0 <I2C_IsAcknowledgeFailed>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	d001      	beq.n	800614a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e026      	b.n	8006198 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800614a:	f7fd fe57 	bl	8003dfc <HAL_GetTick>
 800614e:	4602      	mov	r2, r0
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	1ad3      	subs	r3, r2, r3
 8006154:	68ba      	ldr	r2, [r7, #8]
 8006156:	429a      	cmp	r2, r3
 8006158:	d302      	bcc.n	8006160 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d113      	bne.n	8006188 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006164:	f043 0220 	orr.w	r2, r3, #32
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2220      	movs	r2, #32
 8006170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2200      	movs	r2, #0
 8006180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e007      	b.n	8006198 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	f003 0320 	and.w	r3, r3, #32
 8006192:	2b20      	cmp	r3, #32
 8006194:	d1cf      	bne.n	8006136 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3710      	adds	r7, #16
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	f003 0310 	and.w	r3, r3, #16
 80061b6:	2b10      	cmp	r3, #16
 80061b8:	d151      	bne.n	800625e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061ba:	e022      	b.n	8006202 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c2:	d01e      	beq.n	8006202 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061c4:	f7fd fe1a 	bl	8003dfc <HAL_GetTick>
 80061c8:	4602      	mov	r2, r0
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	1ad3      	subs	r3, r2, r3
 80061ce:	68ba      	ldr	r2, [r7, #8]
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d302      	bcc.n	80061da <I2C_IsAcknowledgeFailed+0x3a>
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d113      	bne.n	8006202 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061de:	f043 0220 	orr.w	r2, r3, #32
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2220      	movs	r2, #32
 80061ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e02e      	b.n	8006260 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	699b      	ldr	r3, [r3, #24]
 8006208:	f003 0320 	and.w	r3, r3, #32
 800620c:	2b20      	cmp	r3, #32
 800620e:	d1d5      	bne.n	80061bc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2210      	movs	r2, #16
 8006216:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2220      	movs	r2, #32
 800621e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006220:	68f8      	ldr	r0, [r7, #12]
 8006222:	f7ff fedd 	bl	8005fe0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	6859      	ldr	r1, [r3, #4]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	4b0d      	ldr	r3, [pc, #52]	; (8006268 <I2C_IsAcknowledgeFailed+0xc8>)
 8006232:	400b      	ands	r3, r1
 8006234:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800623a:	f043 0204 	orr.w	r2, r3, #4
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2220      	movs	r2, #32
 8006246:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e000      	b.n	8006260 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	3710      	adds	r7, #16
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}
 8006268:	fe00e800 	.word	0xfe00e800

0800626c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800626c:	b480      	push	{r7}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	607b      	str	r3, [r7, #4]
 8006276:	460b      	mov	r3, r1
 8006278:	817b      	strh	r3, [r7, #10]
 800627a:	4613      	mov	r3, r2
 800627c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	685a      	ldr	r2, [r3, #4]
 8006284:	69bb      	ldr	r3, [r7, #24]
 8006286:	0d5b      	lsrs	r3, r3, #21
 8006288:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800628c:	4b0d      	ldr	r3, [pc, #52]	; (80062c4 <I2C_TransferConfig+0x58>)
 800628e:	430b      	orrs	r3, r1
 8006290:	43db      	mvns	r3, r3
 8006292:	ea02 0103 	and.w	r1, r2, r3
 8006296:	897b      	ldrh	r3, [r7, #10]
 8006298:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800629c:	7a7b      	ldrb	r3, [r7, #9]
 800629e:	041b      	lsls	r3, r3, #16
 80062a0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80062a4:	431a      	orrs	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	431a      	orrs	r2, r3
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	431a      	orrs	r2, r3
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80062b6:	bf00      	nop
 80062b8:	3714      	adds	r7, #20
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	03ff63ff 	.word	0x03ff63ff

080062c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	2b20      	cmp	r3, #32
 80062dc:	d138      	bne.n	8006350 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	d101      	bne.n	80062ec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80062e8:	2302      	movs	r3, #2
 80062ea:	e032      	b.n	8006352 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2224      	movs	r2, #36	; 0x24
 80062f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f022 0201 	bic.w	r2, r2, #1
 800630a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800631a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	6819      	ldr	r1, [r3, #0]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	683a      	ldr	r2, [r7, #0]
 8006328:	430a      	orrs	r2, r1
 800632a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0201 	orr.w	r2, r2, #1
 800633a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2220      	movs	r2, #32
 8006340:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800634c:	2300      	movs	r3, #0
 800634e:	e000      	b.n	8006352 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006350:	2302      	movs	r3, #2
  }
}
 8006352:	4618      	mov	r0, r3
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800635e:	b480      	push	{r7}
 8006360:	b085      	sub	sp, #20
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
 8006366:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800636e:	b2db      	uxtb	r3, r3
 8006370:	2b20      	cmp	r3, #32
 8006372:	d139      	bne.n	80063e8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800637a:	2b01      	cmp	r3, #1
 800637c:	d101      	bne.n	8006382 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800637e:	2302      	movs	r3, #2
 8006380:	e033      	b.n	80063ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2224      	movs	r2, #36	; 0x24
 800638e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f022 0201 	bic.w	r2, r2, #1
 80063a0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80063b0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	021b      	lsls	r3, r3, #8
 80063b6:	68fa      	ldr	r2, [r7, #12]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f042 0201 	orr.w	r2, r2, #1
 80063d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2220      	movs	r2, #32
 80063d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80063e4:	2300      	movs	r3, #0
 80063e6:	e000      	b.n	80063ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80063e8:	2302      	movs	r3, #2
  }
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3714      	adds	r7, #20
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr
	...

080063f8 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init (OSPI_HandleTypeDef *hospi)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af02      	add	r7, sp, #8
 80063fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006400:	2300      	movs	r3, #0
 8006402:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8006404:	f7fd fcfa 	bl	8003dfc <HAL_GetTick>
 8006408:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d102      	bne.n	8006416 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	73fb      	strb	r3, [r7, #15]
 8006414:	e092      	b.n	800653c <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN        (hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006420:	2b00      	cmp	r3, #0
 8006422:	f040 808b 	bne.w	800653c <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f7fb ff68 	bl	80022fc <HAL_OSPI_MspInit>
#endif

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800642c:	f241 3188 	movw	r1, #5000	; 0x1388
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f000 f88b 	bl	800654c <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass, free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	4b42      	ldr	r3, [pc, #264]	; (8006548 <HAL_OSPI_Init+0x150>)
 800643e:	4013      	ands	r3, r2
 8006440:	687a      	ldr	r2, [r7, #4]
 8006442:	68d1      	ldr	r1, [r2, #12]
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	6912      	ldr	r2, [r2, #16]
 8006448:	3a01      	subs	r2, #1
 800644a:	0412      	lsls	r2, r2, #16
 800644c:	4311      	orrs	r1, r2
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	6952      	ldr	r2, [r2, #20]
 8006452:	3a01      	subs	r2, #1
 8006454:	0212      	lsls	r2, r2, #8
 8006456:	4311      	orrs	r1, r2
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800645c:	4311      	orrs	r1, r2
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	69d2      	ldr	r2, [r2, #28]
 8006462:	4311      	orrs	r1, r2
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	6812      	ldr	r2, [r2, #0]
 8006468:	430b      	orrs	r3, r1
 800646a:	6093      	str	r3, [r2, #8]
#if   defined (OCTOSPI_DCR3_MAXTRAN)
      /* Configure chip select boundary and maximun transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) | (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	0412      	lsls	r2, r2, #16
 8006476:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	3b01      	subs	r3, #1
 8006488:	021a      	lsls	r2, r3, #8
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	430a      	orrs	r2, r1
 8006490:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	2200      	movs	r2, #0
 800649c:	2120      	movs	r1, #32
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 fbb8 	bl	8006c14 <OSPI_WaitFlagStateUntilTimeout>
 80064a4:	4603      	mov	r3, r0
 80064a6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80064a8:	7bfb      	ldrb	r3, [r7, #15]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d146      	bne.n	800653c <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER, ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a1b      	ldr	r3, [r3, #32]
 80064bc:	1e5a      	subs	r2, r3, #1
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	430a      	orrs	r2, r1
 80064c4:	60da      	str	r2, [r3, #12]

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	689a      	ldr	r2, [r3, #8]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	430a      	orrs	r2, r1
 80064da:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC), (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80064e4:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f0:	431a      	orrs	r2, r3
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f042 0201 	orr.w	r2, r2, #1
 800650a:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	2b02      	cmp	r3, #2
 8006512:	d107      	bne.n	8006524 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	689a      	ldr	r2, [r3, #8]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f042 0202 	orr.w	r2, r2, #2
 8006522:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800652c:	d103      	bne.n	8006536 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2201      	movs	r2, #1
 8006532:	645a      	str	r2, [r3, #68]	; 0x44
 8006534:	e002      	b.n	800653c <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2202      	movs	r2, #2
 800653a:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 800653c:	7bfb      	ldrb	r3, [r7, #15]
}
 800653e:	4618      	mov	r0, r3
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	f8e0f8f4 	.word	0xf8e0f8f4

0800654c <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	683a      	ldr	r2, [r7, #0]
 800655a:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	4618      	mov	r0, r3
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
	...

0800656c <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b092      	sub	sp, #72	; 0x48
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006578:	2300      	movs	r3, #0
 800657a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index, ospi_enabled = 0U, other_instance;
 800657e:	2300      	movs	r3, #0
 8006580:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a08      	ldr	r2, [pc, #32]	; (80065ac <HAL_OSPIM_Config+0x40>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d105      	bne.n	800659a <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800658e:	2300      	movs	r3, #0
 8006590:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 8006592:	2301      	movs	r3, #1
 8006594:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8006598:	e004      	b.n	80065a4 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800659a:	2301      	movs	r3, #1
 800659c:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 800659e:	2300      	movs	r3, #0
 80065a0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80065a4:	2300      	movs	r3, #0
 80065a6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80065aa:	e01f      	b.n	80065ec <HAL_OSPIM_Config+0x80>
 80065ac:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index+1U, &(IOM_cfg[index])) != HAL_OK)
 80065b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80065b4:	3301      	adds	r3, #1
 80065b6:	b2d8      	uxtb	r0, r3
 80065b8:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80065bc:	f107 0114 	add.w	r1, r7, #20
 80065c0:	4613      	mov	r3, r2
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	4413      	add	r3, r2
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	440b      	add	r3, r1
 80065ca:	4619      	mov	r1, r3
 80065cc:	f000 fb5a 	bl	8006c84 <OSPIM_GetConfig>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d005      	beq.n	80065e2 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2208      	movs	r2, #8
 80065e0:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80065e2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80065e6:	3301      	adds	r3, #1
 80065e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80065ec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d9dd      	bls.n	80065b0 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 80065f4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	f040 82fe 	bne.w	8006bfa <HAL_OSPIM_Config+0x68e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80065fe:	4bcd      	ldr	r3, [pc, #820]	; (8006934 <HAL_OSPIM_Config+0x3c8>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 0301 	and.w	r3, r3, #1
 8006606:	2b00      	cmp	r3, #0
 8006608:	d00b      	beq.n	8006622 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800660a:	4bca      	ldr	r3, [pc, #808]	; (8006934 <HAL_OSPIM_Config+0x3c8>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4ac9      	ldr	r2, [pc, #804]	; (8006934 <HAL_OSPIM_Config+0x3c8>)
 8006610:	f023 0301 	bic.w	r3, r3, #1
 8006614:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8006616:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800661a:	f043 0301 	orr.w	r3, r3, #1
 800661e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8006622:	4bc5      	ldr	r3, [pc, #788]	; (8006938 <HAL_OSPIM_Config+0x3cc>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0301 	and.w	r3, r3, #1
 800662a:	2b00      	cmp	r3, #0
 800662c:	d00b      	beq.n	8006646 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800662e:	4bc2      	ldr	r3, [pc, #776]	; (8006938 <HAL_OSPIM_Config+0x3cc>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4ac1      	ldr	r2, [pc, #772]	; (8006938 <HAL_OSPIM_Config+0x3cc>)
 8006634:	f023 0301 	bic.w	r3, r3, #1
 8006638:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800663a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800663e:	f043 0302 	orr.w	r3, r3, #2
 8006642:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 8006646:	49bd      	ldr	r1, [pc, #756]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 8006648:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800664a:	4613      	mov	r3, r2
 800664c:	009b      	lsls	r3, r3, #2
 800664e:	4413      	add	r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006656:	4413      	add	r3, r2
 8006658:	3b2c      	subs	r3, #44	; 0x2c
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	3b01      	subs	r3, #1
 800665e:	009b      	lsls	r3, r3, #2
 8006660:	440b      	add	r3, r1
 8006662:	6859      	ldr	r1, [r3, #4]
 8006664:	48b5      	ldr	r0, [pc, #724]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 8006666:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006668:	4613      	mov	r3, r2
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	4413      	add	r3, r2
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006674:	4413      	add	r3, r2
 8006676:	3b2c      	subs	r3, #44	; 0x2c
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	3b01      	subs	r3, #1
 800667c:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8006680:	009b      	lsls	r3, r3, #2
 8006682:	4403      	add	r3, r0
 8006684:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8006686:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006688:	4613      	mov	r3, r2
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	4413      	add	r3, r2
 800668e:	009b      	lsls	r3, r3, #2
 8006690:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006694:	4413      	add	r3, r2
 8006696:	3b34      	subs	r3, #52	; 0x34
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	2b00      	cmp	r3, #0
 800669c:	f000 80ac 	beq.w	80067f8 <HAL_OSPIM_Config+0x28c>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 80066a0:	49a6      	ldr	r1, [pc, #664]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 80066a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80066a4:	4613      	mov	r3, r2
 80066a6:	009b      	lsls	r3, r3, #2
 80066a8:	4413      	add	r3, r2
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80066b0:	4413      	add	r3, r2
 80066b2:	3b34      	subs	r3, #52	; 0x34
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	3b01      	subs	r3, #1
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	440b      	add	r3, r1
 80066bc:	6859      	ldr	r1, [r3, #4]
 80066be:	489f      	ldr	r0, [pc, #636]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 80066c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80066c2:	4613      	mov	r3, r2
 80066c4:	009b      	lsls	r3, r3, #2
 80066c6:	4413      	add	r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80066ce:	4413      	add	r3, r2
 80066d0:	3b34      	subs	r3, #52	; 0x34
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3b01      	subs	r3, #1
 80066d6:	f021 0201 	bic.w	r2, r1, #1
 80066da:	009b      	lsls	r3, r3, #2
 80066dc:	4403      	add	r3, r0
 80066de:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 80066e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80066e2:	4613      	mov	r3, r2
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	4413      	add	r3, r2
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80066ee:	4413      	add	r3, r2
 80066f0:	3b30      	subs	r3, #48	; 0x30
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d01f      	beq.n	8006738 <HAL_OSPIM_Config+0x1cc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 80066f8:	4990      	ldr	r1, [pc, #576]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 80066fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80066fc:	4613      	mov	r3, r2
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	4413      	add	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006708:	4413      	add	r3, r2
 800670a:	3b30      	subs	r3, #48	; 0x30
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	3b01      	subs	r3, #1
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	440b      	add	r3, r1
 8006714:	6859      	ldr	r1, [r3, #4]
 8006716:	4889      	ldr	r0, [pc, #548]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 8006718:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800671a:	4613      	mov	r3, r2
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	4413      	add	r3, r2
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006726:	4413      	add	r3, r2
 8006728:	3b30      	subs	r3, #48	; 0x30
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	3b01      	subs	r3, #1
 800672e:	f021 0210 	bic.w	r2, r1, #16
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	4403      	add	r3, r0
 8006736:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8006738:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800673a:	4613      	mov	r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4413      	add	r3, r2
 8006740:	009b      	lsls	r3, r3, #2
 8006742:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006746:	4413      	add	r3, r2
 8006748:	3b28      	subs	r3, #40	; 0x28
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d023      	beq.n	8006798 <HAL_OSPIM_Config+0x22c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8006750:	497a      	ldr	r1, [pc, #488]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 8006752:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006754:	4613      	mov	r3, r2
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	4413      	add	r3, r2
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006760:	4413      	add	r3, r2
 8006762:	3b28      	subs	r3, #40	; 0x28
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	3b01      	subs	r3, #1
 8006768:	f003 0301 	and.w	r3, r3, #1
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	440b      	add	r3, r1
 8006770:	6859      	ldr	r1, [r3, #4]
 8006772:	4872      	ldr	r0, [pc, #456]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 8006774:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006776:	4613      	mov	r3, r2
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	4413      	add	r3, r2
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006782:	4413      	add	r3, r2
 8006784:	3b28      	subs	r3, #40	; 0x28
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	3b01      	subs	r3, #1
 800678a:	f003 0301 	and.w	r3, r3, #1
 800678e:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8006792:	009b      	lsls	r3, r3, #2
 8006794:	4403      	add	r3, r0
 8006796:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8006798:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800679a:	4613      	mov	r3, r2
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	4413      	add	r3, r2
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80067a6:	4413      	add	r3, r2
 80067a8:	3b24      	subs	r3, #36	; 0x24
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d023      	beq.n	80067f8 <HAL_OSPIM_Config+0x28c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 80067b0:	4962      	ldr	r1, [pc, #392]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 80067b2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80067b4:	4613      	mov	r3, r2
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	4413      	add	r3, r2
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80067c0:	4413      	add	r3, r2
 80067c2:	3b24      	subs	r3, #36	; 0x24
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	3b01      	subs	r3, #1
 80067c8:	f003 0301 	and.w	r3, r3, #1
 80067cc:	009b      	lsls	r3, r3, #2
 80067ce:	440b      	add	r3, r1
 80067d0:	6859      	ldr	r1, [r3, #4]
 80067d2:	485a      	ldr	r0, [pc, #360]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 80067d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80067d6:	4613      	mov	r3, r2
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	4413      	add	r3, r2
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80067e2:	4413      	add	r3, r2
 80067e4:	3b24      	subs	r3, #36	; 0x24
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	3b01      	subs	r3, #1
 80067ea:	f003 0301 	and.w	r3, r3, #1
 80067ee:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	4403      	add	r3, r0
 80067f6:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	6819      	ldr	r1, [r3, #0]
 80067fc:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006800:	4613      	mov	r3, r2
 8006802:	009b      	lsls	r3, r3, #2
 8006804:	4413      	add	r3, r2
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800680c:	4413      	add	r3, r2
 800680e:	3b34      	subs	r3, #52	; 0x34
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4299      	cmp	r1, r3
 8006814:	d03c      	beq.n	8006890 <HAL_OSPIM_Config+0x324>
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	6859      	ldr	r1, [r3, #4]
 800681a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800681e:	4613      	mov	r3, r2
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	4413      	add	r3, r2
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800682a:	4413      	add	r3, r2
 800682c:	3b30      	subs	r3, #48	; 0x30
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4299      	cmp	r1, r3
 8006832:	d02d      	beq.n	8006890 <HAL_OSPIM_Config+0x324>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	6899      	ldr	r1, [r3, #8]
 8006838:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800683c:	4613      	mov	r3, r2
 800683e:	009b      	lsls	r3, r3, #2
 8006840:	4413      	add	r3, r2
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006848:	4413      	add	r3, r2
 800684a:	3b2c      	subs	r3, #44	; 0x2c
 800684c:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 800684e:	4299      	cmp	r1, r3
 8006850:	d01e      	beq.n	8006890 <HAL_OSPIM_Config+0x324>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	68d9      	ldr	r1, [r3, #12]
 8006856:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800685a:	4613      	mov	r3, r2
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	4413      	add	r3, r2
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006866:	4413      	add	r3, r2
 8006868:	3b28      	subs	r3, #40	; 0x28
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4299      	cmp	r1, r3
 800686e:	d00f      	beq.n	8006890 <HAL_OSPIM_Config+0x324>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	6919      	ldr	r1, [r3, #16]
 8006874:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006878:	4613      	mov	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006884:	4413      	add	r3, r2
 8006886:	3b24      	subs	r3, #36	; 0x24
 8006888:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800688a:	4299      	cmp	r1, r3
 800688c:	f040 80e0 	bne.w	8006a50 <HAL_OSPIM_Config+0x4e4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 8006890:	492a      	ldr	r1, [pc, #168]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 8006892:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006896:	4613      	mov	r3, r2
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	4413      	add	r3, r2
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80068a2:	4413      	add	r3, r2
 80068a4:	3b34      	subs	r3, #52	; 0x34
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	3b01      	subs	r3, #1
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	440b      	add	r3, r1
 80068ae:	6859      	ldr	r1, [r3, #4]
 80068b0:	4822      	ldr	r0, [pc, #136]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 80068b2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80068b6:	4613      	mov	r3, r2
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	4413      	add	r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80068c2:	4413      	add	r3, r2
 80068c4:	3b34      	subs	r3, #52	; 0x34
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	3b01      	subs	r3, #1
 80068ca:	f021 0201 	bic.w	r2, r1, #1
 80068ce:	009b      	lsls	r3, r3, #2
 80068d0:	4403      	add	r3, r0
 80068d2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80068d4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80068d8:	4613      	mov	r3, r2
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	4413      	add	r3, r2
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80068e4:	4413      	add	r3, r2
 80068e6:	3b30      	subs	r3, #48	; 0x30
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d028      	beq.n	8006940 <HAL_OSPIM_Config+0x3d4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 80068ee:	4913      	ldr	r1, [pc, #76]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 80068f0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80068f4:	4613      	mov	r3, r2
 80068f6:	009b      	lsls	r3, r3, #2
 80068f8:	4413      	add	r3, r2
 80068fa:	009b      	lsls	r3, r3, #2
 80068fc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006900:	4413      	add	r3, r2
 8006902:	3b30      	subs	r3, #48	; 0x30
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	3b01      	subs	r3, #1
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	440b      	add	r3, r1
 800690c:	6859      	ldr	r1, [r3, #4]
 800690e:	480b      	ldr	r0, [pc, #44]	; (800693c <HAL_OSPIM_Config+0x3d0>)
 8006910:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006914:	4613      	mov	r3, r2
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	4413      	add	r3, r2
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006920:	4413      	add	r3, r2
 8006922:	3b30      	subs	r3, #48	; 0x30
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	3b01      	subs	r3, #1
 8006928:	f021 0210 	bic.w	r2, r1, #16
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	4403      	add	r3, r0
 8006930:	605a      	str	r2, [r3, #4]
 8006932:	e005      	b.n	8006940 <HAL_OSPIM_Config+0x3d4>
 8006934:	a0001000 	.word	0xa0001000
 8006938:	a0001400 	.word	0xa0001400
 800693c:	50061c00 	.word	0x50061c00
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 8006940:	49b1      	ldr	r1, [pc, #708]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006942:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006946:	4613      	mov	r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	4413      	add	r3, r2
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006952:	4413      	add	r3, r2
 8006954:	3b2c      	subs	r3, #44	; 0x2c
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	3b01      	subs	r3, #1
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	440b      	add	r3, r1
 800695e:	6859      	ldr	r1, [r3, #4]
 8006960:	48a9      	ldr	r0, [pc, #676]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006962:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006966:	4613      	mov	r3, r2
 8006968:	009b      	lsls	r3, r3, #2
 800696a:	4413      	add	r3, r2
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006972:	4413      	add	r3, r2
 8006974:	3b2c      	subs	r3, #44	; 0x2c
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	3b01      	subs	r3, #1
 800697a:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	4403      	add	r3, r0
 8006982:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8006984:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006988:	4613      	mov	r3, r2
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	4413      	add	r3, r2
 800698e:	009b      	lsls	r3, r3, #2
 8006990:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006994:	4413      	add	r3, r2
 8006996:	3b28      	subs	r3, #40	; 0x28
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d025      	beq.n	80069ea <HAL_OSPIM_Config+0x47e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800699e:	499a      	ldr	r1, [pc, #616]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 80069a0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80069a4:	4613      	mov	r3, r2
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	4413      	add	r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80069b0:	4413      	add	r3, r2
 80069b2:	3b28      	subs	r3, #40	; 0x28
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	3b01      	subs	r3, #1
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	440b      	add	r3, r1
 80069c0:	6859      	ldr	r1, [r3, #4]
 80069c2:	4891      	ldr	r0, [pc, #580]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 80069c4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80069c8:	4613      	mov	r3, r2
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	4413      	add	r3, r2
 80069ce:	009b      	lsls	r3, r3, #2
 80069d0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80069d4:	4413      	add	r3, r2
 80069d6:	3b28      	subs	r3, #40	; 0x28
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	3b01      	subs	r3, #1
 80069dc:	f003 0301 	and.w	r3, r3, #1
 80069e0:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	4403      	add	r3, r0
 80069e8:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80069ea:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80069ee:	4613      	mov	r3, r2
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	4413      	add	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80069fa:	4413      	add	r3, r2
 80069fc:	3b24      	subs	r3, #36	; 0x24
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d025      	beq.n	8006a50 <HAL_OSPIM_Config+0x4e4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8006a04:	4980      	ldr	r1, [pc, #512]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006a06:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006a0a:	4613      	mov	r3, r2
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	4413      	add	r3, r2
 8006a10:	009b      	lsls	r3, r3, #2
 8006a12:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006a16:	4413      	add	r3, r2
 8006a18:	3b24      	subs	r3, #36	; 0x24
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	3b01      	subs	r3, #1
 8006a1e:	f003 0301 	and.w	r3, r3, #1
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	440b      	add	r3, r1
 8006a26:	6859      	ldr	r1, [r3, #4]
 8006a28:	4877      	ldr	r0, [pc, #476]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006a2a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006a2e:	4613      	mov	r3, r2
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	4413      	add	r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006a3a:	4413      	add	r3, r2
 8006a3c:	3b24      	subs	r3, #36	; 0x24
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	3b01      	subs	r3, #1
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8006a4a:	009b      	lsls	r3, r3, #2
 8006a4c:	4403      	add	r3, r0
 8006a4e:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort-1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC), (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));
 8006a50:	4a6d      	ldr	r2, [pc, #436]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	3b01      	subs	r3, #1
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	4413      	add	r3, r2
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006a62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a64:	025b      	lsls	r3, r3, #9
 8006a66:	431a      	orrs	r2, r3
 8006a68:	4967      	ldr	r1, [pc, #412]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	440b      	add	r3, r1
 8006a78:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
 8006a7a:	4a63      	ldr	r2, [pc, #396]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	3b01      	subs	r3, #1
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	f023 0203 	bic.w	r2, r3, #3
 8006a8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a8e:	005b      	lsls	r3, r3, #1
 8006a90:	431a      	orrs	r2, r3
 8006a92:	495d      	ldr	r1, [pc, #372]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	3b01      	subs	r3, #1
 8006a9a:	f042 0201 	orr.w	r2, r2, #1
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	440b      	add	r3, r1
 8006aa2:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d014      	beq.n	8006ad6 <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort-1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
 8006aac:	4a56      	ldr	r2, [pc, #344]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	4413      	add	r3, r2
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006abe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ac0:	015b      	lsls	r3, r3, #5
 8006ac2:	431a      	orrs	r2, r3
 8006ac4:	4950      	ldr	r1, [pc, #320]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	3b01      	subs	r3, #1
 8006acc:	f042 0210 	orr.w	r2, r2, #16
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	440b      	add	r3, r1
 8006ad4:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d019      	beq.n	8006b16 <HAL_OSPIM_Config+0x5aa>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
 8006ae2:	4a49      	ldr	r2, [pc, #292]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	3b01      	subs	r3, #1
 8006aea:	f003 0301 	and.w	r3, r3, #1
 8006aee:	009b      	lsls	r3, r3, #2
 8006af0:	4413      	add	r3, r2
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006af8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006afa:	049b      	lsls	r3, r3, #18
 8006afc:	431a      	orrs	r2, r3
 8006afe:	4942      	ldr	r1, [pc, #264]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	3b01      	subs	r3, #1
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	440b      	add	r3, r1
 8006b12:	605a      	str	r2, [r3, #4]
 8006b14:	e01c      	b.n	8006b50 <HAL_OSPIM_Config+0x5e4>
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d018      	beq.n	8006b50 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC),
 8006b1e:	4a3a      	ldr	r2, [pc, #232]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	3b01      	subs	r3, #1
 8006b26:	f003 0301 	and.w	r3, r3, #1
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	4413      	add	r3, r2
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006b34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b36:	069b      	lsls	r3, r3, #26
 8006b38:	431a      	orrs	r2, r3
 8006b3a:	4933      	ldr	r1, [pc, #204]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	3b01      	subs	r3, #1
 8006b42:	f003 0301 	and.w	r3, r3, #1
 8006b46:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	440b      	add	r3, r1
 8006b4e:	605a      	str	r2, [r3, #4]
      else
      {
         /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	691b      	ldr	r3, [r3, #16]
 8006b54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d019      	beq.n	8006b90 <HAL_OSPIM_Config+0x624>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
 8006b5c:	4a2a      	ldr	r2, [pc, #168]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	3b01      	subs	r3, #1
 8006b64:	f003 0301 	and.w	r3, r3, #1
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4413      	add	r3, r2
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006b72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b74:	049b      	lsls	r3, r3, #18
 8006b76:	431a      	orrs	r2, r3
 8006b78:	4923      	ldr	r1, [pc, #140]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	f003 0301 	and.w	r3, r3, #1
 8006b84:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	440b      	add	r3, r1
 8006b8c:	605a      	str	r2, [r3, #4]
 8006b8e:	e01c      	b.n	8006bca <HAL_OSPIM_Config+0x65e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	691b      	ldr	r3, [r3, #16]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d018      	beq.n	8006bca <HAL_OSPIM_Config+0x65e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC),
 8006b98:	4a1b      	ldr	r2, [pc, #108]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	f003 0301 	and.w	r3, r3, #1
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	4413      	add	r3, r2
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006bae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bb0:	069b      	lsls	r3, r3, #26
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	4914      	ldr	r1, [pc, #80]	; (8006c08 <HAL_OSPIM_Config+0x69c>)
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	f003 0301 	and.w	r3, r3, #1
 8006bc0:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	440b      	add	r3, r1
 8006bc8:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8006bca:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d005      	beq.n	8006be2 <HAL_OSPIM_Config+0x676>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8006bd6:	4b0d      	ldr	r3, [pc, #52]	; (8006c0c <HAL_OSPIM_Config+0x6a0>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a0c      	ldr	r2, [pc, #48]	; (8006c0c <HAL_OSPIM_Config+0x6a0>)
 8006bdc:	f043 0301 	orr.w	r3, r3, #1
 8006be0:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8006be2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006be6:	f003 0302 	and.w	r3, r3, #2
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d005      	beq.n	8006bfa <HAL_OSPIM_Config+0x68e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8006bee:	4b08      	ldr	r3, [pc, #32]	; (8006c10 <HAL_OSPIM_Config+0x6a4>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a07      	ldr	r2, [pc, #28]	; (8006c10 <HAL_OSPIM_Config+0x6a4>)
 8006bf4:	f043 0301 	orr.w	r3, r3, #1
 8006bf8:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8006bfa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3748      	adds	r7, #72	; 0x48
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	50061c00 	.word	0x50061c00
 8006c0c:	a0001000 	.word	0xa0001000
 8006c10:	a0001400 	.word	0xa0001400

08006c14 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b084      	sub	sp, #16
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	603b      	str	r3, [r7, #0]
 8006c20:	4613      	mov	r3, r2
 8006c22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8006c24:	e01a      	b.n	8006c5c <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c26:	69bb      	ldr	r3, [r7, #24]
 8006c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c2c:	d016      	beq.n	8006c5c <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c2e:	f7fd f8e5 	bl	8003dfc <HAL_GetTick>
 8006c32:	4602      	mov	r2, r0
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	1ad3      	subs	r3, r2, r3
 8006c38:	69ba      	ldr	r2, [r7, #24]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d302      	bcc.n	8006c44 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8006c3e:	69bb      	ldr	r3, [r7, #24]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d10b      	bne.n	8006c5c <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c4a:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c50:	f043 0201 	orr.w	r2, r3, #1
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e00e      	b.n	8006c7a <OSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	6a1a      	ldr	r2, [r3, #32]
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	4013      	ands	r3, r2
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	bf14      	ite	ne
 8006c6a:	2301      	movne	r3, #1
 8006c6c:	2300      	moveq	r3, #0
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	461a      	mov	r2, r3
 8006c72:	79fb      	ldrb	r3, [r7, #7]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d1d6      	bne.n	8006c26 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3710      	adds	r7, #16
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
	...

08006c84 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b087      	sub	sp, #28
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	6039      	str	r1, [r7, #0]
 8006c8e:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8006c90:	2300      	movs	r3, #0
 8006c92:	75fb      	strb	r3, [r7, #23]
  uint32_t reg, value = 0U;
 8006c94:	2300      	movs	r3, #0
 8006c96:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8006c98:	79fb      	ldrb	r3, [r7, #7]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d005      	beq.n	8006caa <OSPIM_GetConfig+0x26>
 8006c9e:	79fb      	ldrb	r3, [r7, #7]
 8006ca0:	2b02      	cmp	r3, #2
 8006ca2:	d802      	bhi.n	8006caa <OSPIM_GetConfig+0x26>
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d102      	bne.n	8006cb0 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	75fb      	strb	r3, [r7, #23]
 8006cae:	e08e      	b.n	8006dce <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8006cce:	79fb      	ldrb	r3, [r7, #7]
 8006cd0:	2b02      	cmp	r3, #2
 8006cd2:	d101      	bne.n	8006cd8 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
 8006cd4:	4b41      	ldr	r3, [pc, #260]	; (8006ddc <OSPIM_GetConfig+0x158>)
 8006cd6:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8006cd8:	2300      	movs	r3, #0
 8006cda:	60fb      	str	r3, [r7, #12]
 8006cdc:	e074      	b.n	8006dc8 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 8006cde:	4a40      	ldr	r2, [pc, #256]	; (8006de0 <OSPIM_GetConfig+0x15c>)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	4413      	add	r3, r2
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	f003 0301 	and.w	r3, r3, #1
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00a      	beq.n	8006d0a <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8006cf4:	68ba      	ldr	r2, [r7, #8]
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	4053      	eors	r3, r2
 8006cfa:	f003 0302 	and.w	r3, r3, #2
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d103      	bne.n	8006d0a <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index+1U;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	1c5a      	adds	r2, r3, #1
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	f003 0310 	and.w	r3, r3, #16
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d00a      	beq.n	8006d2a <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8006d14:	68ba      	ldr	r2, [r7, #8]
 8006d16:	693b      	ldr	r3, [r7, #16]
 8006d18:	4053      	eors	r3, r2
 8006d1a:	f003 0320 	and.w	r3, r3, #32
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d103      	bne.n	8006d2a <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index+1U;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	1c5a      	adds	r2, r3, #1
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d00a      	beq.n	8006d4a <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8006d34:	68ba      	ldr	r2, [r7, #8]
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	4053      	eors	r3, r2
 8006d3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d103      	bne.n	8006d4a <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index+1U;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	1c5a      	adds	r2, r3, #1
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d018      	beq.n	8006d86 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8006d54:	68ba      	ldr	r2, [r7, #8]
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	4053      	eors	r3, r2
 8006d5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d111      	bne.n	8006d86 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d106      	bne.n	8006d7a <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	3301      	adds	r3, #1
 8006d70:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	60da      	str	r2, [r3, #12]
 8006d78:	e005      	b.n	8006d86 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d018      	beq.n	8006dc2 <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8006d90:	68ba      	ldr	r2, [r7, #8]
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	4053      	eors	r3, r2
 8006d96:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d111      	bne.n	8006dc2 <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d106      	bne.n	8006db6 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	3301      	adds	r3, #1
 8006dac:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	611a      	str	r2, [r3, #16]
 8006db4:	e005      	b.n	8006dc2 <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	3301      	adds	r3, #1
 8006dba:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	60fb      	str	r3, [r7, #12]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d987      	bls.n	8006cde <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 8006dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	371c      	adds	r7, #28
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr
 8006ddc:	04040222 	.word	0x04040222
 8006de0:	50061c00 	.word	0x50061c00

08006de4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006de4:	b480      	push	{r7}
 8006de6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006de8:	4b05      	ldr	r3, [pc, #20]	; (8006e00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a04      	ldr	r2, [pc, #16]	; (8006e00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006df2:	6013      	str	r3, [r2, #0]
}
 8006df4:	bf00      	nop
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr
 8006dfe:	bf00      	nop
 8006e00:	40007000 	.word	0x40007000

08006e04 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006e04:	b480      	push	{r7}
 8006e06:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006e08:	4b0d      	ldr	r3, [pc, #52]	; (8006e40 <HAL_PWREx_GetVoltageRange+0x3c>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006e10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e14:	d102      	bne.n	8006e1c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8006e16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e1a:	e00b      	b.n	8006e34 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8006e1c:	4b08      	ldr	r3, [pc, #32]	; (8006e40 <HAL_PWREx_GetVoltageRange+0x3c>)
 8006e1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e2a:	d102      	bne.n	8006e32 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8006e2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e30:	e000      	b.n	8006e34 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8006e32:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	40007000 	.word	0x40007000

08006e44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b085      	sub	sp, #20
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d141      	bne.n	8006ed6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006e52:	4b4b      	ldr	r3, [pc, #300]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006e5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e5e:	d131      	bne.n	8006ec4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006e60:	4b47      	ldr	r3, [pc, #284]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e66:	4a46      	ldr	r2, [pc, #280]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e6c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006e70:	4b43      	ldr	r3, [pc, #268]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006e78:	4a41      	ldr	r2, [pc, #260]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006e7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006e80:	4b40      	ldr	r3, [pc, #256]	; (8006f84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2232      	movs	r2, #50	; 0x32
 8006e86:	fb02 f303 	mul.w	r3, r2, r3
 8006e8a:	4a3f      	ldr	r2, [pc, #252]	; (8006f88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e90:	0c9b      	lsrs	r3, r3, #18
 8006e92:	3301      	adds	r3, #1
 8006e94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006e96:	e002      	b.n	8006e9e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	3b01      	subs	r3, #1
 8006e9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006e9e:	4b38      	ldr	r3, [pc, #224]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ea0:	695b      	ldr	r3, [r3, #20]
 8006ea2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ea6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eaa:	d102      	bne.n	8006eb2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d1f2      	bne.n	8006e98 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006eb2:	4b33      	ldr	r3, [pc, #204]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006eb4:	695b      	ldr	r3, [r3, #20]
 8006eb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006eba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ebe:	d158      	bne.n	8006f72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	e057      	b.n	8006f74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006ec4:	4b2e      	ldr	r3, [pc, #184]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006eca:	4a2d      	ldr	r2, [pc, #180]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ecc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ed0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006ed4:	e04d      	b.n	8006f72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006edc:	d141      	bne.n	8006f62 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006ede:	4b28      	ldr	r3, [pc, #160]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006ee6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eea:	d131      	bne.n	8006f50 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006eec:	4b24      	ldr	r3, [pc, #144]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006eee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ef2:	4a23      	ldr	r2, [pc, #140]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ef4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ef8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006efc:	4b20      	ldr	r3, [pc, #128]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006f04:	4a1e      	ldr	r2, [pc, #120]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006f0a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006f0c:	4b1d      	ldr	r3, [pc, #116]	; (8006f84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2232      	movs	r2, #50	; 0x32
 8006f12:	fb02 f303 	mul.w	r3, r2, r3
 8006f16:	4a1c      	ldr	r2, [pc, #112]	; (8006f88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006f18:	fba2 2303 	umull	r2, r3, r2, r3
 8006f1c:	0c9b      	lsrs	r3, r3, #18
 8006f1e:	3301      	adds	r3, #1
 8006f20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f22:	e002      	b.n	8006f2a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	3b01      	subs	r3, #1
 8006f28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006f2a:	4b15      	ldr	r3, [pc, #84]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f2c:	695b      	ldr	r3, [r3, #20]
 8006f2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f36:	d102      	bne.n	8006f3e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1f2      	bne.n	8006f24 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006f3e:	4b10      	ldr	r3, [pc, #64]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f4a:	d112      	bne.n	8006f72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	e011      	b.n	8006f74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f50:	4b0b      	ldr	r3, [pc, #44]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f56:	4a0a      	ldr	r2, [pc, #40]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006f60:	e007      	b.n	8006f72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006f62:	4b07      	ldr	r3, [pc, #28]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006f6a:	4a05      	ldr	r2, [pc, #20]	; (8006f80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f6c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f70:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006f72:	2300      	movs	r3, #0
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3714      	adds	r7, #20
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr
 8006f80:	40007000 	.word	0x40007000
 8006f84:	20000008 	.word	0x20000008
 8006f88:	431bde83 	.word	0x431bde83

08006f8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b088      	sub	sp, #32
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d102      	bne.n	8006fa0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	f000 bc16 	b.w	80077cc <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006fa0:	4ba0      	ldr	r3, [pc, #640]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	f003 030c 	and.w	r3, r3, #12
 8006fa8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006faa:	4b9e      	ldr	r3, [pc, #632]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	f003 0303 	and.w	r3, r3, #3
 8006fb2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f003 0310 	and.w	r3, r3, #16
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f000 80e4 	beq.w	800718a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d007      	beq.n	8006fd8 <HAL_RCC_OscConfig+0x4c>
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	2b0c      	cmp	r3, #12
 8006fcc:	f040 808b 	bne.w	80070e6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	2b01      	cmp	r3, #1
 8006fd4:	f040 8087 	bne.w	80070e6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006fd8:	4b92      	ldr	r3, [pc, #584]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f003 0302 	and.w	r3, r3, #2
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d005      	beq.n	8006ff0 <HAL_RCC_OscConfig+0x64>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	699b      	ldr	r3, [r3, #24]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d101      	bne.n	8006ff0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	e3ed      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a1a      	ldr	r2, [r3, #32]
 8006ff4:	4b8b      	ldr	r3, [pc, #556]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 0308 	and.w	r3, r3, #8
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d004      	beq.n	800700a <HAL_RCC_OscConfig+0x7e>
 8007000:	4b88      	ldr	r3, [pc, #544]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007008:	e005      	b.n	8007016 <HAL_RCC_OscConfig+0x8a>
 800700a:	4b86      	ldr	r3, [pc, #536]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800700c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007010:	091b      	lsrs	r3, r3, #4
 8007012:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007016:	4293      	cmp	r3, r2
 8007018:	d223      	bcs.n	8007062 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6a1b      	ldr	r3, [r3, #32]
 800701e:	4618      	mov	r0, r3
 8007020:	f000 fdc8 	bl	8007bb4 <RCC_SetFlashLatencyFromMSIRange>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d001      	beq.n	800702e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e3ce      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800702e:	4b7d      	ldr	r3, [pc, #500]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a7c      	ldr	r2, [pc, #496]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007034:	f043 0308 	orr.w	r3, r3, #8
 8007038:	6013      	str	r3, [r2, #0]
 800703a:	4b7a      	ldr	r3, [pc, #488]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6a1b      	ldr	r3, [r3, #32]
 8007046:	4977      	ldr	r1, [pc, #476]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007048:	4313      	orrs	r3, r2
 800704a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800704c:	4b75      	ldr	r3, [pc, #468]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	69db      	ldr	r3, [r3, #28]
 8007058:	021b      	lsls	r3, r3, #8
 800705a:	4972      	ldr	r1, [pc, #456]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800705c:	4313      	orrs	r3, r2
 800705e:	604b      	str	r3, [r1, #4]
 8007060:	e025      	b.n	80070ae <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007062:	4b70      	ldr	r3, [pc, #448]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a6f      	ldr	r2, [pc, #444]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007068:	f043 0308 	orr.w	r3, r3, #8
 800706c:	6013      	str	r3, [r2, #0]
 800706e:	4b6d      	ldr	r3, [pc, #436]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a1b      	ldr	r3, [r3, #32]
 800707a:	496a      	ldr	r1, [pc, #424]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800707c:	4313      	orrs	r3, r2
 800707e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007080:	4b68      	ldr	r3, [pc, #416]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	69db      	ldr	r3, [r3, #28]
 800708c:	021b      	lsls	r3, r3, #8
 800708e:	4965      	ldr	r1, [pc, #404]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007090:	4313      	orrs	r3, r2
 8007092:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007094:	69bb      	ldr	r3, [r7, #24]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d109      	bne.n	80070ae <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6a1b      	ldr	r3, [r3, #32]
 800709e:	4618      	mov	r0, r3
 80070a0:	f000 fd88 	bl	8007bb4 <RCC_SetFlashLatencyFromMSIRange>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d001      	beq.n	80070ae <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e38e      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80070ae:	f000 fcbf 	bl	8007a30 <HAL_RCC_GetSysClockFreq>
 80070b2:	4601      	mov	r1, r0
 80070b4:	4b5b      	ldr	r3, [pc, #364]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	091b      	lsrs	r3, r3, #4
 80070ba:	f003 030f 	and.w	r3, r3, #15
 80070be:	4a5a      	ldr	r2, [pc, #360]	; (8007228 <HAL_RCC_OscConfig+0x29c>)
 80070c0:	5cd3      	ldrb	r3, [r2, r3]
 80070c2:	f003 031f 	and.w	r3, r3, #31
 80070c6:	fa21 f303 	lsr.w	r3, r1, r3
 80070ca:	4a58      	ldr	r2, [pc, #352]	; (800722c <HAL_RCC_OscConfig+0x2a0>)
 80070cc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80070ce:	4b58      	ldr	r3, [pc, #352]	; (8007230 <HAL_RCC_OscConfig+0x2a4>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4618      	mov	r0, r3
 80070d4:	f7fc fe42 	bl	8003d5c <HAL_InitTick>
 80070d8:	4603      	mov	r3, r0
 80070da:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80070dc:	7bfb      	ldrb	r3, [r7, #15]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d052      	beq.n	8007188 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80070e2:	7bfb      	ldrb	r3, [r7, #15]
 80070e4:	e372      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	699b      	ldr	r3, [r3, #24]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d032      	beq.n	8007154 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80070ee:	4b4d      	ldr	r3, [pc, #308]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a4c      	ldr	r2, [pc, #304]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 80070f4:	f043 0301 	orr.w	r3, r3, #1
 80070f8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80070fa:	f7fc fe7f 	bl	8003dfc <HAL_GetTick>
 80070fe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007100:	e008      	b.n	8007114 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007102:	f7fc fe7b 	bl	8003dfc <HAL_GetTick>
 8007106:	4602      	mov	r2, r0
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	1ad3      	subs	r3, r2, r3
 800710c:	2b02      	cmp	r3, #2
 800710e:	d901      	bls.n	8007114 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8007110:	2303      	movs	r3, #3
 8007112:	e35b      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007114:	4b43      	ldr	r3, [pc, #268]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f003 0302 	and.w	r3, r3, #2
 800711c:	2b00      	cmp	r3, #0
 800711e:	d0f0      	beq.n	8007102 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007120:	4b40      	ldr	r3, [pc, #256]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a3f      	ldr	r2, [pc, #252]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007126:	f043 0308 	orr.w	r3, r3, #8
 800712a:	6013      	str	r3, [r2, #0]
 800712c:	4b3d      	ldr	r3, [pc, #244]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a1b      	ldr	r3, [r3, #32]
 8007138:	493a      	ldr	r1, [pc, #232]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800713a:	4313      	orrs	r3, r2
 800713c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800713e:	4b39      	ldr	r3, [pc, #228]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	69db      	ldr	r3, [r3, #28]
 800714a:	021b      	lsls	r3, r3, #8
 800714c:	4935      	ldr	r1, [pc, #212]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800714e:	4313      	orrs	r3, r2
 8007150:	604b      	str	r3, [r1, #4]
 8007152:	e01a      	b.n	800718a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007154:	4b33      	ldr	r3, [pc, #204]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a32      	ldr	r2, [pc, #200]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800715a:	f023 0301 	bic.w	r3, r3, #1
 800715e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007160:	f7fc fe4c 	bl	8003dfc <HAL_GetTick>
 8007164:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007166:	e008      	b.n	800717a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007168:	f7fc fe48 	bl	8003dfc <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	2b02      	cmp	r3, #2
 8007174:	d901      	bls.n	800717a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e328      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800717a:	4b2a      	ldr	r3, [pc, #168]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1f0      	bne.n	8007168 <HAL_RCC_OscConfig+0x1dc>
 8007186:	e000      	b.n	800718a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007188:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 0301 	and.w	r3, r3, #1
 8007192:	2b00      	cmp	r3, #0
 8007194:	d073      	beq.n	800727e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	2b08      	cmp	r3, #8
 800719a:	d005      	beq.n	80071a8 <HAL_RCC_OscConfig+0x21c>
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	2b0c      	cmp	r3, #12
 80071a0:	d10e      	bne.n	80071c0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	2b03      	cmp	r3, #3
 80071a6:	d10b      	bne.n	80071c0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071a8:	4b1e      	ldr	r3, [pc, #120]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d063      	beq.n	800727c <HAL_RCC_OscConfig+0x2f0>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d15f      	bne.n	800727c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	e305      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071c8:	d106      	bne.n	80071d8 <HAL_RCC_OscConfig+0x24c>
 80071ca:	4b16      	ldr	r3, [pc, #88]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a15      	ldr	r2, [pc, #84]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 80071d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071d4:	6013      	str	r3, [r2, #0]
 80071d6:	e01d      	b.n	8007214 <HAL_RCC_OscConfig+0x288>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80071e0:	d10c      	bne.n	80071fc <HAL_RCC_OscConfig+0x270>
 80071e2:	4b10      	ldr	r3, [pc, #64]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a0f      	ldr	r2, [pc, #60]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 80071e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80071ec:	6013      	str	r3, [r2, #0]
 80071ee:	4b0d      	ldr	r3, [pc, #52]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a0c      	ldr	r2, [pc, #48]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 80071f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071f8:	6013      	str	r3, [r2, #0]
 80071fa:	e00b      	b.n	8007214 <HAL_RCC_OscConfig+0x288>
 80071fc:	4b09      	ldr	r3, [pc, #36]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a08      	ldr	r2, [pc, #32]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 8007202:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007206:	6013      	str	r3, [r2, #0]
 8007208:	4b06      	ldr	r3, [pc, #24]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a05      	ldr	r2, [pc, #20]	; (8007224 <HAL_RCC_OscConfig+0x298>)
 800720e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007212:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d01b      	beq.n	8007254 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800721c:	f7fc fdee 	bl	8003dfc <HAL_GetTick>
 8007220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007222:	e010      	b.n	8007246 <HAL_RCC_OscConfig+0x2ba>
 8007224:	40021000 	.word	0x40021000
 8007228:	0800ffb0 	.word	0x0800ffb0
 800722c:	20000008 	.word	0x20000008
 8007230:	20000010 	.word	0x20000010
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007234:	f7fc fde2 	bl	8003dfc <HAL_GetTick>
 8007238:	4602      	mov	r2, r0
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	1ad3      	subs	r3, r2, r3
 800723e:	2b64      	cmp	r3, #100	; 0x64
 8007240:	d901      	bls.n	8007246 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007242:	2303      	movs	r3, #3
 8007244:	e2c2      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007246:	4baf      	ldr	r3, [pc, #700]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d0f0      	beq.n	8007234 <HAL_RCC_OscConfig+0x2a8>
 8007252:	e014      	b.n	800727e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007254:	f7fc fdd2 	bl	8003dfc <HAL_GetTick>
 8007258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800725a:	e008      	b.n	800726e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800725c:	f7fc fdce 	bl	8003dfc <HAL_GetTick>
 8007260:	4602      	mov	r2, r0
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	1ad3      	subs	r3, r2, r3
 8007266:	2b64      	cmp	r3, #100	; 0x64
 8007268:	d901      	bls.n	800726e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e2ae      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800726e:	4ba5      	ldr	r3, [pc, #660]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1f0      	bne.n	800725c <HAL_RCC_OscConfig+0x2d0>
 800727a:	e000      	b.n	800727e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800727c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f003 0302 	and.w	r3, r3, #2
 8007286:	2b00      	cmp	r3, #0
 8007288:	d060      	beq.n	800734c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	2b04      	cmp	r3, #4
 800728e:	d005      	beq.n	800729c <HAL_RCC_OscConfig+0x310>
 8007290:	69bb      	ldr	r3, [r7, #24]
 8007292:	2b0c      	cmp	r3, #12
 8007294:	d119      	bne.n	80072ca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	2b02      	cmp	r3, #2
 800729a:	d116      	bne.n	80072ca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800729c:	4b99      	ldr	r3, [pc, #612]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d005      	beq.n	80072b4 <HAL_RCC_OscConfig+0x328>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d101      	bne.n	80072b4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e28b      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072b4:	4b93      	ldr	r3, [pc, #588]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	691b      	ldr	r3, [r3, #16]
 80072c0:	061b      	lsls	r3, r3, #24
 80072c2:	4990      	ldr	r1, [pc, #576]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80072c4:	4313      	orrs	r3, r2
 80072c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80072c8:	e040      	b.n	800734c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	68db      	ldr	r3, [r3, #12]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d023      	beq.n	800731a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80072d2:	4b8c      	ldr	r3, [pc, #560]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a8b      	ldr	r2, [pc, #556]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80072d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072de:	f7fc fd8d 	bl	8003dfc <HAL_GetTick>
 80072e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072e4:	e008      	b.n	80072f8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072e6:	f7fc fd89 	bl	8003dfc <HAL_GetTick>
 80072ea:	4602      	mov	r2, r0
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	2b02      	cmp	r3, #2
 80072f2:	d901      	bls.n	80072f8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80072f4:	2303      	movs	r3, #3
 80072f6:	e269      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072f8:	4b82      	ldr	r3, [pc, #520]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007300:	2b00      	cmp	r3, #0
 8007302:	d0f0      	beq.n	80072e6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007304:	4b7f      	ldr	r3, [pc, #508]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	061b      	lsls	r3, r3, #24
 8007312:	497c      	ldr	r1, [pc, #496]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007314:	4313      	orrs	r3, r2
 8007316:	604b      	str	r3, [r1, #4]
 8007318:	e018      	b.n	800734c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800731a:	4b7a      	ldr	r3, [pc, #488]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a79      	ldr	r2, [pc, #484]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007320:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007324:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007326:	f7fc fd69 	bl	8003dfc <HAL_GetTick>
 800732a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800732c:	e008      	b.n	8007340 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800732e:	f7fc fd65 	bl	8003dfc <HAL_GetTick>
 8007332:	4602      	mov	r2, r0
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	2b02      	cmp	r3, #2
 800733a:	d901      	bls.n	8007340 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	e245      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007340:	4b70      	ldr	r3, [pc, #448]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1f0      	bne.n	800732e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f003 0308 	and.w	r3, r3, #8
 8007354:	2b00      	cmp	r3, #0
 8007356:	d03c      	beq.n	80073d2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	695b      	ldr	r3, [r3, #20]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d01c      	beq.n	800739a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007360:	4b68      	ldr	r3, [pc, #416]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007362:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007366:	4a67      	ldr	r2, [pc, #412]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007368:	f043 0301 	orr.w	r3, r3, #1
 800736c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007370:	f7fc fd44 	bl	8003dfc <HAL_GetTick>
 8007374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007376:	e008      	b.n	800738a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007378:	f7fc fd40 	bl	8003dfc <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	2b02      	cmp	r3, #2
 8007384:	d901      	bls.n	800738a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e220      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800738a:	4b5e      	ldr	r3, [pc, #376]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 800738c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007390:	f003 0302 	and.w	r3, r3, #2
 8007394:	2b00      	cmp	r3, #0
 8007396:	d0ef      	beq.n	8007378 <HAL_RCC_OscConfig+0x3ec>
 8007398:	e01b      	b.n	80073d2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800739a:	4b5a      	ldr	r3, [pc, #360]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 800739c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80073a0:	4a58      	ldr	r2, [pc, #352]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80073a2:	f023 0301 	bic.w	r3, r3, #1
 80073a6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073aa:	f7fc fd27 	bl	8003dfc <HAL_GetTick>
 80073ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80073b0:	e008      	b.n	80073c4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073b2:	f7fc fd23 	bl	8003dfc <HAL_GetTick>
 80073b6:	4602      	mov	r2, r0
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	1ad3      	subs	r3, r2, r3
 80073bc:	2b02      	cmp	r3, #2
 80073be:	d901      	bls.n	80073c4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80073c0:	2303      	movs	r3, #3
 80073c2:	e203      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80073c4:	4b4f      	ldr	r3, [pc, #316]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80073c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80073ca:	f003 0302 	and.w	r3, r3, #2
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1ef      	bne.n	80073b2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f003 0304 	and.w	r3, r3, #4
 80073da:	2b00      	cmp	r3, #0
 80073dc:	f000 80a6 	beq.w	800752c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073e0:	2300      	movs	r3, #0
 80073e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80073e4:	4b47      	ldr	r3, [pc, #284]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80073e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d10d      	bne.n	800740c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073f0:	4b44      	ldr	r3, [pc, #272]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80073f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073f4:	4a43      	ldr	r2, [pc, #268]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80073f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073fa:	6593      	str	r3, [r2, #88]	; 0x58
 80073fc:	4b41      	ldr	r3, [pc, #260]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80073fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007400:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007404:	60bb      	str	r3, [r7, #8]
 8007406:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007408:	2301      	movs	r3, #1
 800740a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800740c:	4b3e      	ldr	r3, [pc, #248]	; (8007508 <HAL_RCC_OscConfig+0x57c>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007414:	2b00      	cmp	r3, #0
 8007416:	d118      	bne.n	800744a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007418:	4b3b      	ldr	r3, [pc, #236]	; (8007508 <HAL_RCC_OscConfig+0x57c>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a3a      	ldr	r2, [pc, #232]	; (8007508 <HAL_RCC_OscConfig+0x57c>)
 800741e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007422:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007424:	f7fc fcea 	bl	8003dfc <HAL_GetTick>
 8007428:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800742a:	e008      	b.n	800743e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800742c:	f7fc fce6 	bl	8003dfc <HAL_GetTick>
 8007430:	4602      	mov	r2, r0
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	1ad3      	subs	r3, r2, r3
 8007436:	2b02      	cmp	r3, #2
 8007438:	d901      	bls.n	800743e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800743a:	2303      	movs	r3, #3
 800743c:	e1c6      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800743e:	4b32      	ldr	r3, [pc, #200]	; (8007508 <HAL_RCC_OscConfig+0x57c>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007446:	2b00      	cmp	r3, #0
 8007448:	d0f0      	beq.n	800742c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	2b01      	cmp	r3, #1
 8007450:	d108      	bne.n	8007464 <HAL_RCC_OscConfig+0x4d8>
 8007452:	4b2c      	ldr	r3, [pc, #176]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007458:	4a2a      	ldr	r2, [pc, #168]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 800745a:	f043 0301 	orr.w	r3, r3, #1
 800745e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007462:	e024      	b.n	80074ae <HAL_RCC_OscConfig+0x522>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	2b05      	cmp	r3, #5
 800746a:	d110      	bne.n	800748e <HAL_RCC_OscConfig+0x502>
 800746c:	4b25      	ldr	r3, [pc, #148]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 800746e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007472:	4a24      	ldr	r2, [pc, #144]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007474:	f043 0304 	orr.w	r3, r3, #4
 8007478:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800747c:	4b21      	ldr	r3, [pc, #132]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 800747e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007482:	4a20      	ldr	r2, [pc, #128]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007484:	f043 0301 	orr.w	r3, r3, #1
 8007488:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800748c:	e00f      	b.n	80074ae <HAL_RCC_OscConfig+0x522>
 800748e:	4b1d      	ldr	r3, [pc, #116]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007490:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007494:	4a1b      	ldr	r2, [pc, #108]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 8007496:	f023 0301 	bic.w	r3, r3, #1
 800749a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800749e:	4b19      	ldr	r3, [pc, #100]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80074a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074a4:	4a17      	ldr	r2, [pc, #92]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80074a6:	f023 0304 	bic.w	r3, r3, #4
 80074aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d016      	beq.n	80074e4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074b6:	f7fc fca1 	bl	8003dfc <HAL_GetTick>
 80074ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074bc:	e00a      	b.n	80074d4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074be:	f7fc fc9d 	bl	8003dfc <HAL_GetTick>
 80074c2:	4602      	mov	r2, r0
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	1ad3      	subs	r3, r2, r3
 80074c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d901      	bls.n	80074d4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80074d0:	2303      	movs	r3, #3
 80074d2:	e17b      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074d4:	4b0b      	ldr	r3, [pc, #44]	; (8007504 <HAL_RCC_OscConfig+0x578>)
 80074d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074da:	f003 0302 	and.w	r3, r3, #2
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d0ed      	beq.n	80074be <HAL_RCC_OscConfig+0x532>
 80074e2:	e01a      	b.n	800751a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074e4:	f7fc fc8a 	bl	8003dfc <HAL_GetTick>
 80074e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80074ea:	e00f      	b.n	800750c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074ec:	f7fc fc86 	bl	8003dfc <HAL_GetTick>
 80074f0:	4602      	mov	r2, r0
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d906      	bls.n	800750c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80074fe:	2303      	movs	r3, #3
 8007500:	e164      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
 8007502:	bf00      	nop
 8007504:	40021000 	.word	0x40021000
 8007508:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800750c:	4ba8      	ldr	r3, [pc, #672]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800750e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007512:	f003 0302 	and.w	r3, r3, #2
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1e8      	bne.n	80074ec <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800751a:	7ffb      	ldrb	r3, [r7, #31]
 800751c:	2b01      	cmp	r3, #1
 800751e:	d105      	bne.n	800752c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007520:	4ba3      	ldr	r3, [pc, #652]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007524:	4aa2      	ldr	r2, [pc, #648]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007526:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800752a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f003 0320 	and.w	r3, r3, #32
 8007534:	2b00      	cmp	r3, #0
 8007536:	d03c      	beq.n	80075b2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753c:	2b00      	cmp	r3, #0
 800753e:	d01c      	beq.n	800757a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007540:	4b9b      	ldr	r3, [pc, #620]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007542:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007546:	4a9a      	ldr	r2, [pc, #616]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007548:	f043 0301 	orr.w	r3, r3, #1
 800754c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007550:	f7fc fc54 	bl	8003dfc <HAL_GetTick>
 8007554:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007556:	e008      	b.n	800756a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007558:	f7fc fc50 	bl	8003dfc <HAL_GetTick>
 800755c:	4602      	mov	r2, r0
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	1ad3      	subs	r3, r2, r3
 8007562:	2b02      	cmp	r3, #2
 8007564:	d901      	bls.n	800756a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e130      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800756a:	4b91      	ldr	r3, [pc, #580]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800756c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007570:	f003 0302 	and.w	r3, r3, #2
 8007574:	2b00      	cmp	r3, #0
 8007576:	d0ef      	beq.n	8007558 <HAL_RCC_OscConfig+0x5cc>
 8007578:	e01b      	b.n	80075b2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800757a:	4b8d      	ldr	r3, [pc, #564]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800757c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007580:	4a8b      	ldr	r2, [pc, #556]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007582:	f023 0301 	bic.w	r3, r3, #1
 8007586:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800758a:	f7fc fc37 	bl	8003dfc <HAL_GetTick>
 800758e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007590:	e008      	b.n	80075a4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007592:	f7fc fc33 	bl	8003dfc <HAL_GetTick>
 8007596:	4602      	mov	r2, r0
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	1ad3      	subs	r3, r2, r3
 800759c:	2b02      	cmp	r3, #2
 800759e:	d901      	bls.n	80075a4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80075a0:	2303      	movs	r3, #3
 80075a2:	e113      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80075a4:	4b82      	ldr	r3, [pc, #520]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 80075a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80075aa:	f003 0302 	and.w	r3, r3, #2
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1ef      	bne.n	8007592 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	f000 8107 	beq.w	80077ca <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	f040 80cb 	bne.w	800775c <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80075c6:	4b7a      	ldr	r3, [pc, #488]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 80075c8:	68db      	ldr	r3, [r3, #12]
 80075ca:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	f003 0203 	and.w	r2, r3, #3
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d12c      	bne.n	8007634 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075e4:	3b01      	subs	r3, #1
 80075e6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d123      	bne.n	8007634 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075f6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d11b      	bne.n	8007634 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007606:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007608:	429a      	cmp	r2, r3
 800760a:	d113      	bne.n	8007634 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007616:	085b      	lsrs	r3, r3, #1
 8007618:	3b01      	subs	r3, #1
 800761a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800761c:	429a      	cmp	r2, r3
 800761e:	d109      	bne.n	8007634 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800762a:	085b      	lsrs	r3, r3, #1
 800762c:	3b01      	subs	r3, #1
 800762e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007630:	429a      	cmp	r2, r3
 8007632:	d06d      	beq.n	8007710 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	2b0c      	cmp	r3, #12
 8007638:	d068      	beq.n	800770c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800763a:	4b5d      	ldr	r3, [pc, #372]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007642:	2b00      	cmp	r3, #0
 8007644:	d105      	bne.n	8007652 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007646:	4b5a      	ldr	r3, [pc, #360]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800764e:	2b00      	cmp	r3, #0
 8007650:	d001      	beq.n	8007656 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e0ba      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007656:	4b56      	ldr	r3, [pc, #344]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a55      	ldr	r2, [pc, #340]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800765c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007660:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007662:	f7fc fbcb 	bl	8003dfc <HAL_GetTick>
 8007666:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007668:	e008      	b.n	800767c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800766a:	f7fc fbc7 	bl	8003dfc <HAL_GetTick>
 800766e:	4602      	mov	r2, r0
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	2b02      	cmp	r3, #2
 8007676:	d901      	bls.n	800767c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8007678:	2303      	movs	r3, #3
 800767a:	e0a7      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800767c:	4b4c      	ldr	r3, [pc, #304]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007684:	2b00      	cmp	r3, #0
 8007686:	d1f0      	bne.n	800766a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007688:	4b49      	ldr	r3, [pc, #292]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800768a:	68da      	ldr	r2, [r3, #12]
 800768c:	4b49      	ldr	r3, [pc, #292]	; (80077b4 <HAL_RCC_OscConfig+0x828>)
 800768e:	4013      	ands	r3, r2
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007698:	3a01      	subs	r2, #1
 800769a:	0112      	lsls	r2, r2, #4
 800769c:	4311      	orrs	r1, r2
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80076a2:	0212      	lsls	r2, r2, #8
 80076a4:	4311      	orrs	r1, r2
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80076aa:	0852      	lsrs	r2, r2, #1
 80076ac:	3a01      	subs	r2, #1
 80076ae:	0552      	lsls	r2, r2, #21
 80076b0:	4311      	orrs	r1, r2
 80076b2:	687a      	ldr	r2, [r7, #4]
 80076b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80076b6:	0852      	lsrs	r2, r2, #1
 80076b8:	3a01      	subs	r2, #1
 80076ba:	0652      	lsls	r2, r2, #25
 80076bc:	4311      	orrs	r1, r2
 80076be:	687a      	ldr	r2, [r7, #4]
 80076c0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80076c2:	06d2      	lsls	r2, r2, #27
 80076c4:	430a      	orrs	r2, r1
 80076c6:	493a      	ldr	r1, [pc, #232]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 80076c8:	4313      	orrs	r3, r2
 80076ca:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80076cc:	4b38      	ldr	r3, [pc, #224]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a37      	ldr	r2, [pc, #220]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 80076d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80076d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80076d8:	4b35      	ldr	r3, [pc, #212]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	4a34      	ldr	r2, [pc, #208]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 80076de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80076e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80076e4:	f7fc fb8a 	bl	8003dfc <HAL_GetTick>
 80076e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076ea:	e008      	b.n	80076fe <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076ec:	f7fc fb86 	bl	8003dfc <HAL_GetTick>
 80076f0:	4602      	mov	r2, r0
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	1ad3      	subs	r3, r2, r3
 80076f6:	2b02      	cmp	r3, #2
 80076f8:	d901      	bls.n	80076fe <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	e066      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076fe:	4b2c      	ldr	r3, [pc, #176]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007706:	2b00      	cmp	r3, #0
 8007708:	d0f0      	beq.n	80076ec <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800770a:	e05e      	b.n	80077ca <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	e05d      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007710:	4b27      	ldr	r3, [pc, #156]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007718:	2b00      	cmp	r3, #0
 800771a:	d156      	bne.n	80077ca <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800771c:	4b24      	ldr	r3, [pc, #144]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a23      	ldr	r2, [pc, #140]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007722:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007726:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007728:	4b21      	ldr	r3, [pc, #132]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	4a20      	ldr	r2, [pc, #128]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800772e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007732:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007734:	f7fc fb62 	bl	8003dfc <HAL_GetTick>
 8007738:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800773a:	e008      	b.n	800774e <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800773c:	f7fc fb5e 	bl	8003dfc <HAL_GetTick>
 8007740:	4602      	mov	r2, r0
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	1ad3      	subs	r3, r2, r3
 8007746:	2b02      	cmp	r3, #2
 8007748:	d901      	bls.n	800774e <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800774a:	2303      	movs	r3, #3
 800774c:	e03e      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800774e:	4b18      	ldr	r3, [pc, #96]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007756:	2b00      	cmp	r3, #0
 8007758:	d0f0      	beq.n	800773c <HAL_RCC_OscConfig+0x7b0>
 800775a:	e036      	b.n	80077ca <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800775c:	69bb      	ldr	r3, [r7, #24]
 800775e:	2b0c      	cmp	r3, #12
 8007760:	d031      	beq.n	80077c6 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007762:	4b13      	ldr	r3, [pc, #76]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a12      	ldr	r2, [pc, #72]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007768:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800776c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800776e:	4b10      	ldr	r3, [pc, #64]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8007776:	2b00      	cmp	r3, #0
 8007778:	d105      	bne.n	8007786 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800777a:	4b0d      	ldr	r3, [pc, #52]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800777c:	68db      	ldr	r3, [r3, #12]
 800777e:	4a0c      	ldr	r2, [pc, #48]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007780:	f023 0303 	bic.w	r3, r3, #3
 8007784:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007786:	4b0a      	ldr	r3, [pc, #40]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	4a09      	ldr	r2, [pc, #36]	; (80077b0 <HAL_RCC_OscConfig+0x824>)
 800778c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007790:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007794:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007796:	f7fc fb31 	bl	8003dfc <HAL_GetTick>
 800779a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800779c:	e00c      	b.n	80077b8 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800779e:	f7fc fb2d 	bl	8003dfc <HAL_GetTick>
 80077a2:	4602      	mov	r2, r0
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	1ad3      	subs	r3, r2, r3
 80077a8:	2b02      	cmp	r3, #2
 80077aa:	d905      	bls.n	80077b8 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80077ac:	2303      	movs	r3, #3
 80077ae:	e00d      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
 80077b0:	40021000 	.word	0x40021000
 80077b4:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077b8:	4b06      	ldr	r3, [pc, #24]	; (80077d4 <HAL_RCC_OscConfig+0x848>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1ec      	bne.n	800779e <HAL_RCC_OscConfig+0x812>
 80077c4:	e001      	b.n	80077ca <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80077c6:	2301      	movs	r3, #1
 80077c8:	e000      	b.n	80077cc <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3720      	adds	r7, #32
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}
 80077d4:	40021000 	.word	0x40021000

080077d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b086      	sub	sp, #24
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80077e2:	2300      	movs	r3, #0
 80077e4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d101      	bne.n	80077f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e10f      	b.n	8007a10 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077f0:	4b89      	ldr	r3, [pc, #548]	; (8007a18 <HAL_RCC_ClockConfig+0x240>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f003 030f 	and.w	r3, r3, #15
 80077f8:	683a      	ldr	r2, [r7, #0]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d910      	bls.n	8007820 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077fe:	4b86      	ldr	r3, [pc, #536]	; (8007a18 <HAL_RCC_ClockConfig+0x240>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f023 020f 	bic.w	r2, r3, #15
 8007806:	4984      	ldr	r1, [pc, #528]	; (8007a18 <HAL_RCC_ClockConfig+0x240>)
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	4313      	orrs	r3, r2
 800780c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800780e:	4b82      	ldr	r3, [pc, #520]	; (8007a18 <HAL_RCC_ClockConfig+0x240>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 030f 	and.w	r3, r3, #15
 8007816:	683a      	ldr	r2, [r7, #0]
 8007818:	429a      	cmp	r2, r3
 800781a:	d001      	beq.n	8007820 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e0f7      	b.n	8007a10 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 0301 	and.w	r3, r3, #1
 8007828:	2b00      	cmp	r3, #0
 800782a:	f000 8089 	beq.w	8007940 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	2b03      	cmp	r3, #3
 8007834:	d133      	bne.n	800789e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007836:	4b79      	ldr	r3, [pc, #484]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800783e:	2b00      	cmp	r3, #0
 8007840:	d101      	bne.n	8007846 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	e0e4      	b.n	8007a10 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8007846:	f000 fa0f 	bl	8007c68 <RCC_GetSysClockFreqFromPLLSource>
 800784a:	4602      	mov	r2, r0
 800784c:	4b74      	ldr	r3, [pc, #464]	; (8007a20 <HAL_RCC_ClockConfig+0x248>)
 800784e:	429a      	cmp	r2, r3
 8007850:	d955      	bls.n	80078fe <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007852:	4b72      	ldr	r3, [pc, #456]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10a      	bne.n	8007874 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800785e:	4b6f      	ldr	r3, [pc, #444]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007866:	4a6d      	ldr	r2, [pc, #436]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 8007868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800786c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800786e:	2380      	movs	r3, #128	; 0x80
 8007870:	617b      	str	r3, [r7, #20]
 8007872:	e044      	b.n	80078fe <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f003 0302 	and.w	r3, r3, #2
 800787c:	2b00      	cmp	r3, #0
 800787e:	d03e      	beq.n	80078fe <HAL_RCC_ClockConfig+0x126>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	689b      	ldr	r3, [r3, #8]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d13a      	bne.n	80078fe <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007888:	4b64      	ldr	r3, [pc, #400]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007890:	4a62      	ldr	r2, [pc, #392]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 8007892:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007896:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007898:	2380      	movs	r3, #128	; 0x80
 800789a:	617b      	str	r3, [r7, #20]
 800789c:	e02f      	b.n	80078fe <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	2b02      	cmp	r3, #2
 80078a4:	d107      	bne.n	80078b6 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80078a6:	4b5d      	ldr	r3, [pc, #372]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d115      	bne.n	80078de <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	e0ac      	b.n	8007a10 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d107      	bne.n	80078ce <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80078be:	4b57      	ldr	r3, [pc, #348]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f003 0302 	and.w	r3, r3, #2
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d109      	bne.n	80078de <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e0a0      	b.n	8007a10 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80078ce:	4b53      	ldr	r3, [pc, #332]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d101      	bne.n	80078de <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	e098      	b.n	8007a10 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80078de:	f000 f8a7 	bl	8007a30 <HAL_RCC_GetSysClockFreq>
 80078e2:	4602      	mov	r2, r0
 80078e4:	4b4e      	ldr	r3, [pc, #312]	; (8007a20 <HAL_RCC_ClockConfig+0x248>)
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d909      	bls.n	80078fe <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80078ea:	4b4c      	ldr	r3, [pc, #304]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078f2:	4a4a      	ldr	r2, [pc, #296]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 80078f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078f8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80078fa:	2380      	movs	r3, #128	; 0x80
 80078fc:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80078fe:	4b47      	ldr	r3, [pc, #284]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	f023 0203 	bic.w	r2, r3, #3
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	4944      	ldr	r1, [pc, #272]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 800790c:	4313      	orrs	r3, r2
 800790e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007910:	f7fc fa74 	bl	8003dfc <HAL_GetTick>
 8007914:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007916:	e00a      	b.n	800792e <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007918:	f7fc fa70 	bl	8003dfc <HAL_GetTick>
 800791c:	4602      	mov	r2, r0
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	f241 3288 	movw	r2, #5000	; 0x1388
 8007926:	4293      	cmp	r3, r2
 8007928:	d901      	bls.n	800792e <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800792a:	2303      	movs	r3, #3
 800792c:	e070      	b.n	8007a10 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800792e:	4b3b      	ldr	r3, [pc, #236]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	f003 020c 	and.w	r2, r3, #12
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	429a      	cmp	r2, r3
 800793e:	d1eb      	bne.n	8007918 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f003 0302 	and.w	r3, r3, #2
 8007948:	2b00      	cmp	r3, #0
 800794a:	d009      	beq.n	8007960 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800794c:	4b33      	ldr	r3, [pc, #204]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	689b      	ldr	r3, [r3, #8]
 8007958:	4930      	ldr	r1, [pc, #192]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 800795a:	4313      	orrs	r3, r2
 800795c:	608b      	str	r3, [r1, #8]
 800795e:	e008      	b.n	8007972 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	2b80      	cmp	r3, #128	; 0x80
 8007964:	d105      	bne.n	8007972 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007966:	4b2d      	ldr	r3, [pc, #180]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	4a2c      	ldr	r2, [pc, #176]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 800796c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007970:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007972:	4b29      	ldr	r3, [pc, #164]	; (8007a18 <HAL_RCC_ClockConfig+0x240>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f003 030f 	and.w	r3, r3, #15
 800797a:	683a      	ldr	r2, [r7, #0]
 800797c:	429a      	cmp	r2, r3
 800797e:	d210      	bcs.n	80079a2 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007980:	4b25      	ldr	r3, [pc, #148]	; (8007a18 <HAL_RCC_ClockConfig+0x240>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f023 020f 	bic.w	r2, r3, #15
 8007988:	4923      	ldr	r1, [pc, #140]	; (8007a18 <HAL_RCC_ClockConfig+0x240>)
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	4313      	orrs	r3, r2
 800798e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007990:	4b21      	ldr	r3, [pc, #132]	; (8007a18 <HAL_RCC_ClockConfig+0x240>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f003 030f 	and.w	r3, r3, #15
 8007998:	683a      	ldr	r2, [r7, #0]
 800799a:	429a      	cmp	r2, r3
 800799c:	d001      	beq.n	80079a2 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e036      	b.n	8007a10 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 0304 	and.w	r3, r3, #4
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d008      	beq.n	80079c0 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80079ae:	4b1b      	ldr	r3, [pc, #108]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	68db      	ldr	r3, [r3, #12]
 80079ba:	4918      	ldr	r1, [pc, #96]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 0308 	and.w	r3, r3, #8
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d009      	beq.n	80079e0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80079cc:	4b13      	ldr	r3, [pc, #76]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	691b      	ldr	r3, [r3, #16]
 80079d8:	00db      	lsls	r3, r3, #3
 80079da:	4910      	ldr	r1, [pc, #64]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 80079dc:	4313      	orrs	r3, r2
 80079de:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80079e0:	f000 f826 	bl	8007a30 <HAL_RCC_GetSysClockFreq>
 80079e4:	4601      	mov	r1, r0
 80079e6:	4b0d      	ldr	r3, [pc, #52]	; (8007a1c <HAL_RCC_ClockConfig+0x244>)
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	091b      	lsrs	r3, r3, #4
 80079ec:	f003 030f 	and.w	r3, r3, #15
 80079f0:	4a0c      	ldr	r2, [pc, #48]	; (8007a24 <HAL_RCC_ClockConfig+0x24c>)
 80079f2:	5cd3      	ldrb	r3, [r2, r3]
 80079f4:	f003 031f 	and.w	r3, r3, #31
 80079f8:	fa21 f303 	lsr.w	r3, r1, r3
 80079fc:	4a0a      	ldr	r2, [pc, #40]	; (8007a28 <HAL_RCC_ClockConfig+0x250>)
 80079fe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007a00:	4b0a      	ldr	r3, [pc, #40]	; (8007a2c <HAL_RCC_ClockConfig+0x254>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7fc f9a9 	bl	8003d5c <HAL_InitTick>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	73fb      	strb	r3, [r7, #15]

  return status;
 8007a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3718      	adds	r7, #24
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}
 8007a18:	40022000 	.word	0x40022000
 8007a1c:	40021000 	.word	0x40021000
 8007a20:	04c4b400 	.word	0x04c4b400
 8007a24:	0800ffb0 	.word	0x0800ffb0
 8007a28:	20000008 	.word	0x20000008
 8007a2c:	20000010 	.word	0x20000010

08007a30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b089      	sub	sp, #36	; 0x24
 8007a34:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007a36:	2300      	movs	r3, #0
 8007a38:	61fb      	str	r3, [r7, #28]
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a3e:	4b3d      	ldr	r3, [pc, #244]	; (8007b34 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f003 030c 	and.w	r3, r3, #12
 8007a46:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007a48:	4b3a      	ldr	r3, [pc, #232]	; (8007b34 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a4a:	68db      	ldr	r3, [r3, #12]
 8007a4c:	f003 0303 	and.w	r3, r3, #3
 8007a50:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d005      	beq.n	8007a64 <HAL_RCC_GetSysClockFreq+0x34>
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	2b0c      	cmp	r3, #12
 8007a5c:	d121      	bne.n	8007aa2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d11e      	bne.n	8007aa2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007a64:	4b33      	ldr	r3, [pc, #204]	; (8007b34 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 0308 	and.w	r3, r3, #8
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d107      	bne.n	8007a80 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007a70:	4b30      	ldr	r3, [pc, #192]	; (8007b34 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a76:	0a1b      	lsrs	r3, r3, #8
 8007a78:	f003 030f 	and.w	r3, r3, #15
 8007a7c:	61fb      	str	r3, [r7, #28]
 8007a7e:	e005      	b.n	8007a8c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007a80:	4b2c      	ldr	r3, [pc, #176]	; (8007b34 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	091b      	lsrs	r3, r3, #4
 8007a86:	f003 030f 	and.w	r3, r3, #15
 8007a8a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007a8c:	4a2a      	ldr	r2, [pc, #168]	; (8007b38 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a8e:	69fb      	ldr	r3, [r7, #28]
 8007a90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a94:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d10d      	bne.n	8007ab8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007aa0:	e00a      	b.n	8007ab8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	2b04      	cmp	r3, #4
 8007aa6:	d102      	bne.n	8007aae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007aa8:	4b24      	ldr	r3, [pc, #144]	; (8007b3c <HAL_RCC_GetSysClockFreq+0x10c>)
 8007aaa:	61bb      	str	r3, [r7, #24]
 8007aac:	e004      	b.n	8007ab8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	2b08      	cmp	r3, #8
 8007ab2:	d101      	bne.n	8007ab8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007ab4:	4b22      	ldr	r3, [pc, #136]	; (8007b40 <HAL_RCC_GetSysClockFreq+0x110>)
 8007ab6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	2b0c      	cmp	r3, #12
 8007abc:	d133      	bne.n	8007b26 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007abe:	4b1d      	ldr	r3, [pc, #116]	; (8007b34 <HAL_RCC_GetSysClockFreq+0x104>)
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	f003 0303 	and.w	r3, r3, #3
 8007ac6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	2b02      	cmp	r3, #2
 8007acc:	d002      	beq.n	8007ad4 <HAL_RCC_GetSysClockFreq+0xa4>
 8007ace:	2b03      	cmp	r3, #3
 8007ad0:	d003      	beq.n	8007ada <HAL_RCC_GetSysClockFreq+0xaa>
 8007ad2:	e005      	b.n	8007ae0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007ad4:	4b19      	ldr	r3, [pc, #100]	; (8007b3c <HAL_RCC_GetSysClockFreq+0x10c>)
 8007ad6:	617b      	str	r3, [r7, #20]
      break;
 8007ad8:	e005      	b.n	8007ae6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007ada:	4b19      	ldr	r3, [pc, #100]	; (8007b40 <HAL_RCC_GetSysClockFreq+0x110>)
 8007adc:	617b      	str	r3, [r7, #20]
      break;
 8007ade:	e002      	b.n	8007ae6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	617b      	str	r3, [r7, #20]
      break;
 8007ae4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007ae6:	4b13      	ldr	r3, [pc, #76]	; (8007b34 <HAL_RCC_GetSysClockFreq+0x104>)
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	091b      	lsrs	r3, r3, #4
 8007aec:	f003 030f 	and.w	r3, r3, #15
 8007af0:	3301      	adds	r3, #1
 8007af2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007af4:	4b0f      	ldr	r3, [pc, #60]	; (8007b34 <HAL_RCC_GetSysClockFreq+0x104>)
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	0a1b      	lsrs	r3, r3, #8
 8007afa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	fb02 f203 	mul.w	r2, r2, r3
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b0a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007b0c:	4b09      	ldr	r3, [pc, #36]	; (8007b34 <HAL_RCC_GetSysClockFreq+0x104>)
 8007b0e:	68db      	ldr	r3, [r3, #12]
 8007b10:	0e5b      	lsrs	r3, r3, #25
 8007b12:	f003 0303 	and.w	r3, r3, #3
 8007b16:	3301      	adds	r3, #1
 8007b18:	005b      	lsls	r3, r3, #1
 8007b1a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007b1c:	697a      	ldr	r2, [r7, #20]
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b24:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007b26:	69bb      	ldr	r3, [r7, #24]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3724      	adds	r7, #36	; 0x24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b32:	4770      	bx	lr
 8007b34:	40021000 	.word	0x40021000
 8007b38:	0800ffc8 	.word	0x0800ffc8
 8007b3c:	00f42400 	.word	0x00f42400
 8007b40:	007a1200 	.word	0x007a1200

08007b44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b44:	b480      	push	{r7}
 8007b46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b48:	4b03      	ldr	r3, [pc, #12]	; (8007b58 <HAL_RCC_GetHCLKFreq+0x14>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	20000008 	.word	0x20000008

08007b5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007b60:	f7ff fff0 	bl	8007b44 <HAL_RCC_GetHCLKFreq>
 8007b64:	4601      	mov	r1, r0
 8007b66:	4b06      	ldr	r3, [pc, #24]	; (8007b80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	0a1b      	lsrs	r3, r3, #8
 8007b6c:	f003 0307 	and.w	r3, r3, #7
 8007b70:	4a04      	ldr	r2, [pc, #16]	; (8007b84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007b72:	5cd3      	ldrb	r3, [r2, r3]
 8007b74:	f003 031f 	and.w	r3, r3, #31
 8007b78:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	40021000 	.word	0x40021000
 8007b84:	0800ffc0 	.word	0x0800ffc0

08007b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007b8c:	f7ff ffda 	bl	8007b44 <HAL_RCC_GetHCLKFreq>
 8007b90:	4601      	mov	r1, r0
 8007b92:	4b06      	ldr	r3, [pc, #24]	; (8007bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	0adb      	lsrs	r3, r3, #11
 8007b98:	f003 0307 	and.w	r3, r3, #7
 8007b9c:	4a04      	ldr	r2, [pc, #16]	; (8007bb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007b9e:	5cd3      	ldrb	r3, [r2, r3]
 8007ba0:	f003 031f 	and.w	r3, r3, #31
 8007ba4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	bd80      	pop	{r7, pc}
 8007bac:	40021000 	.word	0x40021000
 8007bb0:	0800ffc0 	.word	0x0800ffc0

08007bb4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b086      	sub	sp, #24
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007bc0:	4b27      	ldr	r3, [pc, #156]	; (8007c60 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d003      	beq.n	8007bd4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007bcc:	f7ff f91a 	bl	8006e04 <HAL_PWREx_GetVoltageRange>
 8007bd0:	6178      	str	r0, [r7, #20]
 8007bd2:	e014      	b.n	8007bfe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007bd4:	4b22      	ldr	r3, [pc, #136]	; (8007c60 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bd8:	4a21      	ldr	r2, [pc, #132]	; (8007c60 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007bda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007bde:	6593      	str	r3, [r2, #88]	; 0x58
 8007be0:	4b1f      	ldr	r3, [pc, #124]	; (8007c60 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007be8:	60fb      	str	r3, [r7, #12]
 8007bea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007bec:	f7ff f90a 	bl	8006e04 <HAL_PWREx_GetVoltageRange>
 8007bf0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007bf2:	4b1b      	ldr	r3, [pc, #108]	; (8007c60 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bf6:	4a1a      	ldr	r2, [pc, #104]	; (8007c60 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007bf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007bfc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c04:	d10b      	bne.n	8007c1e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2b80      	cmp	r3, #128	; 0x80
 8007c0a:	d913      	bls.n	8007c34 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2ba0      	cmp	r3, #160	; 0xa0
 8007c10:	d902      	bls.n	8007c18 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007c12:	2302      	movs	r3, #2
 8007c14:	613b      	str	r3, [r7, #16]
 8007c16:	e00d      	b.n	8007c34 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007c18:	2301      	movs	r3, #1
 8007c1a:	613b      	str	r3, [r7, #16]
 8007c1c:	e00a      	b.n	8007c34 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2b7f      	cmp	r3, #127	; 0x7f
 8007c22:	d902      	bls.n	8007c2a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8007c24:	2302      	movs	r3, #2
 8007c26:	613b      	str	r3, [r7, #16]
 8007c28:	e004      	b.n	8007c34 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2b70      	cmp	r3, #112	; 0x70
 8007c2e:	d101      	bne.n	8007c34 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007c30:	2301      	movs	r3, #1
 8007c32:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007c34:	4b0b      	ldr	r3, [pc, #44]	; (8007c64 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f023 020f 	bic.w	r2, r3, #15
 8007c3c:	4909      	ldr	r1, [pc, #36]	; (8007c64 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007c44:	4b07      	ldr	r3, [pc, #28]	; (8007c64 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f003 030f 	and.w	r3, r3, #15
 8007c4c:	693a      	ldr	r2, [r7, #16]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d001      	beq.n	8007c56 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e000      	b.n	8007c58 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8007c56:	2300      	movs	r3, #0
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3718      	adds	r7, #24
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	40021000 	.word	0x40021000
 8007c64:	40022000 	.word	0x40022000

08007c68 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b087      	sub	sp, #28
 8007c6c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8007c72:	4b2d      	ldr	r3, [pc, #180]	; (8007d28 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	f003 0303 	and.w	r3, r3, #3
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d118      	bne.n	8007cb0 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007c7e:	4b2a      	ldr	r3, [pc, #168]	; (8007d28 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f003 0308 	and.w	r3, r3, #8
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d107      	bne.n	8007c9a <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007c8a:	4b27      	ldr	r3, [pc, #156]	; (8007d28 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007c8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007c90:	0a1b      	lsrs	r3, r3, #8
 8007c92:	f003 030f 	and.w	r3, r3, #15
 8007c96:	617b      	str	r3, [r7, #20]
 8007c98:	e005      	b.n	8007ca6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007c9a:	4b23      	ldr	r3, [pc, #140]	; (8007d28 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	091b      	lsrs	r3, r3, #4
 8007ca0:	f003 030f 	and.w	r3, r3, #15
 8007ca4:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007ca6:	4a21      	ldr	r2, [pc, #132]	; (8007d2c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cae:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007cb0:	4b1d      	ldr	r3, [pc, #116]	; (8007d28 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007cb2:	68db      	ldr	r3, [r3, #12]
 8007cb4:	f003 0303 	and.w	r3, r3, #3
 8007cb8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2b02      	cmp	r3, #2
 8007cbe:	d002      	beq.n	8007cc6 <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8007cc0:	2b03      	cmp	r3, #3
 8007cc2:	d003      	beq.n	8007ccc <RCC_GetSysClockFreqFromPLLSource+0x64>
 8007cc4:	e005      	b.n	8007cd2 <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8007cc6:	4b1a      	ldr	r3, [pc, #104]	; (8007d30 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8007cc8:	613b      	str	r3, [r7, #16]
    break;
 8007cca:	e005      	b.n	8007cd8 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8007ccc:	4b19      	ldr	r3, [pc, #100]	; (8007d34 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8007cce:	613b      	str	r3, [r7, #16]
    break;
 8007cd0:	e002      	b.n	8007cd8 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	613b      	str	r3, [r7, #16]
    break;
 8007cd6:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007cd8:	4b13      	ldr	r3, [pc, #76]	; (8007d28 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007cda:	68db      	ldr	r3, [r3, #12]
 8007cdc:	091b      	lsrs	r3, r3, #4
 8007cde:	f003 030f 	and.w	r3, r3, #15
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007ce6:	4b10      	ldr	r3, [pc, #64]	; (8007d28 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007ce8:	68db      	ldr	r3, [r3, #12]
 8007cea:	0a1b      	lsrs	r3, r3, #8
 8007cec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cf0:	693a      	ldr	r2, [r7, #16]
 8007cf2:	fb02 f203 	mul.w	r2, r2, r3
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cfc:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007cfe:	4b0a      	ldr	r3, [pc, #40]	; (8007d28 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	0e5b      	lsrs	r3, r3, #25
 8007d04:	f003 0303 	and.w	r3, r3, #3
 8007d08:	3301      	adds	r3, #1
 8007d0a:	005b      	lsls	r3, r3, #1
 8007d0c:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8007d0e:	693a      	ldr	r2, [r7, #16]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d16:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8007d18:	683b      	ldr	r3, [r7, #0]
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	371c      	adds	r7, #28
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop
 8007d28:	40021000 	.word	0x40021000
 8007d2c:	0800ffc8 	.word	0x0800ffc8
 8007d30:	00f42400 	.word	0x00f42400
 8007d34:	007a1200 	.word	0x007a1200

08007d38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b086      	sub	sp, #24
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007d40:	2300      	movs	r3, #0
 8007d42:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007d44:	2300      	movs	r3, #0
 8007d46:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d03d      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d58:	2b40      	cmp	r3, #64	; 0x40
 8007d5a:	d00b      	beq.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8007d5c:	2b40      	cmp	r3, #64	; 0x40
 8007d5e:	d804      	bhi.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00e      	beq.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8007d64:	2b20      	cmp	r3, #32
 8007d66:	d015      	beq.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8007d68:	e01d      	b.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8007d6a:	2b60      	cmp	r3, #96	; 0x60
 8007d6c:	d01e      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007d6e:	2b80      	cmp	r3, #128	; 0x80
 8007d70:	d01c      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007d72:	e018      	b.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007d74:	4b86      	ldr	r3, [pc, #536]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d76:	68db      	ldr	r3, [r3, #12]
 8007d78:	4a85      	ldr	r2, [pc, #532]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007d7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d7e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007d80:	e015      	b.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	3304      	adds	r3, #4
 8007d86:	2100      	movs	r1, #0
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f000 fb0d 	bl	80083a8 <RCCEx_PLLSAI1_Config>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007d92:	e00c      	b.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	3320      	adds	r3, #32
 8007d98:	2100      	movs	r1, #0
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f000 fbf4 	bl	8008588 <RCCEx_PLLSAI2_Config>
 8007da0:	4603      	mov	r3, r0
 8007da2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007da4:	e003      	b.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007da6:	2301      	movs	r3, #1
 8007da8:	74fb      	strb	r3, [r7, #19]
      break;
 8007daa:	e000      	b.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8007dac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007dae:	7cfb      	ldrb	r3, [r7, #19]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d10b      	bne.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007db4:	4b76      	ldr	r3, [pc, #472]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007db6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007dba:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007dc2:	4973      	ldr	r1, [pc, #460]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8007dca:	e001      	b.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dcc:	7cfb      	ldrb	r3, [r7, #19]
 8007dce:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d042      	beq.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007de4:	d00f      	beq.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8007de6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dea:	d805      	bhi.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d011      	beq.n	8007e14 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8007df0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007df4:	d017      	beq.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0xee>
 8007df6:	e01f      	b.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8007df8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007dfc:	d01f      	beq.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007dfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e02:	d01c      	beq.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007e04:	e018      	b.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007e06:	4b62      	ldr	r3, [pc, #392]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e08:	68db      	ldr	r3, [r3, #12]
 8007e0a:	4a61      	ldr	r2, [pc, #388]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e10:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007e12:	e015      	b.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	3304      	adds	r3, #4
 8007e18:	2100      	movs	r1, #0
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f000 fac4 	bl	80083a8 <RCCEx_PLLSAI1_Config>
 8007e20:	4603      	mov	r3, r0
 8007e22:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007e24:	e00c      	b.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	3320      	adds	r3, #32
 8007e2a:	2100      	movs	r1, #0
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f000 fbab 	bl	8008588 <RCCEx_PLLSAI2_Config>
 8007e32:	4603      	mov	r3, r0
 8007e34:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007e36:	e003      	b.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	74fb      	strb	r3, [r7, #19]
      break;
 8007e3c:	e000      	b.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8007e3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e40:	7cfb      	ldrb	r3, [r7, #19]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d10b      	bne.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007e46:	4b52      	ldr	r3, [pc, #328]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e48:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007e4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e54:	494e      	ldr	r1, [pc, #312]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e56:	4313      	orrs	r3, r2
 8007e58:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8007e5c:	e001      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e5e:	7cfb      	ldrb	r3, [r7, #19]
 8007e60:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	f000 809f 	beq.w	8007fae <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e70:	2300      	movs	r3, #0
 8007e72:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007e74:	4b46      	ldr	r3, [pc, #280]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d101      	bne.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007e80:	2301      	movs	r3, #1
 8007e82:	e000      	b.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8007e84:	2300      	movs	r3, #0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d00d      	beq.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e8a:	4b41      	ldr	r3, [pc, #260]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e8e:	4a40      	ldr	r2, [pc, #256]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e94:	6593      	str	r3, [r2, #88]	; 0x58
 8007e96:	4b3e      	ldr	r3, [pc, #248]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e9e:	60bb      	str	r3, [r7, #8]
 8007ea0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007ea6:	4b3b      	ldr	r3, [pc, #236]	; (8007f94 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a3a      	ldr	r2, [pc, #232]	; (8007f94 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007eac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007eb0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007eb2:	f7fb ffa3 	bl	8003dfc <HAL_GetTick>
 8007eb6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007eb8:	e009      	b.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007eba:	f7fb ff9f 	bl	8003dfc <HAL_GetTick>
 8007ebe:	4602      	mov	r2, r0
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	1ad3      	subs	r3, r2, r3
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	d902      	bls.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8007ec8:	2303      	movs	r3, #3
 8007eca:	74fb      	strb	r3, [r7, #19]
        break;
 8007ecc:	e005      	b.n	8007eda <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007ece:	4b31      	ldr	r3, [pc, #196]	; (8007f94 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d0ef      	beq.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 8007eda:	7cfb      	ldrb	r3, [r7, #19]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d15b      	bne.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007ee0:	4b2b      	ldr	r3, [pc, #172]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ee6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007eea:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d01f      	beq.n	8007f32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ef8:	697a      	ldr	r2, [r7, #20]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d019      	beq.n	8007f32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007efe:	4b24      	ldr	r3, [pc, #144]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f08:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007f0a:	4b21      	ldr	r3, [pc, #132]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f10:	4a1f      	ldr	r2, [pc, #124]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007f1a:	4b1d      	ldr	r3, [pc, #116]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f20:	4a1b      	ldr	r2, [pc, #108]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007f2a:	4a19      	ldr	r2, [pc, #100]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	f003 0301 	and.w	r3, r3, #1
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d016      	beq.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f3c:	f7fb ff5e 	bl	8003dfc <HAL_GetTick>
 8007f40:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f42:	e00b      	b.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f44:	f7fb ff5a 	bl	8003dfc <HAL_GetTick>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	1ad3      	subs	r3, r2, r3
 8007f4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d902      	bls.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8007f56:	2303      	movs	r3, #3
 8007f58:	74fb      	strb	r3, [r7, #19]
            break;
 8007f5a:	e006      	b.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f5c:	4b0c      	ldr	r3, [pc, #48]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f62:	f003 0302 	and.w	r3, r3, #2
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d0ec      	beq.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 8007f6a:	7cfb      	ldrb	r3, [r7, #19]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d10c      	bne.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007f70:	4b07      	ldr	r3, [pc, #28]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f76:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f80:	4903      	ldr	r1, [pc, #12]	; (8007f90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f82:	4313      	orrs	r3, r2
 8007f84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007f88:	e008      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007f8a:	7cfb      	ldrb	r3, [r7, #19]
 8007f8c:	74bb      	strb	r3, [r7, #18]
 8007f8e:	e005      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8007f90:	40021000 	.word	0x40021000
 8007f94:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f98:	7cfb      	ldrb	r3, [r7, #19]
 8007f9a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007f9c:	7c7b      	ldrb	r3, [r7, #17]
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d105      	bne.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007fa2:	4ba0      	ldr	r3, [pc, #640]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fa6:	4a9f      	ldr	r2, [pc, #636]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007fa8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007fac:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f003 0301 	and.w	r3, r3, #1
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d00a      	beq.n	8007fd0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007fba:	4b9a      	ldr	r3, [pc, #616]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fc0:	f023 0203 	bic.w	r2, r3, #3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fc8:	4996      	ldr	r1, [pc, #600]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f003 0302 	and.w	r3, r3, #2
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d00a      	beq.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007fdc:	4b91      	ldr	r3, [pc, #580]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fe2:	f023 020c 	bic.w	r2, r3, #12
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fea:	498e      	ldr	r1, [pc, #568]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007fec:	4313      	orrs	r3, r2
 8007fee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f003 0304 	and.w	r3, r3, #4
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d00a      	beq.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007ffe:	4b89      	ldr	r3, [pc, #548]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008000:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008004:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800800c:	4985      	ldr	r1, [pc, #532]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800800e:	4313      	orrs	r3, r2
 8008010:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f003 0308 	and.w	r3, r3, #8
 800801c:	2b00      	cmp	r3, #0
 800801e:	d00a      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008020:	4b80      	ldr	r3, [pc, #512]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008026:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800802e:	497d      	ldr	r1, [pc, #500]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008030:	4313      	orrs	r3, r2
 8008032:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f003 0310 	and.w	r3, r3, #16
 800803e:	2b00      	cmp	r3, #0
 8008040:	d00a      	beq.n	8008058 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008042:	4b78      	ldr	r3, [pc, #480]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008044:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008048:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008050:	4974      	ldr	r1, [pc, #464]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008052:	4313      	orrs	r3, r2
 8008054:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f003 0320 	and.w	r3, r3, #32
 8008060:	2b00      	cmp	r3, #0
 8008062:	d00a      	beq.n	800807a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008064:	4b6f      	ldr	r3, [pc, #444]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800806a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008072:	496c      	ldr	r1, [pc, #432]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008074:	4313      	orrs	r3, r2
 8008076:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008082:	2b00      	cmp	r3, #0
 8008084:	d00a      	beq.n	800809c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008086:	4b67      	ldr	r3, [pc, #412]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008088:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800808c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008094:	4963      	ldr	r1, [pc, #396]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008096:	4313      	orrs	r3, r2
 8008098:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d00a      	beq.n	80080be <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80080a8:	4b5e      	ldr	r3, [pc, #376]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080ae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80080b6:	495b      	ldr	r1, [pc, #364]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080b8:	4313      	orrs	r3, r2
 80080ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d00a      	beq.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80080ca:	4b56      	ldr	r3, [pc, #344]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080d0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080d8:	4952      	ldr	r1, [pc, #328]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080da:	4313      	orrs	r3, r2
 80080dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d00a      	beq.n	8008102 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80080ec:	4b4d      	ldr	r3, [pc, #308]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080f2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080fa:	494a      	ldr	r1, [pc, #296]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80080fc:	4313      	orrs	r3, r2
 80080fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00a      	beq.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800810e:	4b45      	ldr	r3, [pc, #276]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008110:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008114:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800811c:	4941      	ldr	r1, [pc, #260]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800811e:	4313      	orrs	r3, r2
 8008120:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800812c:	2b00      	cmp	r3, #0
 800812e:	d00a      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008130:	4b3c      	ldr	r3, [pc, #240]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008132:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008136:	f023 0203 	bic.w	r2, r3, #3
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800813e:	4939      	ldr	r1, [pc, #228]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008140:	4313      	orrs	r3, r2
 8008142:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800814e:	2b00      	cmp	r3, #0
 8008150:	d028      	beq.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008152:	4b34      	ldr	r3, [pc, #208]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008158:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008160:	4930      	ldr	r1, [pc, #192]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008162:	4313      	orrs	r3, r2
 8008164:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800816c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008170:	d106      	bne.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008172:	4b2c      	ldr	r3, [pc, #176]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008174:	68db      	ldr	r3, [r3, #12]
 8008176:	4a2b      	ldr	r2, [pc, #172]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008178:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800817c:	60d3      	str	r3, [r2, #12]
 800817e:	e011      	b.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008184:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008188:	d10c      	bne.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	3304      	adds	r3, #4
 800818e:	2101      	movs	r1, #1
 8008190:	4618      	mov	r0, r3
 8008192:	f000 f909 	bl	80083a8 <RCCEx_PLLSAI1_Config>
 8008196:	4603      	mov	r3, r0
 8008198:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800819a:	7cfb      	ldrb	r3, [r7, #19]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d001      	beq.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 80081a0:	7cfb      	ldrb	r3, [r7, #19]
 80081a2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d04d      	beq.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80081b8:	d108      	bne.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0x494>
 80081ba:	4b1a      	ldr	r3, [pc, #104]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80081c0:	4a18      	ldr	r2, [pc, #96]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80081c6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80081ca:	e012      	b.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80081cc:	4b15      	ldr	r3, [pc, #84]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80081d2:	4a14      	ldr	r2, [pc, #80]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081d8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80081dc:	4b11      	ldr	r3, [pc, #68]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081ea:	490e      	ldr	r1, [pc, #56]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081ec:	4313      	orrs	r3, r2
 80081ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80081f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80081fa:	d106      	bne.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80081fc:	4b09      	ldr	r3, [pc, #36]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80081fe:	68db      	ldr	r3, [r3, #12]
 8008200:	4a08      	ldr	r2, [pc, #32]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008202:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008206:	60d3      	str	r3, [r2, #12]
 8008208:	e020      	b.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800820e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008212:	d109      	bne.n	8008228 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008214:	4b03      	ldr	r3, [pc, #12]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	4a02      	ldr	r2, [pc, #8]	; (8008224 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800821a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800821e:	60d3      	str	r3, [r2, #12]
 8008220:	e014      	b.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8008222:	bf00      	nop
 8008224:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800822c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008230:	d10c      	bne.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	3304      	adds	r3, #4
 8008236:	2101      	movs	r1, #1
 8008238:	4618      	mov	r0, r3
 800823a:	f000 f8b5 	bl	80083a8 <RCCEx_PLLSAI1_Config>
 800823e:	4603      	mov	r3, r0
 8008240:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008242:	7cfb      	ldrb	r3, [r7, #19]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d001      	beq.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8008248:	7cfb      	ldrb	r3, [r7, #19]
 800824a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008254:	2b00      	cmp	r3, #0
 8008256:	d028      	beq.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008258:	4b4a      	ldr	r3, [pc, #296]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800825a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800825e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008266:	4947      	ldr	r1, [pc, #284]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008268:	4313      	orrs	r3, r2
 800826a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008272:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008276:	d106      	bne.n	8008286 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008278:	4b42      	ldr	r3, [pc, #264]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	4a41      	ldr	r2, [pc, #260]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800827e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008282:	60d3      	str	r3, [r2, #12]
 8008284:	e011      	b.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800828a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800828e:	d10c      	bne.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	3304      	adds	r3, #4
 8008294:	2101      	movs	r1, #1
 8008296:	4618      	mov	r0, r3
 8008298:	f000 f886 	bl	80083a8 <RCCEx_PLLSAI1_Config>
 800829c:	4603      	mov	r3, r0
 800829e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80082a0:	7cfb      	ldrb	r3, [r7, #19]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d001      	beq.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 80082a6:	7cfb      	ldrb	r3, [r7, #19]
 80082a8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d01e      	beq.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80082b6:	4b33      	ldr	r3, [pc, #204]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80082b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082bc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80082c6:	492f      	ldr	r1, [pc, #188]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80082c8:	4313      	orrs	r3, r2
 80082ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80082d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80082d8:	d10c      	bne.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	3304      	adds	r3, #4
 80082de:	2102      	movs	r1, #2
 80082e0:	4618      	mov	r0, r3
 80082e2:	f000 f861 	bl	80083a8 <RCCEx_PLLSAI1_Config>
 80082e6:	4603      	mov	r3, r0
 80082e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80082ea:	7cfb      	ldrb	r3, [r7, #19]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d001      	beq.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 80082f0:	7cfb      	ldrb	r3, [r7, #19]
 80082f2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00b      	beq.n	8008318 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008300:	4b20      	ldr	r3, [pc, #128]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008302:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008306:	f023 0204 	bic.w	r2, r3, #4
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008310:	491c      	ldr	r1, [pc, #112]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008312:	4313      	orrs	r3, r2
 8008314:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008320:	2b00      	cmp	r3, #0
 8008322:	d00b      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8008324:	4b17      	ldr	r3, [pc, #92]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008326:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800832a:	f023 0218 	bic.w	r2, r3, #24
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008334:	4913      	ldr	r1, [pc, #76]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008336:	4313      	orrs	r3, r2
 8008338:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008344:	2b00      	cmp	r3, #0
 8008346:	d017      	beq.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008348:	4b0e      	ldr	r3, [pc, #56]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800834a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800834e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008358:	490a      	ldr	r1, [pc, #40]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800835a:	4313      	orrs	r3, r2
 800835c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008366:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800836a:	d105      	bne.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800836c:	4b05      	ldr	r3, [pc, #20]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	4a04      	ldr	r2, [pc, #16]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8008372:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008376:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008378:	7cbb      	ldrb	r3, [r7, #18]
}
 800837a:	4618      	mov	r0, r3
 800837c:	3718      	adds	r7, #24
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}
 8008382:	bf00      	nop
 8008384:	40021000 	.word	0x40021000

08008388 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008388:	b480      	push	{r7}
 800838a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800838c:	4b05      	ldr	r3, [pc, #20]	; (80083a4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a04      	ldr	r2, [pc, #16]	; (80083a4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008392:	f043 0304 	orr.w	r3, r3, #4
 8008396:	6013      	str	r3, [r2, #0]
}
 8008398:	bf00      	nop
 800839a:	46bd      	mov	sp, r7
 800839c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a0:	4770      	bx	lr
 80083a2:	bf00      	nop
 80083a4:	40021000 	.word	0x40021000

080083a8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80083b2:	2300      	movs	r3, #0
 80083b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80083b6:	4b70      	ldr	r3, [pc, #448]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 80083b8:	68db      	ldr	r3, [r3, #12]
 80083ba:	f003 0303 	and.w	r3, r3, #3
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d00e      	beq.n	80083e0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80083c2:	4b6d      	ldr	r3, [pc, #436]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 80083c4:	68db      	ldr	r3, [r3, #12]
 80083c6:	f003 0203 	and.w	r2, r3, #3
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d103      	bne.n	80083da <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
       ||
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d13f      	bne.n	800845a <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80083da:	2301      	movs	r3, #1
 80083dc:	73fb      	strb	r3, [r7, #15]
 80083de:	e03c      	b.n	800845a <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	2b02      	cmp	r3, #2
 80083e6:	d00c      	beq.n	8008402 <RCCEx_PLLSAI1_Config+0x5a>
 80083e8:	2b03      	cmp	r3, #3
 80083ea:	d013      	beq.n	8008414 <RCCEx_PLLSAI1_Config+0x6c>
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d120      	bne.n	8008432 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80083f0:	4b61      	ldr	r3, [pc, #388]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f003 0302 	and.w	r3, r3, #2
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d11d      	bne.n	8008438 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008400:	e01a      	b.n	8008438 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008402:	4b5d      	ldr	r3, [pc, #372]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800840a:	2b00      	cmp	r3, #0
 800840c:	d116      	bne.n	800843c <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 800840e:	2301      	movs	r3, #1
 8008410:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008412:	e013      	b.n	800843c <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008414:	4b58      	ldr	r3, [pc, #352]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800841c:	2b00      	cmp	r3, #0
 800841e:	d10f      	bne.n	8008440 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008420:	4b55      	ldr	r3, [pc, #340]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008428:	2b00      	cmp	r3, #0
 800842a:	d109      	bne.n	8008440 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 800842c:	2301      	movs	r3, #1
 800842e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008430:	e006      	b.n	8008440 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8008432:	2301      	movs	r3, #1
 8008434:	73fb      	strb	r3, [r7, #15]
      break;
 8008436:	e004      	b.n	8008442 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8008438:	bf00      	nop
 800843a:	e002      	b.n	8008442 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 800843c:	bf00      	nop
 800843e:	e000      	b.n	8008442 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8008440:	bf00      	nop
    }

    if(status == HAL_OK)
 8008442:	7bfb      	ldrb	r3, [r7, #15]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d108      	bne.n	800845a <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8008448:	4b4b      	ldr	r3, [pc, #300]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	f023 0203 	bic.w	r2, r3, #3
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4948      	ldr	r1, [pc, #288]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 8008456:	4313      	orrs	r3, r2
 8008458:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800845a:	7bfb      	ldrb	r3, [r7, #15]
 800845c:	2b00      	cmp	r3, #0
 800845e:	f040 8086 	bne.w	800856e <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008462:	4b45      	ldr	r3, [pc, #276]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4a44      	ldr	r2, [pc, #272]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 8008468:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800846c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800846e:	f7fb fcc5 	bl	8003dfc <HAL_GetTick>
 8008472:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008474:	e009      	b.n	800848a <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008476:	f7fb fcc1 	bl	8003dfc <HAL_GetTick>
 800847a:	4602      	mov	r2, r0
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	1ad3      	subs	r3, r2, r3
 8008480:	2b02      	cmp	r3, #2
 8008482:	d902      	bls.n	800848a <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8008484:	2303      	movs	r3, #3
 8008486:	73fb      	strb	r3, [r7, #15]
        break;
 8008488:	e005      	b.n	8008496 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800848a:	4b3b      	ldr	r3, [pc, #236]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1ef      	bne.n	8008476 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8008496:	7bfb      	ldrb	r3, [r7, #15]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d168      	bne.n	800856e <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d113      	bne.n	80084ca <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80084a2:	4b35      	ldr	r3, [pc, #212]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 80084a4:	691a      	ldr	r2, [r3, #16]
 80084a6:	4b35      	ldr	r3, [pc, #212]	; (800857c <RCCEx_PLLSAI1_Config+0x1d4>)
 80084a8:	4013      	ands	r3, r2
 80084aa:	687a      	ldr	r2, [r7, #4]
 80084ac:	6892      	ldr	r2, [r2, #8]
 80084ae:	0211      	lsls	r1, r2, #8
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	68d2      	ldr	r2, [r2, #12]
 80084b4:	06d2      	lsls	r2, r2, #27
 80084b6:	4311      	orrs	r1, r2
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	6852      	ldr	r2, [r2, #4]
 80084bc:	3a01      	subs	r2, #1
 80084be:	0112      	lsls	r2, r2, #4
 80084c0:	430a      	orrs	r2, r1
 80084c2:	492d      	ldr	r1, [pc, #180]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 80084c4:	4313      	orrs	r3, r2
 80084c6:	610b      	str	r3, [r1, #16]
 80084c8:	e02d      	b.n	8008526 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d115      	bne.n	80084fc <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80084d0:	4b29      	ldr	r3, [pc, #164]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 80084d2:	691a      	ldr	r2, [r3, #16]
 80084d4:	4b2a      	ldr	r3, [pc, #168]	; (8008580 <RCCEx_PLLSAI1_Config+0x1d8>)
 80084d6:	4013      	ands	r3, r2
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	6892      	ldr	r2, [r2, #8]
 80084dc:	0211      	lsls	r1, r2, #8
 80084de:	687a      	ldr	r2, [r7, #4]
 80084e0:	6912      	ldr	r2, [r2, #16]
 80084e2:	0852      	lsrs	r2, r2, #1
 80084e4:	3a01      	subs	r2, #1
 80084e6:	0552      	lsls	r2, r2, #21
 80084e8:	4311      	orrs	r1, r2
 80084ea:	687a      	ldr	r2, [r7, #4]
 80084ec:	6852      	ldr	r2, [r2, #4]
 80084ee:	3a01      	subs	r2, #1
 80084f0:	0112      	lsls	r2, r2, #4
 80084f2:	430a      	orrs	r2, r1
 80084f4:	4920      	ldr	r1, [pc, #128]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 80084f6:	4313      	orrs	r3, r2
 80084f8:	610b      	str	r3, [r1, #16]
 80084fa:	e014      	b.n	8008526 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80084fc:	4b1e      	ldr	r3, [pc, #120]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 80084fe:	691a      	ldr	r2, [r3, #16]
 8008500:	4b20      	ldr	r3, [pc, #128]	; (8008584 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008502:	4013      	ands	r3, r2
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	6892      	ldr	r2, [r2, #8]
 8008508:	0211      	lsls	r1, r2, #8
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	6952      	ldr	r2, [r2, #20]
 800850e:	0852      	lsrs	r2, r2, #1
 8008510:	3a01      	subs	r2, #1
 8008512:	0652      	lsls	r2, r2, #25
 8008514:	4311      	orrs	r1, r2
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	6852      	ldr	r2, [r2, #4]
 800851a:	3a01      	subs	r2, #1
 800851c:	0112      	lsls	r2, r2, #4
 800851e:	430a      	orrs	r2, r1
 8008520:	4915      	ldr	r1, [pc, #84]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 8008522:	4313      	orrs	r3, r2
 8008524:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008526:	4b14      	ldr	r3, [pc, #80]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a13      	ldr	r2, [pc, #76]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 800852c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008530:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008532:	f7fb fc63 	bl	8003dfc <HAL_GetTick>
 8008536:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008538:	e009      	b.n	800854e <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800853a:	f7fb fc5f 	bl	8003dfc <HAL_GetTick>
 800853e:	4602      	mov	r2, r0
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	1ad3      	subs	r3, r2, r3
 8008544:	2b02      	cmp	r3, #2
 8008546:	d902      	bls.n	800854e <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8008548:	2303      	movs	r3, #3
 800854a:	73fb      	strb	r3, [r7, #15]
          break;
 800854c:	e005      	b.n	800855a <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800854e:	4b0a      	ldr	r3, [pc, #40]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008556:	2b00      	cmp	r3, #0
 8008558:	d0ef      	beq.n	800853a <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800855a:	7bfb      	ldrb	r3, [r7, #15]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d106      	bne.n	800856e <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008560:	4b05      	ldr	r3, [pc, #20]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 8008562:	691a      	ldr	r2, [r3, #16]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	4903      	ldr	r1, [pc, #12]	; (8008578 <RCCEx_PLLSAI1_Config+0x1d0>)
 800856a:	4313      	orrs	r3, r2
 800856c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800856e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}
 8008578:	40021000 	.word	0x40021000
 800857c:	07ff800f 	.word	0x07ff800f
 8008580:	ff9f800f 	.word	0xff9f800f
 8008584:	f9ff800f 	.word	0xf9ff800f

08008588 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008592:	2300      	movs	r3, #0
 8008594:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008596:	4b70      	ldr	r3, [pc, #448]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 8008598:	68db      	ldr	r3, [r3, #12]
 800859a:	f003 0303 	and.w	r3, r3, #3
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00e      	beq.n	80085c0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80085a2:	4b6d      	ldr	r3, [pc, #436]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 80085a4:	68db      	ldr	r3, [r3, #12]
 80085a6:	f003 0203 	and.w	r2, r3, #3
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	429a      	cmp	r2, r3
 80085b0:	d103      	bne.n	80085ba <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
       ||
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d13f      	bne.n	800863a <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80085ba:	2301      	movs	r3, #1
 80085bc:	73fb      	strb	r3, [r7, #15]
 80085be:	e03c      	b.n	800863a <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2b02      	cmp	r3, #2
 80085c6:	d00c      	beq.n	80085e2 <RCCEx_PLLSAI2_Config+0x5a>
 80085c8:	2b03      	cmp	r3, #3
 80085ca:	d013      	beq.n	80085f4 <RCCEx_PLLSAI2_Config+0x6c>
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d120      	bne.n	8008612 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80085d0:	4b61      	ldr	r3, [pc, #388]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f003 0302 	and.w	r3, r3, #2
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d11d      	bne.n	8008618 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 80085dc:	2301      	movs	r3, #1
 80085de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80085e0:	e01a      	b.n	8008618 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80085e2:	4b5d      	ldr	r3, [pc, #372]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d116      	bne.n	800861c <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 80085ee:	2301      	movs	r3, #1
 80085f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80085f2:	e013      	b.n	800861c <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80085f4:	4b58      	ldr	r3, [pc, #352]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d10f      	bne.n	8008620 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008600:	4b55      	ldr	r3, [pc, #340]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008608:	2b00      	cmp	r3, #0
 800860a:	d109      	bne.n	8008620 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008610:	e006      	b.n	8008620 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	73fb      	strb	r3, [r7, #15]
      break;
 8008616:	e004      	b.n	8008622 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8008618:	bf00      	nop
 800861a:	e002      	b.n	8008622 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800861c:	bf00      	nop
 800861e:	e000      	b.n	8008622 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8008620:	bf00      	nop
    }

    if(status == HAL_OK)
 8008622:	7bfb      	ldrb	r3, [r7, #15]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d108      	bne.n	800863a <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8008628:	4b4b      	ldr	r3, [pc, #300]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 800862a:	68db      	ldr	r3, [r3, #12]
 800862c:	f023 0203 	bic.w	r2, r3, #3
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4948      	ldr	r1, [pc, #288]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 8008636:	4313      	orrs	r3, r2
 8008638:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800863a:	7bfb      	ldrb	r3, [r7, #15]
 800863c:	2b00      	cmp	r3, #0
 800863e:	f040 8086 	bne.w	800874e <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008642:	4b45      	ldr	r3, [pc, #276]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a44      	ldr	r2, [pc, #272]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 8008648:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800864c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800864e:	f7fb fbd5 	bl	8003dfc <HAL_GetTick>
 8008652:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008654:	e009      	b.n	800866a <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008656:	f7fb fbd1 	bl	8003dfc <HAL_GetTick>
 800865a:	4602      	mov	r2, r0
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	1ad3      	subs	r3, r2, r3
 8008660:	2b02      	cmp	r3, #2
 8008662:	d902      	bls.n	800866a <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8008664:	2303      	movs	r3, #3
 8008666:	73fb      	strb	r3, [r7, #15]
        break;
 8008668:	e005      	b.n	8008676 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800866a:	4b3b      	ldr	r3, [pc, #236]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1ef      	bne.n	8008656 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8008676:	7bfb      	ldrb	r3, [r7, #15]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d168      	bne.n	800874e <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d113      	bne.n	80086aa <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008682:	4b35      	ldr	r3, [pc, #212]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 8008684:	695a      	ldr	r2, [r3, #20]
 8008686:	4b35      	ldr	r3, [pc, #212]	; (800875c <RCCEx_PLLSAI2_Config+0x1d4>)
 8008688:	4013      	ands	r3, r2
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	6892      	ldr	r2, [r2, #8]
 800868e:	0211      	lsls	r1, r2, #8
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	68d2      	ldr	r2, [r2, #12]
 8008694:	06d2      	lsls	r2, r2, #27
 8008696:	4311      	orrs	r1, r2
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	6852      	ldr	r2, [r2, #4]
 800869c:	3a01      	subs	r2, #1
 800869e:	0112      	lsls	r2, r2, #4
 80086a0:	430a      	orrs	r2, r1
 80086a2:	492d      	ldr	r1, [pc, #180]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 80086a4:	4313      	orrs	r3, r2
 80086a6:	614b      	str	r3, [r1, #20]
 80086a8:	e02d      	b.n	8008706 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d115      	bne.n	80086dc <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80086b0:	4b29      	ldr	r3, [pc, #164]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 80086b2:	695a      	ldr	r2, [r3, #20]
 80086b4:	4b2a      	ldr	r3, [pc, #168]	; (8008760 <RCCEx_PLLSAI2_Config+0x1d8>)
 80086b6:	4013      	ands	r3, r2
 80086b8:	687a      	ldr	r2, [r7, #4]
 80086ba:	6892      	ldr	r2, [r2, #8]
 80086bc:	0211      	lsls	r1, r2, #8
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	6912      	ldr	r2, [r2, #16]
 80086c2:	0852      	lsrs	r2, r2, #1
 80086c4:	3a01      	subs	r2, #1
 80086c6:	0552      	lsls	r2, r2, #21
 80086c8:	4311      	orrs	r1, r2
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	6852      	ldr	r2, [r2, #4]
 80086ce:	3a01      	subs	r2, #1
 80086d0:	0112      	lsls	r2, r2, #4
 80086d2:	430a      	orrs	r2, r1
 80086d4:	4920      	ldr	r1, [pc, #128]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 80086d6:	4313      	orrs	r3, r2
 80086d8:	614b      	str	r3, [r1, #20]
 80086da:	e014      	b.n	8008706 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80086dc:	4b1e      	ldr	r3, [pc, #120]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 80086de:	695a      	ldr	r2, [r3, #20]
 80086e0:	4b20      	ldr	r3, [pc, #128]	; (8008764 <RCCEx_PLLSAI2_Config+0x1dc>)
 80086e2:	4013      	ands	r3, r2
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	6892      	ldr	r2, [r2, #8]
 80086e8:	0211      	lsls	r1, r2, #8
 80086ea:	687a      	ldr	r2, [r7, #4]
 80086ec:	6952      	ldr	r2, [r2, #20]
 80086ee:	0852      	lsrs	r2, r2, #1
 80086f0:	3a01      	subs	r2, #1
 80086f2:	0652      	lsls	r2, r2, #25
 80086f4:	4311      	orrs	r1, r2
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	6852      	ldr	r2, [r2, #4]
 80086fa:	3a01      	subs	r2, #1
 80086fc:	0112      	lsls	r2, r2, #4
 80086fe:	430a      	orrs	r2, r1
 8008700:	4915      	ldr	r1, [pc, #84]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 8008702:	4313      	orrs	r3, r2
 8008704:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008706:	4b14      	ldr	r3, [pc, #80]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a13      	ldr	r2, [pc, #76]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 800870c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008710:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008712:	f7fb fb73 	bl	8003dfc <HAL_GetTick>
 8008716:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008718:	e009      	b.n	800872e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800871a:	f7fb fb6f 	bl	8003dfc <HAL_GetTick>
 800871e:	4602      	mov	r2, r0
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	1ad3      	subs	r3, r2, r3
 8008724:	2b02      	cmp	r3, #2
 8008726:	d902      	bls.n	800872e <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8008728:	2303      	movs	r3, #3
 800872a:	73fb      	strb	r3, [r7, #15]
          break;
 800872c:	e005      	b.n	800873a <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800872e:	4b0a      	ldr	r3, [pc, #40]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008736:	2b00      	cmp	r3, #0
 8008738:	d0ef      	beq.n	800871a <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800873a:	7bfb      	ldrb	r3, [r7, #15]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d106      	bne.n	800874e <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008740:	4b05      	ldr	r3, [pc, #20]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 8008742:	695a      	ldr	r2, [r3, #20]
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	699b      	ldr	r3, [r3, #24]
 8008748:	4903      	ldr	r1, [pc, #12]	; (8008758 <RCCEx_PLLSAI2_Config+0x1d0>)
 800874a:	4313      	orrs	r3, r2
 800874c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800874e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008750:	4618      	mov	r0, r3
 8008752:	3710      	adds	r7, #16
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}
 8008758:	40021000 	.word	0x40021000
 800875c:	07ff800f 	.word	0x07ff800f
 8008760:	ff9f800f 	.word	0xff9f800f
 8008764:	f9ff800f 	.word	0xf9ff800f

08008768 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d101      	bne.n	800877a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	e095      	b.n	80088a6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877e:	2b00      	cmp	r3, #0
 8008780:	d108      	bne.n	8008794 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800878a:	d009      	beq.n	80087a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2200      	movs	r2, #0
 8008790:	61da      	str	r2, [r3, #28]
 8008792:	e005      	b.n	80087a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2200      	movs	r2, #0
 8008798:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2200      	movs	r2, #0
 800879e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2200      	movs	r2, #0
 80087a4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d106      	bne.n	80087c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2200      	movs	r2, #0
 80087b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f7f9 fe2c 	bl	8002418 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2202      	movs	r2, #2
 80087c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087d6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	68db      	ldr	r3, [r3, #12]
 80087dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80087e0:	d902      	bls.n	80087e8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80087e2:	2300      	movs	r3, #0
 80087e4:	60fb      	str	r3, [r7, #12]
 80087e6:	e002      	b.n	80087ee <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80087e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80087ec:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	68db      	ldr	r3, [r3, #12]
 80087f2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80087f6:	d007      	beq.n	8008808 <HAL_SPI_Init+0xa0>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	68db      	ldr	r3, [r3, #12]
 80087fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008800:	d002      	beq.n	8008808 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2200      	movs	r2, #0
 8008806:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008818:	431a      	orrs	r2, r3
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	691b      	ldr	r3, [r3, #16]
 800881e:	f003 0302 	and.w	r3, r3, #2
 8008822:	431a      	orrs	r2, r3
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	695b      	ldr	r3, [r3, #20]
 8008828:	f003 0301 	and.w	r3, r3, #1
 800882c:	431a      	orrs	r2, r3
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	699b      	ldr	r3, [r3, #24]
 8008832:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008836:	431a      	orrs	r2, r3
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	69db      	ldr	r3, [r3, #28]
 800883c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008840:	431a      	orrs	r2, r3
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6a1b      	ldr	r3, [r3, #32]
 8008846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800884a:	ea42 0103 	orr.w	r1, r2, r3
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008852:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	430a      	orrs	r2, r1
 800885c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	699b      	ldr	r3, [r3, #24]
 8008862:	0c1b      	lsrs	r3, r3, #16
 8008864:	f003 0204 	and.w	r2, r3, #4
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800886c:	f003 0310 	and.w	r3, r3, #16
 8008870:	431a      	orrs	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008876:	f003 0308 	and.w	r3, r3, #8
 800887a:	431a      	orrs	r2, r3
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	68db      	ldr	r3, [r3, #12]
 8008880:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008884:	ea42 0103 	orr.w	r1, r2, r3
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	430a      	orrs	r2, r1
 8008894:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2200      	movs	r2, #0
 800889a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80088a4:	2300      	movs	r3, #0
}
 80088a6:	4618      	mov	r0, r3
 80088a8:	3710      	adds	r7, #16
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}

080088ae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80088ae:	b580      	push	{r7, lr}
 80088b0:	b08a      	sub	sp, #40	; 0x28
 80088b2:	af00      	add	r7, sp, #0
 80088b4:	60f8      	str	r0, [r7, #12]
 80088b6:	60b9      	str	r1, [r7, #8]
 80088b8:	607a      	str	r2, [r7, #4]
 80088ba:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80088bc:	2301      	movs	r3, #1
 80088be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80088c0:	2300      	movs	r3, #0
 80088c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d101      	bne.n	80088d4 <HAL_SPI_TransmitReceive+0x26>
 80088d0:	2302      	movs	r3, #2
 80088d2:	e1fb      	b.n	8008ccc <HAL_SPI_TransmitReceive+0x41e>
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088dc:	f7fb fa8e 	bl	8003dfc <HAL_GetTick>
 80088e0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80088e8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80088f0:	887b      	ldrh	r3, [r7, #2]
 80088f2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80088f4:	887b      	ldrh	r3, [r7, #2]
 80088f6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80088f8:	7efb      	ldrb	r3, [r7, #27]
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d00e      	beq.n	800891c <HAL_SPI_TransmitReceive+0x6e>
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008904:	d106      	bne.n	8008914 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	689b      	ldr	r3, [r3, #8]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d102      	bne.n	8008914 <HAL_SPI_TransmitReceive+0x66>
 800890e:	7efb      	ldrb	r3, [r7, #27]
 8008910:	2b04      	cmp	r3, #4
 8008912:	d003      	beq.n	800891c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008914:	2302      	movs	r3, #2
 8008916:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800891a:	e1cd      	b.n	8008cb8 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d005      	beq.n	800892e <HAL_SPI_TransmitReceive+0x80>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d002      	beq.n	800892e <HAL_SPI_TransmitReceive+0x80>
 8008928:	887b      	ldrh	r3, [r7, #2]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d103      	bne.n	8008936 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800892e:	2301      	movs	r3, #1
 8008930:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008934:	e1c0      	b.n	8008cb8 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800893c:	b2db      	uxtb	r3, r3
 800893e:	2b04      	cmp	r3, #4
 8008940:	d003      	beq.n	800894a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2205      	movs	r2, #5
 8008946:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	2200      	movs	r2, #0
 800894e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	887a      	ldrh	r2, [r7, #2]
 800895a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	887a      	ldrh	r2, [r7, #2]
 8008962:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	68ba      	ldr	r2, [r7, #8]
 800896a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	887a      	ldrh	r2, [r7, #2]
 8008970:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	887a      	ldrh	r2, [r7, #2]
 8008976:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2200      	movs	r2, #0
 800897c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2200      	movs	r2, #0
 8008982:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	68db      	ldr	r3, [r3, #12]
 8008988:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800898c:	d802      	bhi.n	8008994 <HAL_SPI_TransmitReceive+0xe6>
 800898e:	8a3b      	ldrh	r3, [r7, #16]
 8008990:	2b01      	cmp	r3, #1
 8008992:	d908      	bls.n	80089a6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	685a      	ldr	r2, [r3, #4]
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80089a2:	605a      	str	r2, [r3, #4]
 80089a4:	e007      	b.n	80089b6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	685a      	ldr	r2, [r3, #4]
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80089b4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089c0:	2b40      	cmp	r3, #64	; 0x40
 80089c2:	d007      	beq.n	80089d4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	681a      	ldr	r2, [r3, #0]
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80089dc:	d97c      	bls.n	8008ad8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d002      	beq.n	80089ec <HAL_SPI_TransmitReceive+0x13e>
 80089e6:	8a7b      	ldrh	r3, [r7, #18]
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d169      	bne.n	8008ac0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089f0:	881a      	ldrh	r2, [r3, #0]
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089fc:	1c9a      	adds	r2, r3, #2
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a06:	b29b      	uxth	r3, r3
 8008a08:	3b01      	subs	r3, #1
 8008a0a:	b29a      	uxth	r2, r3
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a10:	e056      	b.n	8008ac0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	689b      	ldr	r3, [r3, #8]
 8008a18:	f003 0302 	and.w	r3, r3, #2
 8008a1c:	2b02      	cmp	r3, #2
 8008a1e:	d11b      	bne.n	8008a58 <HAL_SPI_TransmitReceive+0x1aa>
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a24:	b29b      	uxth	r3, r3
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d016      	beq.n	8008a58 <HAL_SPI_TransmitReceive+0x1aa>
 8008a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d113      	bne.n	8008a58 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a34:	881a      	ldrh	r2, [r3, #0]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a40:	1c9a      	adds	r2, r3, #2
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a4a:	b29b      	uxth	r3, r3
 8008a4c:	3b01      	subs	r3, #1
 8008a4e:	b29a      	uxth	r2, r3
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008a54:	2300      	movs	r3, #0
 8008a56:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	689b      	ldr	r3, [r3, #8]
 8008a5e:	f003 0301 	and.w	r3, r3, #1
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d11c      	bne.n	8008aa0 <HAL_SPI_TransmitReceive+0x1f2>
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d016      	beq.n	8008aa0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	68da      	ldr	r2, [r3, #12]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a7c:	b292      	uxth	r2, r2
 8008a7e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a84:	1c9a      	adds	r2, r3, #2
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	3b01      	subs	r3, #1
 8008a94:	b29a      	uxth	r2, r3
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008aa0:	f7fb f9ac 	bl	8003dfc <HAL_GetTick>
 8008aa4:	4602      	mov	r2, r0
 8008aa6:	69fb      	ldr	r3, [r7, #28]
 8008aa8:	1ad3      	subs	r3, r2, r3
 8008aaa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d807      	bhi.n	8008ac0 <HAL_SPI_TransmitReceive+0x212>
 8008ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ab6:	d003      	beq.n	8008ac0 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008ab8:	2303      	movs	r3, #3
 8008aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008abe:	e0fb      	b.n	8008cb8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d1a3      	bne.n	8008a12 <HAL_SPI_TransmitReceive+0x164>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008ad0:	b29b      	uxth	r3, r3
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d19d      	bne.n	8008a12 <HAL_SPI_TransmitReceive+0x164>
 8008ad6:	e0df      	b.n	8008c98 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d003      	beq.n	8008ae8 <HAL_SPI_TransmitReceive+0x23a>
 8008ae0:	8a7b      	ldrh	r3, [r7, #18]
 8008ae2:	2b01      	cmp	r3, #1
 8008ae4:	f040 80cb 	bne.w	8008c7e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d912      	bls.n	8008b18 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008af6:	881a      	ldrh	r2, [r3, #0]
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b02:	1c9a      	adds	r2, r3, #2
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b0c:	b29b      	uxth	r3, r3
 8008b0e:	3b02      	subs	r3, #2
 8008b10:	b29a      	uxth	r2, r3
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008b16:	e0b2      	b.n	8008c7e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	330c      	adds	r3, #12
 8008b22:	7812      	ldrb	r2, [r2, #0]
 8008b24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b2a:	1c5a      	adds	r2, r3, #1
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	3b01      	subs	r3, #1
 8008b38:	b29a      	uxth	r2, r3
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008b3e:	e09e      	b.n	8008c7e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	689b      	ldr	r3, [r3, #8]
 8008b46:	f003 0302 	and.w	r3, r3, #2
 8008b4a:	2b02      	cmp	r3, #2
 8008b4c:	d134      	bne.n	8008bb8 <HAL_SPI_TransmitReceive+0x30a>
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d02f      	beq.n	8008bb8 <HAL_SPI_TransmitReceive+0x30a>
 8008b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b5a:	2b01      	cmp	r3, #1
 8008b5c:	d12c      	bne.n	8008bb8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b62:	b29b      	uxth	r3, r3
 8008b64:	2b01      	cmp	r3, #1
 8008b66:	d912      	bls.n	8008b8e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b6c:	881a      	ldrh	r2, [r3, #0]
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b78:	1c9a      	adds	r2, r3, #2
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b82:	b29b      	uxth	r3, r3
 8008b84:	3b02      	subs	r3, #2
 8008b86:	b29a      	uxth	r2, r3
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008b8c:	e012      	b.n	8008bb4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	330c      	adds	r3, #12
 8008b98:	7812      	ldrb	r2, [r2, #0]
 8008b9a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ba0:	1c5a      	adds	r2, r3, #1
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	3b01      	subs	r3, #1
 8008bae:	b29a      	uxth	r2, r3
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	f003 0301 	and.w	r3, r3, #1
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d148      	bne.n	8008c58 <HAL_SPI_TransmitReceive+0x3aa>
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d042      	beq.n	8008c58 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008bd8:	b29b      	uxth	r3, r3
 8008bda:	2b01      	cmp	r3, #1
 8008bdc:	d923      	bls.n	8008c26 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	68da      	ldr	r2, [r3, #12]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008be8:	b292      	uxth	r2, r2
 8008bea:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bf0:	1c9a      	adds	r2, r3, #2
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008bfc:	b29b      	uxth	r3, r3
 8008bfe:	3b02      	subs	r3, #2
 8008c00:	b29a      	uxth	r2, r3
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008c0e:	b29b      	uxth	r3, r3
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d81f      	bhi.n	8008c54 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	685a      	ldr	r2, [r3, #4]
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008c22:	605a      	str	r2, [r3, #4]
 8008c24:	e016      	b.n	8008c54 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f103 020c 	add.w	r2, r3, #12
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c32:	7812      	ldrb	r2, [r2, #0]
 8008c34:	b2d2      	uxtb	r2, r2
 8008c36:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c3c:	1c5a      	adds	r2, r3, #1
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008c48:	b29b      	uxth	r3, r3
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	b29a      	uxth	r2, r3
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008c54:	2301      	movs	r3, #1
 8008c56:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008c58:	f7fb f8d0 	bl	8003dfc <HAL_GetTick>
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	69fb      	ldr	r3, [r7, #28]
 8008c60:	1ad3      	subs	r3, r2, r3
 8008c62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c64:	429a      	cmp	r2, r3
 8008c66:	d803      	bhi.n	8008c70 <HAL_SPI_TransmitReceive+0x3c2>
 8008c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c6e:	d102      	bne.n	8008c76 <HAL_SPI_TransmitReceive+0x3c8>
 8008c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d103      	bne.n	8008c7e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8008c76:	2303      	movs	r3, #3
 8008c78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008c7c:	e01c      	b.n	8008cb8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c82:	b29b      	uxth	r3, r3
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	f47f af5b 	bne.w	8008b40 <HAL_SPI_TransmitReceive+0x292>
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f47f af54 	bne.w	8008b40 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008c98:	69fa      	ldr	r2, [r7, #28]
 8008c9a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c9c:	68f8      	ldr	r0, [r7, #12]
 8008c9e:	f000 f93d 	bl	8008f1c <SPI_EndRxTxTransaction>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d006      	beq.n	8008cb6 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2220      	movs	r2, #32
 8008cb2:	661a      	str	r2, [r3, #96]	; 0x60
 8008cb4:	e000      	b.n	8008cb8 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8008cb6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2201      	movs	r2, #1
 8008cbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008cc8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3728      	adds	r7, #40	; 0x28
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b083      	sub	sp, #12
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008ce2:	b2db      	uxtb	r3, r3
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b088      	sub	sp, #32
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	60f8      	str	r0, [r7, #12]
 8008cf8:	60b9      	str	r1, [r7, #8]
 8008cfa:	603b      	str	r3, [r7, #0]
 8008cfc:	4613      	mov	r3, r2
 8008cfe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008d00:	f7fb f87c 	bl	8003dfc <HAL_GetTick>
 8008d04:	4602      	mov	r2, r0
 8008d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d08:	1a9b      	subs	r3, r3, r2
 8008d0a:	683a      	ldr	r2, [r7, #0]
 8008d0c:	4413      	add	r3, r2
 8008d0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008d10:	f7fb f874 	bl	8003dfc <HAL_GetTick>
 8008d14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008d16:	4b39      	ldr	r3, [pc, #228]	; (8008dfc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	015b      	lsls	r3, r3, #5
 8008d1c:	0d1b      	lsrs	r3, r3, #20
 8008d1e:	69fa      	ldr	r2, [r7, #28]
 8008d20:	fb02 f303 	mul.w	r3, r2, r3
 8008d24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008d26:	e054      	b.n	8008dd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d2e:	d050      	beq.n	8008dd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008d30:	f7fb f864 	bl	8003dfc <HAL_GetTick>
 8008d34:	4602      	mov	r2, r0
 8008d36:	69bb      	ldr	r3, [r7, #24]
 8008d38:	1ad3      	subs	r3, r2, r3
 8008d3a:	69fa      	ldr	r2, [r7, #28]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d902      	bls.n	8008d46 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d13d      	bne.n	8008dc2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	685a      	ldr	r2, [r3, #4]
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008d54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d5e:	d111      	bne.n	8008d84 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d68:	d004      	beq.n	8008d74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	689b      	ldr	r3, [r3, #8]
 8008d6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d72:	d107      	bne.n	8008d84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	681a      	ldr	r2, [r3, #0]
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d8c:	d10f      	bne.n	8008dae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	681a      	ldr	r2, [r3, #0]
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008d9c:	601a      	str	r2, [r3, #0]
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008dac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2201      	movs	r2, #1
 8008db2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008dbe:	2303      	movs	r3, #3
 8008dc0:	e017      	b.n	8008df2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d101      	bne.n	8008dcc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	3b01      	subs	r3, #1
 8008dd0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	689a      	ldr	r2, [r3, #8]
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	4013      	ands	r3, r2
 8008ddc:	68ba      	ldr	r2, [r7, #8]
 8008dde:	429a      	cmp	r2, r3
 8008de0:	bf0c      	ite	eq
 8008de2:	2301      	moveq	r3, #1
 8008de4:	2300      	movne	r3, #0
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	461a      	mov	r2, r3
 8008dea:	79fb      	ldrb	r3, [r7, #7]
 8008dec:	429a      	cmp	r2, r3
 8008dee:	d19b      	bne.n	8008d28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008df0:	2300      	movs	r3, #0
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3720      	adds	r7, #32
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	20000008 	.word	0x20000008

08008e00 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b088      	sub	sp, #32
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	607a      	str	r2, [r7, #4]
 8008e0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008e0e:	f7fa fff5 	bl	8003dfc <HAL_GetTick>
 8008e12:	4602      	mov	r2, r0
 8008e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e16:	1a9b      	subs	r3, r3, r2
 8008e18:	683a      	ldr	r2, [r7, #0]
 8008e1a:	4413      	add	r3, r2
 8008e1c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008e1e:	f7fa ffed 	bl	8003dfc <HAL_GetTick>
 8008e22:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008e24:	4b3c      	ldr	r3, [pc, #240]	; (8008f18 <SPI_WaitFifoStateUntilTimeout+0x118>)
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	4613      	mov	r3, r2
 8008e2a:	009b      	lsls	r3, r3, #2
 8008e2c:	4413      	add	r3, r2
 8008e2e:	00da      	lsls	r2, r3, #3
 8008e30:	1ad3      	subs	r3, r2, r3
 8008e32:	0d1b      	lsrs	r3, r3, #20
 8008e34:	69fa      	ldr	r2, [r7, #28]
 8008e36:	fb02 f303 	mul.w	r3, r2, r3
 8008e3a:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8008e3c:	e05f      	b.n	8008efe <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008e44:	d106      	bne.n	8008e54 <SPI_WaitFifoStateUntilTimeout+0x54>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d103      	bne.n	8008e54 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	330c      	adds	r3, #12
 8008e52:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e5a:	d050      	beq.n	8008efe <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008e5c:	f7fa ffce 	bl	8003dfc <HAL_GetTick>
 8008e60:	4602      	mov	r2, r0
 8008e62:	69bb      	ldr	r3, [r7, #24]
 8008e64:	1ad3      	subs	r3, r2, r3
 8008e66:	69fa      	ldr	r2, [r7, #28]
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d902      	bls.n	8008e72 <SPI_WaitFifoStateUntilTimeout+0x72>
 8008e6c:	69fb      	ldr	r3, [r7, #28]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d13d      	bne.n	8008eee <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	685a      	ldr	r2, [r3, #4]
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008e80:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e8a:	d111      	bne.n	8008eb0 <SPI_WaitFifoStateUntilTimeout+0xb0>
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	689b      	ldr	r3, [r3, #8]
 8008e90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e94:	d004      	beq.n	8008ea0 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	689b      	ldr	r3, [r3, #8]
 8008e9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e9e:	d107      	bne.n	8008eb0 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	681a      	ldr	r2, [r3, #0]
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008eae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008eb8:	d10f      	bne.n	8008eda <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008ec8:	601a      	str	r2, [r3, #0]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	681a      	ldr	r2, [r3, #0]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008ed8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2201      	movs	r2, #1
 8008ede:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008eea:	2303      	movs	r3, #3
 8008eec:	e010      	b.n	8008f10 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d101      	bne.n	8008ef8 <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	3b01      	subs	r3, #1
 8008efc:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	689a      	ldr	r2, [r3, #8]
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	4013      	ands	r3, r2
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d197      	bne.n	8008e3e <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3720      	adds	r7, #32
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}
 8008f18:	20000008 	.word	0x20000008

08008f1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b086      	sub	sp, #24
 8008f20:	af02      	add	r7, sp, #8
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008f34:	68f8      	ldr	r0, [r7, #12]
 8008f36:	f7ff ff63 	bl	8008e00 <SPI_WaitFifoStateUntilTimeout>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d007      	beq.n	8008f50 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f44:	f043 0220 	orr.w	r2, r3, #32
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008f4c:	2303      	movs	r3, #3
 8008f4e:	e027      	b.n	8008fa0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	9300      	str	r3, [sp, #0]
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	2200      	movs	r2, #0
 8008f58:	2180      	movs	r1, #128	; 0x80
 8008f5a:	68f8      	ldr	r0, [r7, #12]
 8008f5c:	f7ff fec8 	bl	8008cf0 <SPI_WaitFlagStateUntilTimeout>
 8008f60:	4603      	mov	r3, r0
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d007      	beq.n	8008f76 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f6a:	f043 0220 	orr.w	r2, r3, #32
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008f72:	2303      	movs	r3, #3
 8008f74:	e014      	b.n	8008fa0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	9300      	str	r3, [sp, #0]
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f7ff ff3c 	bl	8008e00 <SPI_WaitFifoStateUntilTimeout>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d007      	beq.n	8008f9e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f92:	f043 0220 	orr.w	r2, r3, #32
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008f9a:	2303      	movs	r3, #3
 8008f9c:	e000      	b.n	8008fa0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008f9e:	2300      	movs	r3, #0
}
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	3710      	adds	r7, #16
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}

08008fa8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d101      	bne.n	8008fba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e042      	b.n	8009040 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d106      	bne.n	8008fd2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 f83b 	bl	8009048 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2224      	movs	r2, #36	; 0x24
 8008fd6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f022 0201 	bic.w	r2, r2, #1
 8008fe8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 f8ce 	bl	800918c <UART_SetConfig>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	d101      	bne.n	8008ffa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e022      	b.n	8009040 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d002      	beq.n	8009008 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 fb94 	bl	8009730 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	685a      	ldr	r2, [r3, #4]
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009016:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	689a      	ldr	r2, [r3, #8]
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009026:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	681a      	ldr	r2, [r3, #0]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f042 0201 	orr.w	r2, r2, #1
 8009036:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f000 fc1b 	bl	8009874 <UART_CheckIdleState>
 800903e:	4603      	mov	r3, r0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3708      	adds	r7, #8
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8009048:	b480      	push	{r7}
 800904a:	b083      	sub	sp, #12
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8009050:	bf00      	nop
 8009052:	370c      	adds	r7, #12
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b08a      	sub	sp, #40	; 0x28
 8009060:	af02      	add	r7, sp, #8
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	603b      	str	r3, [r7, #0]
 8009068:	4613      	mov	r3, r2
 800906a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009072:	2b20      	cmp	r3, #32
 8009074:	f040 8084 	bne.w	8009180 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d002      	beq.n	8009084 <HAL_UART_Transmit+0x28>
 800907e:	88fb      	ldrh	r3, [r7, #6]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d101      	bne.n	8009088 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009084:	2301      	movs	r3, #1
 8009086:	e07c      	b.n	8009182 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800908e:	2b01      	cmp	r3, #1
 8009090:	d101      	bne.n	8009096 <HAL_UART_Transmit+0x3a>
 8009092:	2302      	movs	r3, #2
 8009094:	e075      	b.n	8009182 <HAL_UART_Transmit+0x126>
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	2201      	movs	r2, #1
 800909a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2200      	movs	r2, #0
 80090a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	2221      	movs	r2, #33	; 0x21
 80090aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80090ae:	f7fa fea5 	bl	8003dfc <HAL_GetTick>
 80090b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	88fa      	ldrh	r2, [r7, #6]
 80090b8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	88fa      	ldrh	r2, [r7, #6]
 80090c0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	689b      	ldr	r3, [r3, #8]
 80090c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090cc:	d108      	bne.n	80090e0 <HAL_UART_Transmit+0x84>
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	691b      	ldr	r3, [r3, #16]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d104      	bne.n	80090e0 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80090d6:	2300      	movs	r3, #0
 80090d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	61bb      	str	r3, [r7, #24]
 80090de:	e003      	b.n	80090e8 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090e4:	2300      	movs	r3, #0
 80090e6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2200      	movs	r2, #0
 80090ec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 80090f0:	e02d      	b.n	800914e <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	9300      	str	r3, [sp, #0]
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	2200      	movs	r2, #0
 80090fa:	2180      	movs	r1, #128	; 0x80
 80090fc:	68f8      	ldr	r0, [r7, #12]
 80090fe:	f000 fc01 	bl	8009904 <UART_WaitOnFlagUntilTimeout>
 8009102:	4603      	mov	r3, r0
 8009104:	2b00      	cmp	r3, #0
 8009106:	d001      	beq.n	800910c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8009108:	2303      	movs	r3, #3
 800910a:	e03a      	b.n	8009182 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d10b      	bne.n	800912a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009112:	69bb      	ldr	r3, [r7, #24]
 8009114:	881a      	ldrh	r2, [r3, #0]
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800911e:	b292      	uxth	r2, r2
 8009120:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009122:	69bb      	ldr	r3, [r7, #24]
 8009124:	3302      	adds	r3, #2
 8009126:	61bb      	str	r3, [r7, #24]
 8009128:	e008      	b.n	800913c <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800912a:	69fb      	ldr	r3, [r7, #28]
 800912c:	781a      	ldrb	r2, [r3, #0]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	b292      	uxth	r2, r2
 8009134:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009136:	69fb      	ldr	r3, [r7, #28]
 8009138:	3301      	adds	r3, #1
 800913a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009142:	b29b      	uxth	r3, r3
 8009144:	3b01      	subs	r3, #1
 8009146:	b29a      	uxth	r2, r3
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009154:	b29b      	uxth	r3, r3
 8009156:	2b00      	cmp	r3, #0
 8009158:	d1cb      	bne.n	80090f2 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	9300      	str	r3, [sp, #0]
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	2200      	movs	r2, #0
 8009162:	2140      	movs	r1, #64	; 0x40
 8009164:	68f8      	ldr	r0, [r7, #12]
 8009166:	f000 fbcd 	bl	8009904 <UART_WaitOnFlagUntilTimeout>
 800916a:	4603      	mov	r3, r0
 800916c:	2b00      	cmp	r3, #0
 800916e:	d001      	beq.n	8009174 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8009170:	2303      	movs	r3, #3
 8009172:	e006      	b.n	8009182 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2220      	movs	r2, #32
 8009178:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 800917c:	2300      	movs	r3, #0
 800917e:	e000      	b.n	8009182 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8009180:	2302      	movs	r3, #2
  }
}
 8009182:	4618      	mov	r0, r3
 8009184:	3720      	adds	r7, #32
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}
	...

0800918c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800918c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009190:	b088      	sub	sp, #32
 8009192:	af00      	add	r7, sp, #0
 8009194:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009196:	2300      	movs	r3, #0
 8009198:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	689a      	ldr	r2, [r3, #8]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	431a      	orrs	r2, r3
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	695b      	ldr	r3, [r3, #20]
 80091a8:	431a      	orrs	r2, r3
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	69db      	ldr	r3, [r3, #28]
 80091ae:	4313      	orrs	r3, r2
 80091b0:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091b6:	69fa      	ldr	r2, [r7, #28]
 80091b8:	4313      	orrs	r3, r2
 80091ba:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	681a      	ldr	r2, [r3, #0]
 80091c2:	4bb1      	ldr	r3, [pc, #708]	; (8009488 <UART_SetConfig+0x2fc>)
 80091c4:	4013      	ands	r3, r2
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	6812      	ldr	r2, [r2, #0]
 80091ca:	69f9      	ldr	r1, [r7, #28]
 80091cc:	430b      	orrs	r3, r1
 80091ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	68da      	ldr	r2, [r3, #12]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	430a      	orrs	r2, r1
 80091e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	699b      	ldr	r3, [r3, #24]
 80091ea:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4aa6      	ldr	r2, [pc, #664]	; (800948c <UART_SetConfig+0x300>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d004      	beq.n	8009200 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6a1b      	ldr	r3, [r3, #32]
 80091fa:	69fa      	ldr	r2, [r7, #28]
 80091fc:	4313      	orrs	r3, r2
 80091fe:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800920a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	6812      	ldr	r2, [r2, #0]
 8009212:	69f9      	ldr	r1, [r7, #28]
 8009214:	430b      	orrs	r3, r1
 8009216:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800921e:	f023 010f 	bic.w	r1, r3, #15
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	430a      	orrs	r2, r1
 800922c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4a97      	ldr	r2, [pc, #604]	; (8009490 <UART_SetConfig+0x304>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d121      	bne.n	800927c <UART_SetConfig+0xf0>
 8009238:	4b96      	ldr	r3, [pc, #600]	; (8009494 <UART_SetConfig+0x308>)
 800923a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800923e:	f003 0303 	and.w	r3, r3, #3
 8009242:	2b03      	cmp	r3, #3
 8009244:	d816      	bhi.n	8009274 <UART_SetConfig+0xe8>
 8009246:	a201      	add	r2, pc, #4	; (adr r2, 800924c <UART_SetConfig+0xc0>)
 8009248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800924c:	0800925d 	.word	0x0800925d
 8009250:	08009269 	.word	0x08009269
 8009254:	08009263 	.word	0x08009263
 8009258:	0800926f 	.word	0x0800926f
 800925c:	2301      	movs	r3, #1
 800925e:	76fb      	strb	r3, [r7, #27]
 8009260:	e0e8      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009262:	2302      	movs	r3, #2
 8009264:	76fb      	strb	r3, [r7, #27]
 8009266:	e0e5      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009268:	2304      	movs	r3, #4
 800926a:	76fb      	strb	r3, [r7, #27]
 800926c:	e0e2      	b.n	8009434 <UART_SetConfig+0x2a8>
 800926e:	2308      	movs	r3, #8
 8009270:	76fb      	strb	r3, [r7, #27]
 8009272:	e0df      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009274:	2310      	movs	r3, #16
 8009276:	76fb      	strb	r3, [r7, #27]
 8009278:	bf00      	nop
 800927a:	e0db      	b.n	8009434 <UART_SetConfig+0x2a8>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a85      	ldr	r2, [pc, #532]	; (8009498 <UART_SetConfig+0x30c>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d134      	bne.n	80092f0 <UART_SetConfig+0x164>
 8009286:	4b83      	ldr	r3, [pc, #524]	; (8009494 <UART_SetConfig+0x308>)
 8009288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800928c:	f003 030c 	and.w	r3, r3, #12
 8009290:	2b0c      	cmp	r3, #12
 8009292:	d829      	bhi.n	80092e8 <UART_SetConfig+0x15c>
 8009294:	a201      	add	r2, pc, #4	; (adr r2, 800929c <UART_SetConfig+0x110>)
 8009296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800929a:	bf00      	nop
 800929c:	080092d1 	.word	0x080092d1
 80092a0:	080092e9 	.word	0x080092e9
 80092a4:	080092e9 	.word	0x080092e9
 80092a8:	080092e9 	.word	0x080092e9
 80092ac:	080092dd 	.word	0x080092dd
 80092b0:	080092e9 	.word	0x080092e9
 80092b4:	080092e9 	.word	0x080092e9
 80092b8:	080092e9 	.word	0x080092e9
 80092bc:	080092d7 	.word	0x080092d7
 80092c0:	080092e9 	.word	0x080092e9
 80092c4:	080092e9 	.word	0x080092e9
 80092c8:	080092e9 	.word	0x080092e9
 80092cc:	080092e3 	.word	0x080092e3
 80092d0:	2300      	movs	r3, #0
 80092d2:	76fb      	strb	r3, [r7, #27]
 80092d4:	e0ae      	b.n	8009434 <UART_SetConfig+0x2a8>
 80092d6:	2302      	movs	r3, #2
 80092d8:	76fb      	strb	r3, [r7, #27]
 80092da:	e0ab      	b.n	8009434 <UART_SetConfig+0x2a8>
 80092dc:	2304      	movs	r3, #4
 80092de:	76fb      	strb	r3, [r7, #27]
 80092e0:	e0a8      	b.n	8009434 <UART_SetConfig+0x2a8>
 80092e2:	2308      	movs	r3, #8
 80092e4:	76fb      	strb	r3, [r7, #27]
 80092e6:	e0a5      	b.n	8009434 <UART_SetConfig+0x2a8>
 80092e8:	2310      	movs	r3, #16
 80092ea:	76fb      	strb	r3, [r7, #27]
 80092ec:	bf00      	nop
 80092ee:	e0a1      	b.n	8009434 <UART_SetConfig+0x2a8>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a69      	ldr	r2, [pc, #420]	; (800949c <UART_SetConfig+0x310>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d120      	bne.n	800933c <UART_SetConfig+0x1b0>
 80092fa:	4b66      	ldr	r3, [pc, #408]	; (8009494 <UART_SetConfig+0x308>)
 80092fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009300:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009304:	2b10      	cmp	r3, #16
 8009306:	d00f      	beq.n	8009328 <UART_SetConfig+0x19c>
 8009308:	2b10      	cmp	r3, #16
 800930a:	d802      	bhi.n	8009312 <UART_SetConfig+0x186>
 800930c:	2b00      	cmp	r3, #0
 800930e:	d005      	beq.n	800931c <UART_SetConfig+0x190>
 8009310:	e010      	b.n	8009334 <UART_SetConfig+0x1a8>
 8009312:	2b20      	cmp	r3, #32
 8009314:	d005      	beq.n	8009322 <UART_SetConfig+0x196>
 8009316:	2b30      	cmp	r3, #48	; 0x30
 8009318:	d009      	beq.n	800932e <UART_SetConfig+0x1a2>
 800931a:	e00b      	b.n	8009334 <UART_SetConfig+0x1a8>
 800931c:	2300      	movs	r3, #0
 800931e:	76fb      	strb	r3, [r7, #27]
 8009320:	e088      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009322:	2302      	movs	r3, #2
 8009324:	76fb      	strb	r3, [r7, #27]
 8009326:	e085      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009328:	2304      	movs	r3, #4
 800932a:	76fb      	strb	r3, [r7, #27]
 800932c:	e082      	b.n	8009434 <UART_SetConfig+0x2a8>
 800932e:	2308      	movs	r3, #8
 8009330:	76fb      	strb	r3, [r7, #27]
 8009332:	e07f      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009334:	2310      	movs	r3, #16
 8009336:	76fb      	strb	r3, [r7, #27]
 8009338:	bf00      	nop
 800933a:	e07b      	b.n	8009434 <UART_SetConfig+0x2a8>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a57      	ldr	r2, [pc, #348]	; (80094a0 <UART_SetConfig+0x314>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d120      	bne.n	8009388 <UART_SetConfig+0x1fc>
 8009346:	4b53      	ldr	r3, [pc, #332]	; (8009494 <UART_SetConfig+0x308>)
 8009348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800934c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009350:	2b40      	cmp	r3, #64	; 0x40
 8009352:	d00f      	beq.n	8009374 <UART_SetConfig+0x1e8>
 8009354:	2b40      	cmp	r3, #64	; 0x40
 8009356:	d802      	bhi.n	800935e <UART_SetConfig+0x1d2>
 8009358:	2b00      	cmp	r3, #0
 800935a:	d005      	beq.n	8009368 <UART_SetConfig+0x1dc>
 800935c:	e010      	b.n	8009380 <UART_SetConfig+0x1f4>
 800935e:	2b80      	cmp	r3, #128	; 0x80
 8009360:	d005      	beq.n	800936e <UART_SetConfig+0x1e2>
 8009362:	2bc0      	cmp	r3, #192	; 0xc0
 8009364:	d009      	beq.n	800937a <UART_SetConfig+0x1ee>
 8009366:	e00b      	b.n	8009380 <UART_SetConfig+0x1f4>
 8009368:	2300      	movs	r3, #0
 800936a:	76fb      	strb	r3, [r7, #27]
 800936c:	e062      	b.n	8009434 <UART_SetConfig+0x2a8>
 800936e:	2302      	movs	r3, #2
 8009370:	76fb      	strb	r3, [r7, #27]
 8009372:	e05f      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009374:	2304      	movs	r3, #4
 8009376:	76fb      	strb	r3, [r7, #27]
 8009378:	e05c      	b.n	8009434 <UART_SetConfig+0x2a8>
 800937a:	2308      	movs	r3, #8
 800937c:	76fb      	strb	r3, [r7, #27]
 800937e:	e059      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009380:	2310      	movs	r3, #16
 8009382:	76fb      	strb	r3, [r7, #27]
 8009384:	bf00      	nop
 8009386:	e055      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a45      	ldr	r2, [pc, #276]	; (80094a4 <UART_SetConfig+0x318>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d124      	bne.n	80093dc <UART_SetConfig+0x250>
 8009392:	4b40      	ldr	r3, [pc, #256]	; (8009494 <UART_SetConfig+0x308>)
 8009394:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009398:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800939c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093a0:	d012      	beq.n	80093c8 <UART_SetConfig+0x23c>
 80093a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093a6:	d802      	bhi.n	80093ae <UART_SetConfig+0x222>
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d007      	beq.n	80093bc <UART_SetConfig+0x230>
 80093ac:	e012      	b.n	80093d4 <UART_SetConfig+0x248>
 80093ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093b2:	d006      	beq.n	80093c2 <UART_SetConfig+0x236>
 80093b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80093b8:	d009      	beq.n	80093ce <UART_SetConfig+0x242>
 80093ba:	e00b      	b.n	80093d4 <UART_SetConfig+0x248>
 80093bc:	2300      	movs	r3, #0
 80093be:	76fb      	strb	r3, [r7, #27]
 80093c0:	e038      	b.n	8009434 <UART_SetConfig+0x2a8>
 80093c2:	2302      	movs	r3, #2
 80093c4:	76fb      	strb	r3, [r7, #27]
 80093c6:	e035      	b.n	8009434 <UART_SetConfig+0x2a8>
 80093c8:	2304      	movs	r3, #4
 80093ca:	76fb      	strb	r3, [r7, #27]
 80093cc:	e032      	b.n	8009434 <UART_SetConfig+0x2a8>
 80093ce:	2308      	movs	r3, #8
 80093d0:	76fb      	strb	r3, [r7, #27]
 80093d2:	e02f      	b.n	8009434 <UART_SetConfig+0x2a8>
 80093d4:	2310      	movs	r3, #16
 80093d6:	76fb      	strb	r3, [r7, #27]
 80093d8:	bf00      	nop
 80093da:	e02b      	b.n	8009434 <UART_SetConfig+0x2a8>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a2a      	ldr	r2, [pc, #168]	; (800948c <UART_SetConfig+0x300>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d124      	bne.n	8009430 <UART_SetConfig+0x2a4>
 80093e6:	4b2b      	ldr	r3, [pc, #172]	; (8009494 <UART_SetConfig+0x308>)
 80093e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80093f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093f4:	d012      	beq.n	800941c <UART_SetConfig+0x290>
 80093f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093fa:	d802      	bhi.n	8009402 <UART_SetConfig+0x276>
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d007      	beq.n	8009410 <UART_SetConfig+0x284>
 8009400:	e012      	b.n	8009428 <UART_SetConfig+0x29c>
 8009402:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009406:	d006      	beq.n	8009416 <UART_SetConfig+0x28a>
 8009408:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800940c:	d009      	beq.n	8009422 <UART_SetConfig+0x296>
 800940e:	e00b      	b.n	8009428 <UART_SetConfig+0x29c>
 8009410:	2300      	movs	r3, #0
 8009412:	76fb      	strb	r3, [r7, #27]
 8009414:	e00e      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009416:	2302      	movs	r3, #2
 8009418:	76fb      	strb	r3, [r7, #27]
 800941a:	e00b      	b.n	8009434 <UART_SetConfig+0x2a8>
 800941c:	2304      	movs	r3, #4
 800941e:	76fb      	strb	r3, [r7, #27]
 8009420:	e008      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009422:	2308      	movs	r3, #8
 8009424:	76fb      	strb	r3, [r7, #27]
 8009426:	e005      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009428:	2310      	movs	r3, #16
 800942a:	76fb      	strb	r3, [r7, #27]
 800942c:	bf00      	nop
 800942e:	e001      	b.n	8009434 <UART_SetConfig+0x2a8>
 8009430:	2310      	movs	r3, #16
 8009432:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4a14      	ldr	r2, [pc, #80]	; (800948c <UART_SetConfig+0x300>)
 800943a:	4293      	cmp	r3, r2
 800943c:	f040 80a1 	bne.w	8009582 <UART_SetConfig+0x3f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009440:	7efb      	ldrb	r3, [r7, #27]
 8009442:	2b08      	cmp	r3, #8
 8009444:	d836      	bhi.n	80094b4 <UART_SetConfig+0x328>
 8009446:	a201      	add	r2, pc, #4	; (adr r2, 800944c <UART_SetConfig+0x2c0>)
 8009448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800944c:	08009471 	.word	0x08009471
 8009450:	080094b5 	.word	0x080094b5
 8009454:	08009479 	.word	0x08009479
 8009458:	080094b5 	.word	0x080094b5
 800945c:	0800947f 	.word	0x0800947f
 8009460:	080094b5 	.word	0x080094b5
 8009464:	080094b5 	.word	0x080094b5
 8009468:	080094b5 	.word	0x080094b5
 800946c:	080094ad 	.word	0x080094ad
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009470:	f7fe fb74 	bl	8007b5c <HAL_RCC_GetPCLK1Freq>
 8009474:	6178      	str	r0, [r7, #20]
        break;
 8009476:	e022      	b.n	80094be <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009478:	4b0b      	ldr	r3, [pc, #44]	; (80094a8 <UART_SetConfig+0x31c>)
 800947a:	617b      	str	r3, [r7, #20]
        break;
 800947c:	e01f      	b.n	80094be <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800947e:	f7fe fad7 	bl	8007a30 <HAL_RCC_GetSysClockFreq>
 8009482:	6178      	str	r0, [r7, #20]
        break;
 8009484:	e01b      	b.n	80094be <UART_SetConfig+0x332>
 8009486:	bf00      	nop
 8009488:	cfff69f3 	.word	0xcfff69f3
 800948c:	40008000 	.word	0x40008000
 8009490:	40013800 	.word	0x40013800
 8009494:	40021000 	.word	0x40021000
 8009498:	40004400 	.word	0x40004400
 800949c:	40004800 	.word	0x40004800
 80094a0:	40004c00 	.word	0x40004c00
 80094a4:	40005000 	.word	0x40005000
 80094a8:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094b0:	617b      	str	r3, [r7, #20]
        break;
 80094b2:	e004      	b.n	80094be <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 80094b4:	2300      	movs	r3, #0
 80094b6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80094b8:	2301      	movs	r3, #1
 80094ba:	76bb      	strb	r3, [r7, #26]
        break;
 80094bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	f000 811d 	beq.w	8009700 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ca:	4a97      	ldr	r2, [pc, #604]	; (8009728 <UART_SetConfig+0x59c>)
 80094cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80094d0:	461a      	mov	r2, r3
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80094d8:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	685a      	ldr	r2, [r3, #4]
 80094de:	4613      	mov	r3, r2
 80094e0:	005b      	lsls	r3, r3, #1
 80094e2:	4413      	add	r3, r2
 80094e4:	68ba      	ldr	r2, [r7, #8]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d305      	bcc.n	80094f6 <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094f0:	68ba      	ldr	r2, [r7, #8]
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d902      	bls.n	80094fc <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 80094f6:	2301      	movs	r3, #1
 80094f8:	76bb      	strb	r3, [r7, #26]
 80094fa:	e101      	b.n	8009700 <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	4618      	mov	r0, r3
 8009500:	f04f 0100 	mov.w	r1, #0
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009508:	4a87      	ldr	r2, [pc, #540]	; (8009728 <UART_SetConfig+0x59c>)
 800950a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800950e:	b29b      	uxth	r3, r3
 8009510:	f04f 0400 	mov.w	r4, #0
 8009514:	461a      	mov	r2, r3
 8009516:	4623      	mov	r3, r4
 8009518:	f7f7 fbae 	bl	8000c78 <__aeabi_uldivmod>
 800951c:	4603      	mov	r3, r0
 800951e:	460c      	mov	r4, r1
 8009520:	4619      	mov	r1, r3
 8009522:	4622      	mov	r2, r4
 8009524:	f04f 0300 	mov.w	r3, #0
 8009528:	f04f 0400 	mov.w	r4, #0
 800952c:	0214      	lsls	r4, r2, #8
 800952e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009532:	020b      	lsls	r3, r1, #8
 8009534:	687a      	ldr	r2, [r7, #4]
 8009536:	6852      	ldr	r2, [r2, #4]
 8009538:	0852      	lsrs	r2, r2, #1
 800953a:	4611      	mov	r1, r2
 800953c:	f04f 0200 	mov.w	r2, #0
 8009540:	eb13 0b01 	adds.w	fp, r3, r1
 8009544:	eb44 0c02 	adc.w	ip, r4, r2
 8009548:	4658      	mov	r0, fp
 800954a:	4661      	mov	r1, ip
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	685b      	ldr	r3, [r3, #4]
 8009550:	f04f 0400 	mov.w	r4, #0
 8009554:	461a      	mov	r2, r3
 8009556:	4623      	mov	r3, r4
 8009558:	f7f7 fb8e 	bl	8000c78 <__aeabi_uldivmod>
 800955c:	4603      	mov	r3, r0
 800955e:	460c      	mov	r4, r1
 8009560:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009568:	d308      	bcc.n	800957c <UART_SetConfig+0x3f0>
 800956a:	693b      	ldr	r3, [r7, #16]
 800956c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009570:	d204      	bcs.n	800957c <UART_SetConfig+0x3f0>
        {
          huart->Instance->BRR = usartdiv;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	693a      	ldr	r2, [r7, #16]
 8009578:	60da      	str	r2, [r3, #12]
 800957a:	e0c1      	b.n	8009700 <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 800957c:	2301      	movs	r3, #1
 800957e:	76bb      	strb	r3, [r7, #26]
 8009580:	e0be      	b.n	8009700 <UART_SetConfig+0x574>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	69db      	ldr	r3, [r3, #28]
 8009586:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800958a:	d164      	bne.n	8009656 <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 800958c:	7efb      	ldrb	r3, [r7, #27]
 800958e:	2b08      	cmp	r3, #8
 8009590:	d827      	bhi.n	80095e2 <UART_SetConfig+0x456>
 8009592:	a201      	add	r2, pc, #4	; (adr r2, 8009598 <UART_SetConfig+0x40c>)
 8009594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009598:	080095bd 	.word	0x080095bd
 800959c:	080095c5 	.word	0x080095c5
 80095a0:	080095cd 	.word	0x080095cd
 80095a4:	080095e3 	.word	0x080095e3
 80095a8:	080095d3 	.word	0x080095d3
 80095ac:	080095e3 	.word	0x080095e3
 80095b0:	080095e3 	.word	0x080095e3
 80095b4:	080095e3 	.word	0x080095e3
 80095b8:	080095db 	.word	0x080095db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095bc:	f7fe face 	bl	8007b5c <HAL_RCC_GetPCLK1Freq>
 80095c0:	6178      	str	r0, [r7, #20]
        break;
 80095c2:	e013      	b.n	80095ec <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80095c4:	f7fe fae0 	bl	8007b88 <HAL_RCC_GetPCLK2Freq>
 80095c8:	6178      	str	r0, [r7, #20]
        break;
 80095ca:	e00f      	b.n	80095ec <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80095cc:	4b57      	ldr	r3, [pc, #348]	; (800972c <UART_SetConfig+0x5a0>)
 80095ce:	617b      	str	r3, [r7, #20]
        break;
 80095d0:	e00c      	b.n	80095ec <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80095d2:	f7fe fa2d 	bl	8007a30 <HAL_RCC_GetSysClockFreq>
 80095d6:	6178      	str	r0, [r7, #20]
        break;
 80095d8:	e008      	b.n	80095ec <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095de:	617b      	str	r3, [r7, #20]
        break;
 80095e0:	e004      	b.n	80095ec <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 80095e2:	2300      	movs	r3, #0
 80095e4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80095e6:	2301      	movs	r3, #1
 80095e8:	76bb      	strb	r3, [r7, #26]
        break;
 80095ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	f000 8086 	beq.w	8009700 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f8:	4a4b      	ldr	r2, [pc, #300]	; (8009728 <UART_SetConfig+0x59c>)
 80095fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095fe:	461a      	mov	r2, r3
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	fbb3 f3f2 	udiv	r3, r3, r2
 8009606:	005a      	lsls	r2, r3, #1
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	685b      	ldr	r3, [r3, #4]
 800960c:	085b      	lsrs	r3, r3, #1
 800960e:	441a      	add	r2, r3
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	fbb2 f3f3 	udiv	r3, r2, r3
 8009618:	b29b      	uxth	r3, r3
 800961a:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	2b0f      	cmp	r3, #15
 8009620:	d916      	bls.n	8009650 <UART_SetConfig+0x4c4>
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009628:	d212      	bcs.n	8009650 <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800962a:	693b      	ldr	r3, [r7, #16]
 800962c:	b29b      	uxth	r3, r3
 800962e:	f023 030f 	bic.w	r3, r3, #15
 8009632:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	085b      	lsrs	r3, r3, #1
 8009638:	b29b      	uxth	r3, r3
 800963a:	f003 0307 	and.w	r3, r3, #7
 800963e:	b29a      	uxth	r2, r3
 8009640:	89fb      	ldrh	r3, [r7, #14]
 8009642:	4313      	orrs	r3, r2
 8009644:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	89fa      	ldrh	r2, [r7, #14]
 800964c:	60da      	str	r2, [r3, #12]
 800964e:	e057      	b.n	8009700 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8009650:	2301      	movs	r3, #1
 8009652:	76bb      	strb	r3, [r7, #26]
 8009654:	e054      	b.n	8009700 <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009656:	7efb      	ldrb	r3, [r7, #27]
 8009658:	2b08      	cmp	r3, #8
 800965a:	d828      	bhi.n	80096ae <UART_SetConfig+0x522>
 800965c:	a201      	add	r2, pc, #4	; (adr r2, 8009664 <UART_SetConfig+0x4d8>)
 800965e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009662:	bf00      	nop
 8009664:	08009689 	.word	0x08009689
 8009668:	08009691 	.word	0x08009691
 800966c:	08009699 	.word	0x08009699
 8009670:	080096af 	.word	0x080096af
 8009674:	0800969f 	.word	0x0800969f
 8009678:	080096af 	.word	0x080096af
 800967c:	080096af 	.word	0x080096af
 8009680:	080096af 	.word	0x080096af
 8009684:	080096a7 	.word	0x080096a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009688:	f7fe fa68 	bl	8007b5c <HAL_RCC_GetPCLK1Freq>
 800968c:	6178      	str	r0, [r7, #20]
        break;
 800968e:	e013      	b.n	80096b8 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009690:	f7fe fa7a 	bl	8007b88 <HAL_RCC_GetPCLK2Freq>
 8009694:	6178      	str	r0, [r7, #20]
        break;
 8009696:	e00f      	b.n	80096b8 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009698:	4b24      	ldr	r3, [pc, #144]	; (800972c <UART_SetConfig+0x5a0>)
 800969a:	617b      	str	r3, [r7, #20]
        break;
 800969c:	e00c      	b.n	80096b8 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800969e:	f7fe f9c7 	bl	8007a30 <HAL_RCC_GetSysClockFreq>
 80096a2:	6178      	str	r0, [r7, #20]
        break;
 80096a4:	e008      	b.n	80096b8 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096aa:	617b      	str	r3, [r7, #20]
        break;
 80096ac:	e004      	b.n	80096b8 <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 80096ae:	2300      	movs	r3, #0
 80096b0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80096b2:	2301      	movs	r3, #1
 80096b4:	76bb      	strb	r3, [r7, #26]
        break;
 80096b6:	bf00      	nop
    }

    if (pclk != 0U)
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d020      	beq.n	8009700 <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096c2:	4a19      	ldr	r2, [pc, #100]	; (8009728 <UART_SetConfig+0x59c>)
 80096c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096c8:	461a      	mov	r2, r3
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	fbb3 f2f2 	udiv	r2, r3, r2
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	085b      	lsrs	r3, r3, #1
 80096d6:	441a      	add	r2, r3
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80096e0:	b29b      	uxth	r3, r3
 80096e2:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	2b0f      	cmp	r3, #15
 80096e8:	d908      	bls.n	80096fc <UART_SetConfig+0x570>
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80096f0:	d204      	bcs.n	80096fc <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	693a      	ldr	r2, [r7, #16]
 80096f8:	60da      	str	r2, [r3, #12]
 80096fa:	e001      	b.n	8009700 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 80096fc:	2301      	movs	r3, #1
 80096fe:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2201      	movs	r2, #1
 8009704:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2201      	movs	r2, #1
 800970c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2200      	movs	r2, #0
 8009714:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2200      	movs	r2, #0
 800971a:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800971c:	7ebb      	ldrb	r3, [r7, #26]
}
 800971e:	4618      	mov	r0, r3
 8009720:	3720      	adds	r7, #32
 8009722:	46bd      	mov	sp, r7
 8009724:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8009728:	0800fff8 	.word	0x0800fff8
 800972c:	00f42400 	.word	0x00f42400

08009730 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009730:	b480      	push	{r7}
 8009732:	b083      	sub	sp, #12
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800973c:	f003 0301 	and.w	r3, r3, #1
 8009740:	2b00      	cmp	r3, #0
 8009742:	d00a      	beq.n	800975a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	430a      	orrs	r2, r1
 8009758:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800975e:	f003 0302 	and.w	r3, r3, #2
 8009762:	2b00      	cmp	r3, #0
 8009764:	d00a      	beq.n	800977c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	430a      	orrs	r2, r1
 800977a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009780:	f003 0304 	and.w	r3, r3, #4
 8009784:	2b00      	cmp	r3, #0
 8009786:	d00a      	beq.n	800979e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	430a      	orrs	r2, r1
 800979c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097a2:	f003 0308 	and.w	r3, r3, #8
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d00a      	beq.n	80097c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	430a      	orrs	r2, r1
 80097be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097c4:	f003 0310 	and.w	r3, r3, #16
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d00a      	beq.n	80097e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	430a      	orrs	r2, r1
 80097e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097e6:	f003 0320 	and.w	r3, r3, #32
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d00a      	beq.n	8009804 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	430a      	orrs	r2, r1
 8009802:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800980c:	2b00      	cmp	r3, #0
 800980e:	d01a      	beq.n	8009846 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	685b      	ldr	r3, [r3, #4]
 8009816:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	430a      	orrs	r2, r1
 8009824:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800982a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800982e:	d10a      	bne.n	8009846 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	685b      	ldr	r3, [r3, #4]
 8009836:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	430a      	orrs	r2, r1
 8009844:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800984a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800984e:	2b00      	cmp	r3, #0
 8009850:	d00a      	beq.n	8009868 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	430a      	orrs	r2, r1
 8009866:	605a      	str	r2, [r3, #4]
  }
}
 8009868:	bf00      	nop
 800986a:	370c      	adds	r7, #12
 800986c:	46bd      	mov	sp, r7
 800986e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009872:	4770      	bx	lr

08009874 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b086      	sub	sp, #24
 8009878:	af02      	add	r7, sp, #8
 800987a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2200      	movs	r2, #0
 8009880:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009884:	f7fa faba 	bl	8003dfc <HAL_GetTick>
 8009888:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f003 0308 	and.w	r3, r3, #8
 8009894:	2b08      	cmp	r3, #8
 8009896:	d10e      	bne.n	80098b6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009898:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800989c:	9300      	str	r3, [sp, #0]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	2200      	movs	r2, #0
 80098a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 f82c 	bl	8009904 <UART_WaitOnFlagUntilTimeout>
 80098ac:	4603      	mov	r3, r0
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d001      	beq.n	80098b6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098b2:	2303      	movs	r3, #3
 80098b4:	e022      	b.n	80098fc <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f003 0304 	and.w	r3, r3, #4
 80098c0:	2b04      	cmp	r3, #4
 80098c2:	d10e      	bne.n	80098e2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80098c8:	9300      	str	r3, [sp, #0]
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2200      	movs	r2, #0
 80098ce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f000 f816 	bl	8009904 <UART_WaitOnFlagUntilTimeout>
 80098d8:	4603      	mov	r3, r0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d001      	beq.n	80098e2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098de:	2303      	movs	r3, #3
 80098e0:	e00c      	b.n	80098fc <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	2220      	movs	r2, #32
 80098e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2220      	movs	r2, #32
 80098ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2200      	movs	r2, #0
 80098f6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80098fa:	2300      	movs	r3, #0
}
 80098fc:	4618      	mov	r0, r3
 80098fe:	3710      	adds	r7, #16
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}

08009904 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b084      	sub	sp, #16
 8009908:	af00      	add	r7, sp, #0
 800990a:	60f8      	str	r0, [r7, #12]
 800990c:	60b9      	str	r1, [r7, #8]
 800990e:	603b      	str	r3, [r7, #0]
 8009910:	4613      	mov	r3, r2
 8009912:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009914:	e062      	b.n	80099dc <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009916:	69bb      	ldr	r3, [r7, #24]
 8009918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800991c:	d05e      	beq.n	80099dc <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800991e:	f7fa fa6d 	bl	8003dfc <HAL_GetTick>
 8009922:	4602      	mov	r2, r0
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	1ad3      	subs	r3, r2, r3
 8009928:	69ba      	ldr	r2, [r7, #24]
 800992a:	429a      	cmp	r2, r3
 800992c:	d302      	bcc.n	8009934 <UART_WaitOnFlagUntilTimeout+0x30>
 800992e:	69bb      	ldr	r3, [r7, #24]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d11d      	bne.n	8009970 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	681a      	ldr	r2, [r3, #0]
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009942:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	689a      	ldr	r2, [r3, #8]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f022 0201 	bic.w	r2, r2, #1
 8009952:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2220      	movs	r2, #32
 8009958:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2220      	movs	r2, #32
 8009960:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	2200      	movs	r2, #0
 8009968:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800996c:	2303      	movs	r3, #3
 800996e:	e045      	b.n	80099fc <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f003 0304 	and.w	r3, r3, #4
 800997a:	2b00      	cmp	r3, #0
 800997c:	d02e      	beq.n	80099dc <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	69db      	ldr	r3, [r3, #28]
 8009984:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009988:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800998c:	d126      	bne.n	80099dc <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009996:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80099a6:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	689a      	ldr	r2, [r3, #8]
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f022 0201 	bic.w	r2, r2, #1
 80099b6:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2220      	movs	r2, #32
 80099bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2220      	movs	r2, #32
 80099c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2220      	movs	r2, #32
 80099cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2200      	movs	r2, #0
 80099d4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80099d8:	2303      	movs	r3, #3
 80099da:	e00f      	b.n	80099fc <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	69da      	ldr	r2, [r3, #28]
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	4013      	ands	r3, r2
 80099e6:	68ba      	ldr	r2, [r7, #8]
 80099e8:	429a      	cmp	r2, r3
 80099ea:	bf0c      	ite	eq
 80099ec:	2301      	moveq	r3, #1
 80099ee:	2300      	movne	r3, #0
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	461a      	mov	r2, r3
 80099f4:	79fb      	ldrb	r3, [r7, #7]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d08d      	beq.n	8009916 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80099fa:	2300      	movs	r3, #0
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3710      	adds	r7, #16
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}

08009a04 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b085      	sub	sp, #20
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	d101      	bne.n	8009a1a <HAL_UARTEx_DisableFifoMode+0x16>
 8009a16:	2302      	movs	r3, #2
 8009a18:	e027      	b.n	8009a6a <HAL_UARTEx_DisableFifoMode+0x66>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2201      	movs	r2, #1
 8009a1e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2224      	movs	r2, #36	; 0x24
 8009a26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	681a      	ldr	r2, [r3, #0]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f022 0201 	bic.w	r2, r2, #1
 8009a40:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009a48:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	68fa      	ldr	r2, [r7, #12]
 8009a56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2220      	movs	r2, #32
 8009a5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2200      	movs	r2, #0
 8009a64:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009a68:	2300      	movs	r3, #0
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3714      	adds	r7, #20
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a74:	4770      	bx	lr

08009a76 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a76:	b580      	push	{r7, lr}
 8009a78:	b084      	sub	sp, #16
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
 8009a7e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	d101      	bne.n	8009a8e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009a8a:	2302      	movs	r3, #2
 8009a8c:	e02d      	b.n	8009aea <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2201      	movs	r2, #1
 8009a92:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2224      	movs	r2, #36	; 0x24
 8009a9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	681a      	ldr	r2, [r3, #0]
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f022 0201 	bic.w	r2, r2, #1
 8009ab4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	689b      	ldr	r3, [r3, #8]
 8009abc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	683a      	ldr	r2, [r7, #0]
 8009ac6:	430a      	orrs	r2, r1
 8009ac8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f000 f850 	bl	8009b70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	68fa      	ldr	r2, [r7, #12]
 8009ad6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2220      	movs	r2, #32
 8009adc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009ae8:	2300      	movs	r3, #0
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3710      	adds	r7, #16
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}

08009af2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009af2:	b580      	push	{r7, lr}
 8009af4:	b084      	sub	sp, #16
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6078      	str	r0, [r7, #4]
 8009afa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009b02:	2b01      	cmp	r3, #1
 8009b04:	d101      	bne.n	8009b0a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009b06:	2302      	movs	r3, #2
 8009b08:	e02d      	b.n	8009b66 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2201      	movs	r2, #1
 8009b0e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2224      	movs	r2, #36	; 0x24
 8009b16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	681a      	ldr	r2, [r3, #0]
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f022 0201 	bic.w	r2, r2, #1
 8009b30:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	689b      	ldr	r3, [r3, #8]
 8009b38:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	683a      	ldr	r2, [r7, #0]
 8009b42:	430a      	orrs	r2, r1
 8009b44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f000 f812 	bl	8009b70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	68fa      	ldr	r2, [r7, #12]
 8009b52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2220      	movs	r2, #32
 8009b58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009b64:	2300      	movs	r3, #0
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3710      	adds	r7, #16
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}
	...

08009b70 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b089      	sub	sp, #36	; 0x24
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009b78:	4a2f      	ldr	r2, [pc, #188]	; (8009c38 <UARTEx_SetNbDataToProcess+0xc8>)
 8009b7a:	f107 0314 	add.w	r3, r7, #20
 8009b7e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009b82:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009b86:	4a2d      	ldr	r2, [pc, #180]	; (8009c3c <UARTEx_SetNbDataToProcess+0xcc>)
 8009b88:	f107 030c 	add.w	r3, r7, #12
 8009b8c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009b90:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d108      	bne.n	8009bae <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009bac:	e03d      	b.n	8009c2a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009bae:	2308      	movs	r3, #8
 8009bb0:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009bb2:	2308      	movs	r3, #8
 8009bb4:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	689b      	ldr	r3, [r3, #8]
 8009bbc:	0e5b      	lsrs	r3, r3, #25
 8009bbe:	b2db      	uxtb	r3, r3
 8009bc0:	f003 0307 	and.w	r3, r3, #7
 8009bc4:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	689b      	ldr	r3, [r3, #8]
 8009bcc:	0f5b      	lsrs	r3, r3, #29
 8009bce:	b2db      	uxtb	r3, r3
 8009bd0:	f003 0307 	and.w	r3, r3, #7
 8009bd4:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8009bd6:	7fbb      	ldrb	r3, [r7, #30]
 8009bd8:	7f3a      	ldrb	r2, [r7, #28]
 8009bda:	f107 0120 	add.w	r1, r7, #32
 8009bde:	440a      	add	r2, r1
 8009be0:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009be4:	fb02 f303 	mul.w	r3, r2, r3
 8009be8:	7f3a      	ldrb	r2, [r7, #28]
 8009bea:	f107 0120 	add.w	r1, r7, #32
 8009bee:	440a      	add	r2, r1
 8009bf0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009bf4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009bf8:	b29a      	uxth	r2, r3
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8009c00:	7ffb      	ldrb	r3, [r7, #31]
 8009c02:	7f7a      	ldrb	r2, [r7, #29]
 8009c04:	f107 0120 	add.w	r1, r7, #32
 8009c08:	440a      	add	r2, r1
 8009c0a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009c0e:	fb02 f303 	mul.w	r3, r2, r3
 8009c12:	7f7a      	ldrb	r2, [r7, #29]
 8009c14:	f107 0120 	add.w	r1, r7, #32
 8009c18:	440a      	add	r2, r1
 8009c1a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009c1e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c22:	b29a      	uxth	r2, r3
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009c2a:	bf00      	nop
 8009c2c:	3724      	adds	r7, #36	; 0x24
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr
 8009c36:	bf00      	nop
 8009c38:	0800ff9c 	.word	0x0800ff9c
 8009c3c:	0800ffa4 	.word	0x0800ffa4

08009c40 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b08c      	sub	sp, #48	; 0x30
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	603b      	str	r3, [r7, #0]
 8009c48:	4603      	mov	r3, r0
 8009c4a:	71fb      	strb	r3, [r7, #7]
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	71bb      	strb	r3, [r7, #6]
 8009c50:	4613      	mov	r3, r2
 8009c52:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 8009c54:	79fb      	ldrb	r3, [r7, #7]
 8009c56:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 8009c58:	79bb      	ldrb	r3, [r7, #6]
 8009c5a:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 8009c5c:	797b      	ldrb	r3, [r7, #5]
 8009c5e:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8009c60:	f107 030c 	add.w	r3, r7, #12
 8009c64:	2207      	movs	r2, #7
 8009c66:	2100      	movs	r1, #0
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f003 fc1c 	bl	800d4a6 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009c6e:	f107 0318 	add.w	r3, r7, #24
 8009c72:	2218      	movs	r2, #24
 8009c74:	2100      	movs	r1, #0
 8009c76:	4618      	mov	r0, r3
 8009c78:	f003 fc15 	bl	800d4a6 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8009c7c:	233f      	movs	r3, #63	; 0x3f
 8009c7e:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 8009c80:	238a      	movs	r3, #138	; 0x8a
 8009c82:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 8009c84:	f107 0314 	add.w	r3, r7, #20
 8009c88:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 8009c8a:	2303      	movs	r3, #3
 8009c8c:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &resp;
 8009c8e:	f107 030c 	add.w	r3, r7, #12
 8009c92:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 8009c94:	2307      	movs	r3, #7
 8009c96:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009c98:	f107 0318 	add.w	r3, r7, #24
 8009c9c:	2100      	movs	r1, #0
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f000 fc7c 	bl	800a59c <hci_send_req>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	da01      	bge.n	8009cae <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8009caa:	23ff      	movs	r3, #255	; 0xff
 8009cac:	e014      	b.n	8009cd8 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 8009cae:	7b3b      	ldrb	r3, [r7, #12]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d001      	beq.n	8009cb8 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 8009cb4:	7b3b      	ldrb	r3, [r7, #12]
 8009cb6:	e00f      	b.n	8009cd8 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 8009cb8:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8009cbc:	b29a      	uxth	r2, r3
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8009cc2:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8009cc6:	b29a      	uxth	r2, r3
 8009cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cca:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8009ccc:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8009cd0:	b29a      	uxth	r2, r3
 8009cd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cd4:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8009cd6:	2300      	movs	r3, #0
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3730      	adds	r7, #48	; 0x30
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}

08009ce0 <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b08e      	sub	sp, #56	; 0x38
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	60b9      	str	r1, [r7, #8]
 8009ce8:	607a      	str	r2, [r7, #4]
 8009cea:	603b      	str	r3, [r7, #0]
 8009cec:	4603      	mov	r3, r0
 8009cee:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 8009cf0:	7bfb      	ldrb	r3, [r7, #15]
 8009cf2:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8009cf4:	f107 0314 	add.w	r3, r7, #20
 8009cf8:	2207      	movs	r2, #7
 8009cfa:	2100      	movs	r1, #0
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	f003 fbd2 	bl	800d4a6 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009d02:	f107 0320 	add.w	r3, r7, #32
 8009d06:	2218      	movs	r2, #24
 8009d08:	2100      	movs	r1, #0
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f003 fbcb 	bl	800d4a6 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8009d10:	233f      	movs	r3, #63	; 0x3f
 8009d12:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 8009d14:	238a      	movs	r3, #138	; 0x8a
 8009d16:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = &cp;
 8009d18:	f107 031c 	add.w	r3, r7, #28
 8009d1c:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = sizeof(cp);
 8009d1e:	2301      	movs	r3, #1
 8009d20:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 8009d22:	f107 0314 	add.w	r3, r7, #20
 8009d26:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 8009d28:	2307      	movs	r3, #7
 8009d2a:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009d2c:	f107 0320 	add.w	r3, r7, #32
 8009d30:	2100      	movs	r1, #0
 8009d32:	4618      	mov	r0, r3
 8009d34:	f000 fc32 	bl	800a59c <hci_send_req>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	da01      	bge.n	8009d42 <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 8009d3e:	23ff      	movs	r3, #255	; 0xff
 8009d40:	e014      	b.n	8009d6c <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 8009d42:	7d3b      	ldrb	r3, [r7, #20]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d001      	beq.n	8009d4c <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 8009d48:	7d3b      	ldrb	r3, [r7, #20]
 8009d4a:	e00f      	b.n	8009d6c <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 8009d4c:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 8009d50:	b29a      	uxth	r2, r3
 8009d52:	68bb      	ldr	r3, [r7, #8]
 8009d54:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8009d56:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 8009d5a:	b29a      	uxth	r2, r3
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8009d60:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8009d64:	b29a      	uxth	r2, r3
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8009d6a:	2300      	movs	r3, #0
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	3738      	adds	r7, #56	; 0x38
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}

08009d74 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 8009d74:	b590      	push	{r4, r7, lr}
 8009d76:	b095      	sub	sp, #84	; 0x54
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	4604      	mov	r4, r0
 8009d7c:	4608      	mov	r0, r1
 8009d7e:	4611      	mov	r1, r2
 8009d80:	461a      	mov	r2, r3
 8009d82:	4623      	mov	r3, r4
 8009d84:	71fb      	strb	r3, [r7, #7]
 8009d86:	4603      	mov	r3, r0
 8009d88:	80bb      	strh	r3, [r7, #4]
 8009d8a:	460b      	mov	r3, r1
 8009d8c:	807b      	strh	r3, [r7, #2]
 8009d8e:	4613      	mov	r3, r2
 8009d90:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 8009d92:	2300      	movs	r3, #0
 8009d94:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8009d98:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8009d9c:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8009da0:	4413      	add	r3, r2
 8009da2:	330e      	adds	r3, #14
 8009da4:	2b28      	cmp	r3, #40	; 0x28
 8009da6:	d901      	bls.n	8009dac <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 8009da8:	2342      	movs	r3, #66	; 0x42
 8009daa:	e0ce      	b.n	8009f4a <aci_gap_set_discoverable+0x1d6>

  buffer[indx] = AdvType;
 8009dac:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009db0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8009db4:	4413      	add	r3, r2
 8009db6:	79fa      	ldrb	r2, [r7, #7]
 8009db8:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8009dbc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 8009dc6:	88bb      	ldrh	r3, [r7, #4]
 8009dc8:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8009dca:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009dce:	f107 0208 	add.w	r2, r7, #8
 8009dd2:	4413      	add	r3, r2
 8009dd4:	88ba      	ldrh	r2, [r7, #4]
 8009dd6:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8009dd8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009ddc:	3302      	adds	r3, #2
 8009dde:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 8009de2:	887b      	ldrh	r3, [r7, #2]
 8009de4:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8009de6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009dea:	f107 0208 	add.w	r2, r7, #8
 8009dee:	4413      	add	r3, r2
 8009df0:	887a      	ldrh	r2, [r7, #2]
 8009df2:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8009df4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009df8:	3302      	adds	r3, #2
 8009dfa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = OwnAddrType;
 8009dfe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e02:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8009e06:	4413      	add	r3, r2
 8009e08:	79ba      	ldrb	r2, [r7, #6]
 8009e0a:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8009e0e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e12:	3301      	adds	r3, #1
 8009e14:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 8009e18:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e1c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8009e20:	4413      	add	r3, r2
 8009e22:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8009e26:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8009e2a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e2e:	3301      	adds	r3, #1
 8009e30:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = LocalNameLen;
 8009e34:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e38:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8009e3c:	4413      	add	r3, r2
 8009e3e:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8009e42:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8009e46:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8009e50:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e54:	f107 0208 	add.w	r2, r7, #8
 8009e58:	4413      	add	r3, r2
 8009e5a:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8009e5e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009e60:	4618      	mov	r0, r3
 8009e62:	f003 fb15 	bl	800d490 <memcpy>
  indx +=  LocalNameLen;
 8009e66:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8009e6a:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8009e6e:	4413      	add	r3, r2
 8009e70:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 8009e74:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e78:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8009e7c:	4413      	add	r3, r2
 8009e7e:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8009e82:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8009e86:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e8a:	3301      	adds	r3, #1
 8009e8c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8009e90:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009e94:	f107 0208 	add.w	r2, r7, #8
 8009e98:	4413      	add	r3, r2
 8009e9a:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8009e9e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	f003 faf5 	bl	800d490 <memcpy>
  indx +=  ServiceUUIDLen;  
 8009ea6:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8009eaa:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8009eae:	4413      	add	r3, r2
 8009eb0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 8009eb4:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8009eb8:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8009ebc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009ec0:	f107 0208 	add.w	r2, r7, #8
 8009ec4:	4413      	add	r3, r2
 8009ec6:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8009eca:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8009ecc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009ed0:	3302      	adds	r3, #2
 8009ed2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 8009ed6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8009eda:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8009ede:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009ee2:	f107 0208 	add.w	r2, r7, #8
 8009ee6:	4413      	add	r3, r2
 8009ee8:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8009eec:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 8009eee:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009ef2:	3302      	adds	r3, #2
 8009ef4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009ef8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009efc:	2218      	movs	r2, #24
 8009efe:	2100      	movs	r1, #0
 8009f00:	4618      	mov	r0, r3
 8009f02:	f003 fad0 	bl	800d4a6 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8009f06:	233f      	movs	r3, #63	; 0x3f
 8009f08:	86bb      	strh	r3, [r7, #52]	; 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 8009f0a:	2383      	movs	r3, #131	; 0x83
 8009f0c:	86fb      	strh	r3, [r7, #54]	; 0x36
  rq.cparam = (void *)buffer;
 8009f0e:	f107 0308 	add.w	r3, r7, #8
 8009f12:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.clen = indx;
 8009f14:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009f18:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rparam = &status;
 8009f1a:	f107 0333 	add.w	r3, r7, #51	; 0x33
 8009f1e:	647b      	str	r3, [r7, #68]	; 0x44
  rq.rlen = 1;
 8009f20:	2301      	movs	r3, #1
 8009f22:	64bb      	str	r3, [r7, #72]	; 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 8009f24:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8009f28:	2100      	movs	r1, #0
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f000 fb36 	bl	800a59c <hci_send_req>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	da01      	bge.n	8009f3a <aci_gap_set_discoverable+0x1c6>
    return BLE_STATUS_TIMEOUT;
 8009f36:	23ff      	movs	r3, #255	; 0xff
 8009f38:	e007      	b.n	8009f4a <aci_gap_set_discoverable+0x1d6>

  if (status) {
 8009f3a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d002      	beq.n	8009f48 <aci_gap_set_discoverable+0x1d4>
    return status;
 8009f42:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009f46:	e000      	b.n	8009f4a <aci_gap_set_discoverable+0x1d6>
  }

  return 0;
 8009f48:	2300      	movs	r3, #0
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	3754      	adds	r7, #84	; 0x54
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd90      	pop	{r4, r7, pc}

08009f52 <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 8009f52:	b580      	push	{r7, lr}
 8009f54:	b092      	sub	sp, #72	; 0x48
 8009f56:	af00      	add	r7, sp, #0
 8009f58:	4603      	mov	r3, r0
 8009f5a:	6039      	str	r1, [r7, #0]
 8009f5c:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 8009f64:	79fb      	ldrb	r3, [r7, #7]
 8009f66:	2b1f      	cmp	r3, #31
 8009f68:	d901      	bls.n	8009f6e <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 8009f6a:	2342      	movs	r3, #66	; 0x42
 8009f6c:	e03f      	b.n	8009fee <aci_gap_update_adv_data+0x9c>

  buffer[indx] = AdvLen;
 8009f6e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009f72:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009f76:	4413      	add	r3, r2
 8009f78:	79fa      	ldrb	r2, [r7, #7]
 8009f7a:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 8009f7e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009f82:	3301      	adds	r3, #1
 8009f84:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 8009f88:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009f8c:	f107 0208 	add.w	r2, r7, #8
 8009f90:	4413      	add	r3, r2
 8009f92:	79fa      	ldrb	r2, [r7, #7]
 8009f94:	6839      	ldr	r1, [r7, #0]
 8009f96:	4618      	mov	r0, r3
 8009f98:	f003 fa7a 	bl	800d490 <memcpy>
  indx +=  AdvLen;
 8009f9c:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8009fa0:	79fb      	ldrb	r3, [r7, #7]
 8009fa2:	4413      	add	r3, r2
 8009fa4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009fa8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009fac:	2218      	movs	r2, #24
 8009fae:	2100      	movs	r1, #0
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	f003 fa78 	bl	800d4a6 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8009fb6:	233f      	movs	r3, #63	; 0x3f
 8009fb8:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 8009fba:	238e      	movs	r3, #142	; 0x8e
 8009fbc:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 8009fbe:	f107 0308 	add.w	r3, r7, #8
 8009fc2:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 8009fc4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009fc8:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &status;
 8009fca:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8009fce:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = 1;
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	643b      	str	r3, [r7, #64]	; 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 8009fd4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009fd8:	2100      	movs	r1, #0
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f000 fade 	bl	800a59c <hci_send_req>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	da01      	bge.n	8009fea <aci_gap_update_adv_data+0x98>
    return BLE_STATUS_TIMEOUT;
 8009fe6:	23ff      	movs	r3, #255	; 0xff
 8009fe8:	e001      	b.n	8009fee <aci_gap_update_adv_data+0x9c>
    
  return status;
 8009fea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3748      	adds	r7, #72	; 0x48
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}

08009ff6 <aci_gap_delete_ad_type>:

tBleStatus aci_gap_delete_ad_type(uint8_t ad_type)
{
 8009ff6:	b580      	push	{r7, lr}
 8009ff8:	b08a      	sub	sp, #40	; 0x28
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  gap_delete_ad_type_cp cp;
  uint8_t status;

  cp.ad_type = ad_type;
 800a000:	79fb      	ldrb	r3, [r7, #7]
 800a002:	733b      	strb	r3, [r7, #12]
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a004:	f107 0310 	add.w	r3, r7, #16
 800a008:	2218      	movs	r2, #24
 800a00a:	2100      	movs	r1, #0
 800a00c:	4618      	mov	r0, r3
 800a00e:	f003 fa4a 	bl	800d4a6 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a012:	233f      	movs	r3, #63	; 0x3f
 800a014:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_GAP_DELETE_AD_TYPE;
 800a016:	238f      	movs	r3, #143	; 0x8f
 800a018:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800a01a:	f107 030c 	add.w	r3, r7, #12
 800a01e:	61bb      	str	r3, [r7, #24]
  rq.clen = sizeof(cp);
 800a020:	2301      	movs	r3, #1
 800a022:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800a024:	f107 030b 	add.w	r3, r7, #11
 800a028:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800a02a:	2301      	movs	r3, #1
 800a02c:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a02e:	f107 0310 	add.w	r3, r7, #16
 800a032:	2100      	movs	r1, #0
 800a034:	4618      	mov	r0, r3
 800a036:	f000 fab1 	bl	800a59c <hci_send_req>
 800a03a:	4603      	mov	r3, r0
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	da01      	bge.n	800a044 <aci_gap_delete_ad_type+0x4e>
    return BLE_STATUS_TIMEOUT;
 800a040:	23ff      	movs	r3, #255	; 0xff
 800a042:	e000      	b.n	800a046 <aci_gap_delete_ad_type+0x50>

  return status;
 800a044:	7afb      	ldrb	r3, [r7, #11]
}
 800a046:	4618      	mov	r0, r3
 800a048:	3728      	adds	r7, #40	; 0x28
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bd80      	pop	{r7, pc}

0800a04e <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800a04e:	b580      	push	{r7, lr}
 800a050:	b088      	sub	sp, #32
 800a052:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a054:	f107 0308 	add.w	r3, r7, #8
 800a058:	2218      	movs	r2, #24
 800a05a:	2100      	movs	r1, #0
 800a05c:	4618      	mov	r0, r3
 800a05e:	f003 fa22 	bl	800d4a6 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a062:	233f      	movs	r3, #63	; 0x3f
 800a064:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800a066:	f240 1301 	movw	r3, #257	; 0x101
 800a06a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a06c:	1dfb      	adds	r3, r7, #7
 800a06e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a070:	2301      	movs	r3, #1
 800a072:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 800a074:	f107 0308 	add.w	r3, r7, #8
 800a078:	2100      	movs	r1, #0
 800a07a:	4618      	mov	r0, r3
 800a07c:	f000 fa8e 	bl	800a59c <hci_send_req>
 800a080:	4603      	mov	r3, r0
 800a082:	2b00      	cmp	r3, #0
 800a084:	da01      	bge.n	800a08a <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 800a086:	23ff      	movs	r3, #255	; 0xff
 800a088:	e000      	b.n	800a08c <aci_gatt_init+0x3e>

  return status;
 800a08a:	79fb      	ldrb	r3, [r7, #7]
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	3720      	adds	r7, #32
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}

0800a094 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b0aa      	sub	sp, #168	; 0xa8
 800a098:	af00      	add	r7, sp, #0
 800a09a:	4603      	mov	r3, r0
 800a09c:	603a      	str	r2, [r7, #0]
 800a09e:	71fb      	strb	r3, [r7, #7]
 800a0a0:	460b      	mov	r3, r1
 800a0a2:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 800a0aa:	79bb      	ldrb	r3, [r7, #6]
 800a0ac:	3302      	adds	r3, #2
 800a0ae:	2b80      	cmp	r3, #128	; 0x80
 800a0b0:	dd01      	ble.n	800a0b6 <aci_hal_write_config_data+0x22>
    return BLE_STATUS_INVALID_PARAMS;
 800a0b2:	2342      	movs	r3, #66	; 0x42
 800a0b4:	e052      	b.n	800a15c <aci_hal_write_config_data+0xc8>

  buffer[indx] = offset;
 800a0b6:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800a0ba:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800a0be:	4413      	add	r3, r2
 800a0c0:	79fa      	ldrb	r2, [r7, #7]
 800a0c2:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800a0c6:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = len;
 800a0d0:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800a0d4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800a0d8:	4413      	add	r3, r2
 800a0da:	79ba      	ldrb	r2, [r7, #6]
 800a0dc:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800a0e0:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, val, len);
 800a0ea:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800a0ee:	f107 0208 	add.w	r2, r7, #8
 800a0f2:	4413      	add	r3, r2
 800a0f4:	79ba      	ldrb	r2, [r7, #6]
 800a0f6:	6839      	ldr	r1, [r7, #0]
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f003 f9c9 	bl	800d490 <memcpy>
  indx +=  len;
 800a0fe:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 800a102:	79bb      	ldrb	r3, [r7, #6]
 800a104:	4413      	add	r3, r2
 800a106:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a10a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800a10e:	2218      	movs	r2, #24
 800a110:	2100      	movs	r1, #0
 800a112:	4618      	mov	r0, r3
 800a114:	f003 f9c7 	bl	800d4a6 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a118:	233f      	movs	r3, #63	; 0x3f
 800a11a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 800a11e:	230c      	movs	r3, #12
 800a120:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 800a124:	f107 0308 	add.w	r3, r7, #8
 800a128:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 800a12c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800a130:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 800a134:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 800a138:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 800a13c:	2301      	movs	r3, #1
 800a13e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 800a142:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800a146:	2100      	movs	r1, #0
 800a148:	4618      	mov	r0, r3
 800a14a:	f000 fa27 	bl	800a59c <hci_send_req>
 800a14e:	4603      	mov	r3, r0
 800a150:	2b00      	cmp	r3, #0
 800a152:	da01      	bge.n	800a158 <aci_hal_write_config_data+0xc4>
    return BLE_STATUS_TIMEOUT;
 800a154:	23ff      	movs	r3, #255	; 0xff
 800a156:	e001      	b.n	800a15c <aci_hal_write_config_data+0xc8>

  return status;
 800a158:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
}
 800a15c:	4618      	mov	r0, r3
 800a15e:	37a8      	adds	r7, #168	; 0xa8
 800a160:	46bd      	mov	sp, r7
 800a162:	bd80      	pop	{r7, pc}

0800a164 <aci_hal_set_tx_power_level>:
  
  return 0;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b08a      	sub	sp, #40	; 0x28
 800a168:	af00      	add	r7, sp, #0
 800a16a:	4603      	mov	r3, r0
 800a16c:	460a      	mov	r2, r1
 800a16e:	71fb      	strb	r3, [r7, #7]
 800a170:	4613      	mov	r3, r2
 800a172:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 800a174:	79fb      	ldrb	r3, [r7, #7]
 800a176:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 800a178:	79bb      	ldrb	r3, [r7, #6]
 800a17a:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a17c:	f107 0310 	add.w	r3, r7, #16
 800a180:	2218      	movs	r2, #24
 800a182:	2100      	movs	r1, #0
 800a184:	4618      	mov	r0, r3
 800a186:	f003 f98e 	bl	800d4a6 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a18a:	233f      	movs	r3, #63	; 0x3f
 800a18c:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 800a18e:	230f      	movs	r3, #15
 800a190:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800a192:	f107 030c 	add.w	r3, r7, #12
 800a196:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 800a198:	2302      	movs	r3, #2
 800a19a:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800a19c:	f107 030b 	add.w	r3, r7, #11
 800a1a0:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	627b      	str	r3, [r7, #36]	; 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 800a1a6:	f107 0310 	add.w	r3, r7, #16
 800a1aa:	2100      	movs	r1, #0
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	f000 f9f5 	bl	800a59c <hci_send_req>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	da01      	bge.n	800a1bc <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 800a1b8:	23ff      	movs	r3, #255	; 0xff
 800a1ba:	e000      	b.n	800a1be <aci_hal_set_tx_power_level+0x5a>

  return status;
 800a1bc:	7afb      	ldrb	r3, [r7, #11]
}
 800a1be:	4618      	mov	r0, r3
 800a1c0:	3728      	adds	r7, #40	; 0x28
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}

0800a1c6 <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800a1c6:	b590      	push	{r4, r7, lr}
 800a1c8:	b089      	sub	sp, #36	; 0x24
 800a1ca:	af02      	add	r7, sp, #8
 800a1cc:	6078      	str	r0, [r7, #4]
 800a1ce:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800a1d0:	f107 0410 	add.w	r4, r7, #16
 800a1d4:	f107 0215 	add.w	r2, r7, #21
 800a1d8:	f107 0112 	add.w	r1, r7, #18
 800a1dc:	f107 0016 	add.w	r0, r7, #22
 800a1e0:	f107 030e 	add.w	r3, r7, #14
 800a1e4:	9300      	str	r3, [sp, #0]
 800a1e6:	4623      	mov	r3, r4
 800a1e8:	f000 f853 	bl	800a292 <hci_le_read_local_version>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	75fb      	strb	r3, [r7, #23]
				     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 800a1f0:	7dfb      	ldrb	r3, [r7, #23]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d126      	bne.n	800a244 <getBlueNRGVersion+0x7e>
    *hwVersion = hci_revision >> 8;
 800a1f6:	8a7b      	ldrh	r3, [r7, #18]
 800a1f8:	0a1b      	lsrs	r3, r3, #8
 800a1fa:	b29b      	uxth	r3, r3
 800a1fc:	b2da      	uxtb	r2, r3
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800a202:	8a7b      	ldrh	r3, [r7, #18]
 800a204:	021b      	lsls	r3, r3, #8
 800a206:	b29a      	uxth	r2, r3
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	881b      	ldrh	r3, [r3, #0]
 800a210:	b21a      	sxth	r2, r3
 800a212:	89fb      	ldrh	r3, [r7, #14]
 800a214:	091b      	lsrs	r3, r3, #4
 800a216:	b29b      	uxth	r3, r3
 800a218:	011b      	lsls	r3, r3, #4
 800a21a:	b21b      	sxth	r3, r3
 800a21c:	b2db      	uxtb	r3, r3
 800a21e:	b21b      	sxth	r3, r3
 800a220:	4313      	orrs	r3, r2
 800a222:	b21b      	sxth	r3, r3
 800a224:	b29a      	uxth	r2, r3
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	881b      	ldrh	r3, [r3, #0]
 800a22e:	b21a      	sxth	r2, r3
 800a230:	89fb      	ldrh	r3, [r7, #14]
 800a232:	b21b      	sxth	r3, r3
 800a234:	f003 030f 	and.w	r3, r3, #15
 800a238:	b21b      	sxth	r3, r3
 800a23a:	4313      	orrs	r3, r2
 800a23c:	b21b      	sxth	r3, r3
 800a23e:	b29a      	uxth	r2, r3
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	801a      	strh	r2, [r3, #0]
  }
  return status;
 800a244:	7dfb      	ldrb	r3, [r7, #23]
}
 800a246:	4618      	mov	r0, r3
 800a248:	371c      	adds	r7, #28
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd90      	pop	{r4, r7, pc}

0800a24e <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 800a24e:	b580      	push	{r7, lr}
 800a250:	b088      	sub	sp, #32
 800a252:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a254:	f107 0308 	add.w	r3, r7, #8
 800a258:	2218      	movs	r2, #24
 800a25a:	2100      	movs	r1, #0
 800a25c:	4618      	mov	r0, r3
 800a25e:	f003 f922 	bl	800d4a6 <memset>
  rq.ogf = OGF_HOST_CTL;
 800a262:	2303      	movs	r3, #3
 800a264:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 800a266:	2303      	movs	r3, #3
 800a268:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a26a:	1dfb      	adds	r3, r7, #7
 800a26c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a26e:	2301      	movs	r3, #1
 800a270:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a272:	f107 0308 	add.w	r3, r7, #8
 800a276:	2100      	movs	r1, #0
 800a278:	4618      	mov	r0, r3
 800a27a:	f000 f98f 	bl	800a59c <hci_send_req>
 800a27e:	4603      	mov	r3, r0
 800a280:	2b00      	cmp	r3, #0
 800a282:	da01      	bge.n	800a288 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 800a284:	23ff      	movs	r3, #255	; 0xff
 800a286:	e000      	b.n	800a28a <hci_reset+0x3c>
  
  return status;  
 800a288:	79fb      	ldrb	r3, [r7, #7]
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3720      	adds	r7, #32
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}

0800a292 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 800a292:	b580      	push	{r7, lr}
 800a294:	b08e      	sub	sp, #56	; 0x38
 800a296:	af00      	add	r7, sp, #0
 800a298:	60f8      	str	r0, [r7, #12]
 800a29a:	60b9      	str	r1, [r7, #8]
 800a29c:	607a      	str	r2, [r7, #4]
 800a29e:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800a2a0:	f107 0314 	add.w	r3, r7, #20
 800a2a4:	2209      	movs	r2, #9
 800a2a6:	2100      	movs	r1, #0
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	f003 f8fc 	bl	800d4a6 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a2ae:	f107 0320 	add.w	r3, r7, #32
 800a2b2:	2218      	movs	r2, #24
 800a2b4:	2100      	movs	r1, #0
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f003 f8f5 	bl	800d4a6 <memset>
  rq.ogf = OGF_INFO_PARAM;
 800a2bc:	2304      	movs	r3, #4
 800a2be:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = NULL;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = 0;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 800a2cc:	f107 0314 	add.w	r3, r7, #20
 800a2d0:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 800a2d2:	2309      	movs	r3, #9
 800a2d4:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a2d6:	f107 0320 	add.w	r3, r7, #32
 800a2da:	2100      	movs	r1, #0
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f000 f95d 	bl	800a59c <hci_send_req>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	da01      	bge.n	800a2ec <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800a2e8:	23ff      	movs	r3, #255	; 0xff
 800a2ea:	e018      	b.n	800a31e <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 800a2ec:	7d3b      	ldrb	r3, [r7, #20]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d001      	beq.n	800a2f6 <hci_le_read_local_version+0x64>
    return resp.status;
 800a2f2:	7d3b      	ldrb	r3, [r7, #20]
 800a2f4:	e013      	b.n	800a31e <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 800a2f6:	7d7a      	ldrb	r2, [r7, #21]
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 800a2fc:	8afa      	ldrh	r2, [r7, #22]
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 800a302:	7e3a      	ldrb	r2, [r7, #24]
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800a308:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800a30c:	b29a      	uxth	r2, r3
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 800a312:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800a316:	b29a      	uxth	r2, r3
 800a318:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a31a:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800a31c:	2300      	movs	r3, #0
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3738      	adds	r7, #56	; 0x38
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}

0800a326 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800a326:	b580      	push	{r7, lr}
 800a328:	b092      	sub	sp, #72	; 0x48
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	4603      	mov	r3, r0
 800a32e:	6039      	str	r1, [r7, #0]
 800a330:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 800a332:	f107 0310 	add.w	r3, r7, #16
 800a336:	2220      	movs	r2, #32
 800a338:	2100      	movs	r1, #0
 800a33a:	4618      	mov	r0, r3
 800a33c:	f003 f8b3 	bl	800d4a6 <memset>
  scan_resp_cp.length = length;
 800a340:	79fb      	ldrb	r3, [r7, #7]
 800a342:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 800a344:	79fb      	ldrb	r3, [r7, #7]
 800a346:	2b1f      	cmp	r3, #31
 800a348:	bf28      	it	cs
 800a34a:	231f      	movcs	r3, #31
 800a34c:	b2db      	uxtb	r3, r3
 800a34e:	461a      	mov	r2, r3
 800a350:	f107 0310 	add.w	r3, r7, #16
 800a354:	3301      	adds	r3, #1
 800a356:	6839      	ldr	r1, [r7, #0]
 800a358:	4618      	mov	r0, r3
 800a35a:	f003 f899 	bl	800d490 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a35e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a362:	2218      	movs	r2, #24
 800a364:	2100      	movs	r1, #0
 800a366:	4618      	mov	r0, r3
 800a368:	f003 f89d 	bl	800d4a6 <memset>
  rq.ogf = OGF_LE_CTL;
 800a36c:	2308      	movs	r3, #8
 800a36e:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 800a370:	2309      	movs	r3, #9
 800a372:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &scan_resp_cp;
 800a374:	f107 0310 	add.w	r3, r7, #16
 800a378:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800a37a:	2320      	movs	r3, #32
 800a37c:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 800a37e:	f107 030f 	add.w	r3, r7, #15
 800a382:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 800a384:	2301      	movs	r3, #1
 800a386:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a388:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a38c:	2100      	movs	r1, #0
 800a38e:	4618      	mov	r0, r3
 800a390:	f000 f904 	bl	800a59c <hci_send_req>
 800a394:	4603      	mov	r3, r0
 800a396:	2b00      	cmp	r3, #0
 800a398:	da01      	bge.n	800a39e <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800a39a:	23ff      	movs	r3, #255	; 0xff
 800a39c:	e000      	b.n	800a3a0 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 800a39e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3748      	adds	r7, #72	; 0x48
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b085      	sub	sp, #20
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	3308      	adds	r3, #8
 800a3b4:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	781b      	ldrb	r3, [r3, #0]
 800a3ba:	2b04      	cmp	r3, #4
 800a3bc:	d001      	beq.n	800a3c2 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800a3be:	2301      	movs	r3, #1
 800a3c0:	e00c      	b.n	800a3dc <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	3302      	adds	r3, #2
 800a3c6:	781b      	ldrb	r3, [r3, #0]
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800a3d0:	3b03      	subs	r3, #3
 800a3d2:	429a      	cmp	r2, r3
 800a3d4:	d001      	beq.n	800a3da <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800a3d6:	2302      	movs	r3, #2
 800a3d8:	e000      	b.n	800a3dc <verify_packet+0x34>
  
  return 0;      
 800a3da:	2300      	movs	r3, #0
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	3714      	adds	r7, #20
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b0a6      	sub	sp, #152	; 0x98
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	607b      	str	r3, [r7, #4]
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	81fb      	strh	r3, [r7, #14]
 800a3f4:	460b      	mov	r3, r1
 800a3f6:	81bb      	strh	r3, [r7, #12]
 800a3f8:	4613      	mov	r3, r2
 800a3fa:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800a3fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a400:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a404:	b21a      	sxth	r2, r3
 800a406:	89fb      	ldrh	r3, [r7, #14]
 800a408:	029b      	lsls	r3, r3, #10
 800a40a:	b21b      	sxth	r3, r3
 800a40c:	4313      	orrs	r3, r2
 800a40e:	b21b      	sxth	r3, r3
 800a410:	b29b      	uxth	r3, r3
 800a412:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800a414:	7afb      	ldrb	r3, [r7, #11]
 800a416:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800a418:	2301      	movs	r3, #1
 800a41a:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800a41c:	f107 0318 	add.w	r3, r7, #24
 800a420:	3301      	adds	r3, #1
 800a422:	461a      	mov	r2, r3
 800a424:	f107 0314 	add.w	r3, r7, #20
 800a428:	8819      	ldrh	r1, [r3, #0]
 800a42a:	789b      	ldrb	r3, [r3, #2]
 800a42c:	8011      	strh	r1, [r2, #0]
 800a42e:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800a430:	f107 0318 	add.w	r3, r7, #24
 800a434:	3304      	adds	r3, #4
 800a436:	7afa      	ldrb	r2, [r7, #11]
 800a438:	6879      	ldr	r1, [r7, #4]
 800a43a:	4618      	mov	r0, r3
 800a43c:	f003 f828 	bl	800d490 <memcpy>
  
  if (hciContext.io.Send)
 800a440:	4b08      	ldr	r3, [pc, #32]	; (800a464 <send_cmd+0x7c>)
 800a442:	691b      	ldr	r3, [r3, #16]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d009      	beq.n	800a45c <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800a448:	4b06      	ldr	r3, [pc, #24]	; (800a464 <send_cmd+0x7c>)
 800a44a:	691b      	ldr	r3, [r3, #16]
 800a44c:	7afa      	ldrb	r2, [r7, #11]
 800a44e:	b292      	uxth	r2, r2
 800a450:	3204      	adds	r2, #4
 800a452:	b291      	uxth	r1, r2
 800a454:	f107 0218 	add.w	r2, r7, #24
 800a458:	4610      	mov	r0, r2
 800a45a:	4798      	blx	r3
  }
}
 800a45c:	bf00      	nop
 800a45e:	3798      	adds	r7, #152	; 0x98
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}
 800a464:	20000c04 	.word	0x20000c04

0800a468 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b084      	sub	sp, #16
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800a472:	e00a      	b.n	800a48a <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800a474:	f107 030c 	add.w	r3, r7, #12
 800a478:	4619      	mov	r1, r3
 800a47a:	6838      	ldr	r0, [r7, #0]
 800a47c:	f000 fab0 	bl	800a9e0 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	4619      	mov	r1, r3
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f000 fa1f 	bl	800a8c8 <list_insert_head>
  while (!list_is_empty(src_list))
 800a48a:	6838      	ldr	r0, [r7, #0]
 800a48c:	f000 f9fc 	bl	800a888 <list_is_empty>
 800a490:	4603      	mov	r3, r0
 800a492:	2b00      	cmp	r3, #0
 800a494:	d0ee      	beq.n	800a474 <move_list+0xc>
  }
}
 800a496:	bf00      	nop
 800a498:	3710      	adds	r7, #16
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bd80      	pop	{r7, pc}
	...

0800a4a0 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b082      	sub	sp, #8
 800a4a4:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800a4a6:	e009      	b.n	800a4bc <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800a4a8:	1d3b      	adds	r3, r7, #4
 800a4aa:	4619      	mov	r1, r3
 800a4ac:	4808      	ldr	r0, [pc, #32]	; (800a4d0 <free_event_list+0x30>)
 800a4ae:	f000 fa72 	bl	800a996 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	4807      	ldr	r0, [pc, #28]	; (800a4d4 <free_event_list+0x34>)
 800a4b8:	f000 fa2a 	bl	800a910 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800a4bc:	4805      	ldr	r0, [pc, #20]	; (800a4d4 <free_event_list+0x34>)
 800a4be:	f000 fab4 	bl	800aa2a <list_get_size>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	2b01      	cmp	r3, #1
 800a4c6:	ddef      	ble.n	800a4a8 <free_event_list+0x8>
  }
}
 800a4c8:	bf00      	nop
 800a4ca:	3708      	adds	r7, #8
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bd80      	pop	{r7, pc}
 800a4d0:	200017f0 	.word	0x200017f0
 800a4d4:	200017e8 	.word	0x200017e8

0800a4d8 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b084      	sub	sp, #16
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
 800a4e0:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d002      	beq.n	800a4ee <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800a4e8:	4a18      	ldr	r2, [pc, #96]	; (800a54c <hci_init+0x74>)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800a4ee:	4818      	ldr	r0, [pc, #96]	; (800a550 <hci_init+0x78>)
 800a4f0:	f000 f9ba 	bl	800a868 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800a4f4:	4817      	ldr	r0, [pc, #92]	; (800a554 <hci_init+0x7c>)
 800a4f6:	f000 f9b7 	bl	800a868 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800a4fa:	f7f7 f82b 	bl	8001554 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800a4fe:	2300      	movs	r3, #0
 800a500:	73fb      	strb	r3, [r7, #15]
 800a502:	e00c      	b.n	800a51e <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800a504:	7bfb      	ldrb	r3, [r7, #15]
 800a506:	228c      	movs	r2, #140	; 0x8c
 800a508:	fb02 f303 	mul.w	r3, r2, r3
 800a50c:	4a12      	ldr	r2, [pc, #72]	; (800a558 <hci_init+0x80>)
 800a50e:	4413      	add	r3, r2
 800a510:	4619      	mov	r1, r3
 800a512:	480f      	ldr	r0, [pc, #60]	; (800a550 <hci_init+0x78>)
 800a514:	f000 f9fc 	bl	800a910 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800a518:	7bfb      	ldrb	r3, [r7, #15]
 800a51a:	3301      	adds	r3, #1
 800a51c:	73fb      	strb	r3, [r7, #15]
 800a51e:	7bfb      	ldrb	r3, [r7, #15]
 800a520:	2b04      	cmp	r3, #4
 800a522:	d9ef      	bls.n	800a504 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800a524:	4b09      	ldr	r3, [pc, #36]	; (800a54c <hci_init+0x74>)
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d003      	beq.n	800a534 <hci_init+0x5c>
 800a52c:	4b07      	ldr	r3, [pc, #28]	; (800a54c <hci_init+0x74>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	2000      	movs	r0, #0
 800a532:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800a534:	4b05      	ldr	r3, [pc, #20]	; (800a54c <hci_init+0x74>)
 800a536:	689b      	ldr	r3, [r3, #8]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d002      	beq.n	800a542 <hci_init+0x6a>
 800a53c:	4b03      	ldr	r3, [pc, #12]	; (800a54c <hci_init+0x74>)
 800a53e:	689b      	ldr	r3, [r3, #8]
 800a540:	4798      	blx	r3
}
 800a542:	bf00      	nop
 800a544:	3710      	adds	r7, #16
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	20000c04 	.word	0x20000c04
 800a550:	200017e8 	.word	0x200017e8
 800a554:	200017f0 	.word	0x200017f0
 800a558:	20000948 	.word	0x20000948

0800a55c <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b083      	sub	sp, #12
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	4a0b      	ldr	r2, [pc, #44]	; (800a598 <hci_register_io_bus+0x3c>)
 800a56a:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	68db      	ldr	r3, [r3, #12]
 800a570:	4a09      	ldr	r2, [pc, #36]	; (800a598 <hci_register_io_bus+0x3c>)
 800a572:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	691b      	ldr	r3, [r3, #16]
 800a578:	4a07      	ldr	r2, [pc, #28]	; (800a598 <hci_register_io_bus+0x3c>)
 800a57a:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	699b      	ldr	r3, [r3, #24]
 800a580:	4a05      	ldr	r2, [pc, #20]	; (800a598 <hci_register_io_bus+0x3c>)
 800a582:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	689b      	ldr	r3, [r3, #8]
 800a588:	4a03      	ldr	r2, [pc, #12]	; (800a598 <hci_register_io_bus+0x3c>)
 800a58a:	6093      	str	r3, [r2, #8]
}
 800a58c:	bf00      	nop
 800a58e:	370c      	adds	r7, #12
 800a590:	46bd      	mov	sp, r7
 800a592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a596:	4770      	bx	lr
 800a598:	20000c04 	.word	0x20000c04

0800a59c <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b08e      	sub	sp, #56	; 0x38
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	460b      	mov	r3, r1
 800a5a6:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	885b      	ldrh	r3, [r3, #2]
 800a5ac:	b21b      	sxth	r3, r3
 800a5ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a5b2:	b21a      	sxth	r2, r3
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	881b      	ldrh	r3, [r3, #0]
 800a5b8:	029b      	lsls	r3, r3, #10
 800a5ba:	b21b      	sxth	r3, r3
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	b21b      	sxth	r3, r3
 800a5c0:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800a5c6:	f107 0308 	add.w	r3, r7, #8
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f000 f94c 	bl	800a868 <list_init_head>

  free_event_list();
 800a5d0:	f7ff ff66 	bl	800a4a0 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	8818      	ldrh	r0, [r3, #0]
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	8859      	ldrh	r1, [r3, #2]
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	68db      	ldr	r3, [r3, #12]
 800a5e0:	b2da      	uxtb	r2, r3
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	689b      	ldr	r3, [r3, #8]
 800a5e6:	f7ff feff 	bl	800a3e8 <send_cmd>
  
  if (async)
 800a5ea:	78fb      	ldrb	r3, [r7, #3]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d001      	beq.n	800a5f4 <hci_send_req+0x58>
  {
    return 0;
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	e0e2      	b.n	800a7ba <hci_send_req+0x21e>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800a5f4:	f7f9 fc02 	bl	8003dfc <HAL_GetTick>
 800a5f8:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800a5fa:	f7f9 fbff 	bl	8003dfc <HAL_GetTick>
 800a5fe:	4602      	mov	r2, r0
 800a600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a602:	1ad3      	subs	r3, r2, r3
 800a604:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a608:	f200 80b3 	bhi.w	800a772 <hci_send_req+0x1d6>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800a60c:	486d      	ldr	r0, [pc, #436]	; (800a7c4 <hci_send_req+0x228>)
 800a60e:	f000 f93b 	bl	800a888 <list_is_empty>
 800a612:	4603      	mov	r3, r0
 800a614:	2b00      	cmp	r3, #0
 800a616:	d000      	beq.n	800a61a <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800a618:	e7ef      	b.n	800a5fa <hci_send_req+0x5e>
      {
        break;
 800a61a:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800a61c:	f107 0310 	add.w	r3, r7, #16
 800a620:	4619      	mov	r1, r3
 800a622:	4868      	ldr	r0, [pc, #416]	; (800a7c4 <hci_send_req+0x228>)
 800a624:	f000 f9b7 	bl	800a996 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	3308      	adds	r3, #8
 800a62c:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800a62e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a630:	781b      	ldrb	r3, [r3, #0]
 800a632:	2b04      	cmp	r3, #4
 800a634:	d17a      	bne.n	800a72c <hci_send_req+0x190>
    {
      event_pckt = (void *)(hci_hdr->data);
 800a636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a638:	3301      	adds	r3, #1
 800a63a:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800a63c:	693b      	ldr	r3, [r7, #16]
 800a63e:	3308      	adds	r3, #8
 800a640:	3303      	adds	r3, #3
 800a642:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800a64a:	3b03      	subs	r3, #3
 800a64c:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800a64e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a650:	781b      	ldrb	r3, [r3, #0]
 800a652:	2b0f      	cmp	r3, #15
 800a654:	d00a      	beq.n	800a66c <hci_send_req+0xd0>
 800a656:	2b0f      	cmp	r3, #15
 800a658:	dc02      	bgt.n	800a660 <hci_send_req+0xc4>
 800a65a:	2b0e      	cmp	r3, #14
 800a65c:	d028      	beq.n	800a6b0 <hci_send_req+0x114>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 800a65e:	e06a      	b.n	800a736 <hci_send_req+0x19a>
      switch (event_pckt->evt) 
 800a660:	2b10      	cmp	r3, #16
 800a662:	f000 8088 	beq.w	800a776 <hci_send_req+0x1da>
 800a666:	2b3e      	cmp	r3, #62	; 0x3e
 800a668:	d042      	beq.n	800a6f0 <hci_send_req+0x154>
        break;
 800a66a:	e064      	b.n	800a736 <hci_send_req+0x19a>
        cs = (void *) ptr;
 800a66c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a66e:	61bb      	str	r3, [r7, #24]
        if (cs->opcode != opcode)
 800a670:	69bb      	ldr	r3, [r7, #24]
 800a672:	885b      	ldrh	r3, [r3, #2]
 800a674:	b29b      	uxth	r3, r3
 800a676:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a678:	429a      	cmp	r2, r3
 800a67a:	d17e      	bne.n	800a77a <hci_send_req+0x1de>
        if (r->event != EVT_CMD_STATUS) {
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	2b0f      	cmp	r3, #15
 800a682:	d004      	beq.n	800a68e <hci_send_req+0xf2>
          if (cs->status) {
 800a684:	69bb      	ldr	r3, [r7, #24]
 800a686:	781b      	ldrb	r3, [r3, #0]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d051      	beq.n	800a730 <hci_send_req+0x194>
            goto failed;
 800a68c:	e078      	b.n	800a780 <hci_send_req+0x1e4>
        r->rlen = MIN(len, r->rlen);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	695a      	ldr	r2, [r3, #20]
 800a692:	6a3b      	ldr	r3, [r7, #32]
 800a694:	429a      	cmp	r2, r3
 800a696:	bf28      	it	cs
 800a698:	461a      	movcs	r2, r3
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6918      	ldr	r0, [r3, #16]
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	695b      	ldr	r3, [r3, #20]
 800a6a6:	461a      	mov	r2, r3
 800a6a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a6aa:	f002 fef1 	bl	800d490 <memcpy>
        goto done;
 800a6ae:	e078      	b.n	800a7a2 <hci_send_req+0x206>
        cc = (void *) ptr;
 800a6b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6b2:	617b      	str	r3, [r7, #20]
        if (cc->opcode != opcode)
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a6be:	429a      	cmp	r2, r3
 800a6c0:	d15d      	bne.n	800a77e <hci_send_req+0x1e2>
        ptr += EVT_CMD_COMPLETE_SIZE;
 800a6c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6c4:	3303      	adds	r3, #3
 800a6c6:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800a6c8:	6a3b      	ldr	r3, [r7, #32]
 800a6ca:	3b03      	subs	r3, #3
 800a6cc:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	695a      	ldr	r2, [r3, #20]
 800a6d2:	6a3b      	ldr	r3, [r7, #32]
 800a6d4:	429a      	cmp	r2, r3
 800a6d6:	bf28      	it	cs
 800a6d8:	461a      	movcs	r2, r3
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6918      	ldr	r0, [r3, #16]
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	695b      	ldr	r3, [r3, #20]
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a6ea:	f002 fed1 	bl	800d490 <memcpy>
        goto done;
 800a6ee:	e058      	b.n	800a7a2 <hci_send_req+0x206>
        me = (void *) ptr;
 800a6f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6f2:	61fb      	str	r3, [r7, #28]
        if (me->subevent != r->event)
 800a6f4:	69fb      	ldr	r3, [r7, #28]
 800a6f6:	781b      	ldrb	r3, [r3, #0]
 800a6f8:	461a      	mov	r2, r3
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	685b      	ldr	r3, [r3, #4]
 800a6fe:	429a      	cmp	r2, r3
 800a700:	d118      	bne.n	800a734 <hci_send_req+0x198>
        len -= 1;
 800a702:	6a3b      	ldr	r3, [r7, #32]
 800a704:	3b01      	subs	r3, #1
 800a706:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	695a      	ldr	r2, [r3, #20]
 800a70c:	6a3b      	ldr	r3, [r7, #32]
 800a70e:	429a      	cmp	r2, r3
 800a710:	bf28      	it	cs
 800a712:	461a      	movcs	r2, r3
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6918      	ldr	r0, [r3, #16]
 800a71c:	69fb      	ldr	r3, [r7, #28]
 800a71e:	1c59      	adds	r1, r3, #1
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	695b      	ldr	r3, [r3, #20]
 800a724:	461a      	mov	r2, r3
 800a726:	f002 feb3 	bl	800d490 <memcpy>
        goto done;
 800a72a:	e03a      	b.n	800a7a2 <hci_send_req+0x206>
      }
    }
 800a72c:	bf00      	nop
 800a72e:	e002      	b.n	800a736 <hci_send_req+0x19a>
          break;
 800a730:	bf00      	nop
 800a732:	e000      	b.n	800a736 <hci_send_req+0x19a>
          break;
 800a734:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800a736:	4824      	ldr	r0, [pc, #144]	; (800a7c8 <hci_send_req+0x22c>)
 800a738:	f000 f8a6 	bl	800a888 <list_is_empty>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d00d      	beq.n	800a75e <hci_send_req+0x1c2>
 800a742:	4820      	ldr	r0, [pc, #128]	; (800a7c4 <hci_send_req+0x228>)
 800a744:	f000 f8a0 	bl	800a888 <list_is_empty>
 800a748:	4603      	mov	r3, r0
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d007      	beq.n	800a75e <hci_send_req+0x1c2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	4619      	mov	r1, r3
 800a752:	481d      	ldr	r0, [pc, #116]	; (800a7c8 <hci_send_req+0x22c>)
 800a754:	f000 f8dc 	bl	800a910 <list_insert_tail>
      hciReadPacket=NULL;
 800a758:	2300      	movs	r3, #0
 800a75a:	613b      	str	r3, [r7, #16]
 800a75c:	e008      	b.n	800a770 <hci_send_req+0x1d4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800a75e:	693a      	ldr	r2, [r7, #16]
 800a760:	f107 0308 	add.w	r3, r7, #8
 800a764:	4611      	mov	r1, r2
 800a766:	4618      	mov	r0, r3
 800a768:	f000 f8d2 	bl	800a910 <list_insert_tail>
      hciReadPacket=NULL;
 800a76c:	2300      	movs	r3, #0
 800a76e:	613b      	str	r3, [r7, #16]
  {
 800a770:	e740      	b.n	800a5f4 <hci_send_req+0x58>
        goto failed;
 800a772:	bf00      	nop
 800a774:	e004      	b.n	800a780 <hci_send_req+0x1e4>
        goto failed;
 800a776:	bf00      	nop
 800a778:	e002      	b.n	800a780 <hci_send_req+0x1e4>
          goto failed;
 800a77a:	bf00      	nop
 800a77c:	e000      	b.n	800a780 <hci_send_req+0x1e4>
          goto failed;
 800a77e:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d004      	beq.n	800a790 <hci_send_req+0x1f4>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800a786:	693b      	ldr	r3, [r7, #16]
 800a788:	4619      	mov	r1, r3
 800a78a:	480f      	ldr	r0, [pc, #60]	; (800a7c8 <hci_send_req+0x22c>)
 800a78c:	f000 f89c 	bl	800a8c8 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800a790:	f107 0308 	add.w	r3, r7, #8
 800a794:	4619      	mov	r1, r3
 800a796:	480b      	ldr	r0, [pc, #44]	; (800a7c4 <hci_send_req+0x228>)
 800a798:	f7ff fe66 	bl	800a468 <move_list>

  return -1;
 800a79c:	f04f 33ff 	mov.w	r3, #4294967295
 800a7a0:	e00b      	b.n	800a7ba <hci_send_req+0x21e>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	4808      	ldr	r0, [pc, #32]	; (800a7c8 <hci_send_req+0x22c>)
 800a7a8:	f000 f88e 	bl	800a8c8 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800a7ac:	f107 0308 	add.w	r3, r7, #8
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	4804      	ldr	r0, [pc, #16]	; (800a7c4 <hci_send_req+0x228>)
 800a7b4:	f7ff fe58 	bl	800a468 <move_list>

  return 0;
 800a7b8:	2300      	movs	r3, #0
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3738      	adds	r7, #56	; 0x38
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}
 800a7c2:	bf00      	nop
 800a7c4:	200017f0 	.word	0x200017f0
 800a7c8:	200017e8 	.word	0x200017e8

0800a7cc <hci_notify_asynch_evt>:
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
  }
}

int32_t hci_notify_asynch_evt(void* pdata)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b086      	sub	sp, #24
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800a7dc:	481f      	ldr	r0, [pc, #124]	; (800a85c <hci_notify_asynch_evt+0x90>)
 800a7de:	f000 f853 	bl	800a888 <list_is_empty>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d132      	bne.n	800a84e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800a7e8:	f107 030c 	add.w	r3, r7, #12
 800a7ec:	4619      	mov	r1, r3
 800a7ee:	481b      	ldr	r0, [pc, #108]	; (800a85c <hci_notify_asynch_evt+0x90>)
 800a7f0:	f000 f8d1 	bl	800a996 <list_remove_head>
    
    if (hciContext.io.Receive)
 800a7f4:	4b1a      	ldr	r3, [pc, #104]	; (800a860 <hci_notify_asynch_evt+0x94>)
 800a7f6:	68db      	ldr	r3, [r3, #12]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d02a      	beq.n	800a852 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800a7fc:	4b18      	ldr	r3, [pc, #96]	; (800a860 <hci_notify_asynch_evt+0x94>)
 800a7fe:	68db      	ldr	r3, [r3, #12]
 800a800:	68fa      	ldr	r2, [r7, #12]
 800a802:	3208      	adds	r2, #8
 800a804:	2180      	movs	r1, #128	; 0x80
 800a806:	4610      	mov	r0, r2
 800a808:	4798      	blx	r3
 800a80a:	4603      	mov	r3, r0
 800a80c:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800a80e:	7cfb      	ldrb	r3, [r7, #19]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d016      	beq.n	800a842 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	7cfa      	ldrb	r2, [r7, #19]
 800a818:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	4618      	mov	r0, r3
 800a820:	f7ff fdc2 	bl	800a3a8 <verify_packet>
 800a824:	4603      	mov	r3, r0
 800a826:	2b00      	cmp	r3, #0
 800a828:	d105      	bne.n	800a836 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	4619      	mov	r1, r3
 800a82e:	480d      	ldr	r0, [pc, #52]	; (800a864 <hci_notify_asynch_evt+0x98>)
 800a830:	f000 f86e 	bl	800a910 <list_insert_tail>
 800a834:	e00d      	b.n	800a852 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	4619      	mov	r1, r3
 800a83a:	4808      	ldr	r0, [pc, #32]	; (800a85c <hci_notify_asynch_evt+0x90>)
 800a83c:	f000 f844 	bl	800a8c8 <list_insert_head>
 800a840:	e007      	b.n	800a852 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	4619      	mov	r1, r3
 800a846:	4805      	ldr	r0, [pc, #20]	; (800a85c <hci_notify_asynch_evt+0x90>)
 800a848:	f000 f83e 	bl	800a8c8 <list_insert_head>
 800a84c:	e001      	b.n	800a852 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800a84e:	2301      	movs	r3, #1
 800a850:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800a852:	697b      	ldr	r3, [r7, #20]

}
 800a854:	4618      	mov	r0, r3
 800a856:	3718      	adds	r7, #24
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}
 800a85c:	200017e8 	.word	0x200017e8
 800a860:	20000c04 	.word	0x20000c04
 800a864:	200017f0 	.word	0x200017f0

0800a868 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800a868:	b480      	push	{r7}
 800a86a:	b083      	sub	sp, #12
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	687a      	ldr	r2, [r7, #4]
 800a87a:	605a      	str	r2, [r3, #4]
}
 800a87c:	bf00      	nop
 800a87e:	370c      	adds	r7, #12
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr

0800a888 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800a888:	b480      	push	{r7}
 800a88a:	b087      	sub	sp, #28
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a890:	f3ef 8310 	mrs	r3, PRIMASK
 800a894:	60fb      	str	r3, [r7, #12]
  return(result);
 800a896:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a898:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800a89a:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	687a      	ldr	r2, [r7, #4]
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	d102      	bne.n	800a8ac <list_is_empty+0x24>
  {
    return_value = 1;
 800a8a6:	2301      	movs	r3, #1
 800a8a8:	75fb      	strb	r3, [r7, #23]
 800a8aa:	e001      	b.n	800a8b0 <list_is_empty+0x28>
  }
  else
  {
    return_value = 0;
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	75fb      	strb	r3, [r7, #23]
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	f383 8810 	msr	PRIMASK, r3
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800a8ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	371c      	adds	r7, #28
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b087      	sub	sp, #28
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
 800a8d0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a8d2:	f3ef 8310 	mrs	r3, PRIMASK
 800a8d6:	60fb      	str	r3, [r7, #12]
  return(result);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a8da:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a8dc:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681a      	ldr	r2, [r3, #0]
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	687a      	ldr	r2, [r7, #4]
 800a8ea:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	683a      	ldr	r2, [r7, #0]
 800a8f0:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	683a      	ldr	r2, [r7, #0]
 800a8f8:	605a      	str	r2, [r3, #4]
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800a904:	bf00      	nop
 800a906:	371c      	adds	r7, #28
 800a908:	46bd      	mov	sp, r7
 800a90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90e:	4770      	bx	lr

0800a910 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800a910:	b480      	push	{r7}
 800a912:	b087      	sub	sp, #28
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
 800a918:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a91a:	f3ef 8310 	mrs	r3, PRIMASK
 800a91e:	60fb      	str	r3, [r7, #12]
  return(result);
 800a920:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a922:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a924:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	687a      	ldr	r2, [r7, #4]
 800a92a:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	685a      	ldr	r2, [r3, #4]
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	683a      	ldr	r2, [r7, #0]
 800a938:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	683a      	ldr	r2, [r7, #0]
 800a940:	601a      	str	r2, [r3, #0]
 800a942:	697b      	ldr	r3, [r7, #20]
 800a944:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a946:	693b      	ldr	r3, [r7, #16]
 800a948:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800a94c:	bf00      	nop
 800a94e:	371c      	adds	r7, #28
 800a950:	46bd      	mov	sp, r7
 800a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a956:	4770      	bx	lr

0800a958 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800a958:	b480      	push	{r7}
 800a95a:	b087      	sub	sp, #28
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a960:	f3ef 8310 	mrs	r3, PRIMASK
 800a964:	60fb      	str	r3, [r7, #12]
  return(result);
 800a966:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a968:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a96a:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	687a      	ldr	r2, [r7, #4]
 800a972:	6812      	ldr	r2, [r2, #0]
 800a974:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	6852      	ldr	r2, [r2, #4]
 800a97e:	605a      	str	r2, [r3, #4]
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a984:	693b      	ldr	r3, [r7, #16]
 800a986:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800a98a:	bf00      	nop
 800a98c:	371c      	adds	r7, #28
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr

0800a996 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800a996:	b580      	push	{r7, lr}
 800a998:	b086      	sub	sp, #24
 800a99a:	af00      	add	r7, sp, #0
 800a99c:	6078      	str	r0, [r7, #4]
 800a99e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9a0:	f3ef 8310 	mrs	r3, PRIMASK
 800a9a4:	60fb      	str	r3, [r7, #12]
  return(result);
 800a9a6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a9a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a9aa:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681a      	ldr	r2, [r3, #0]
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	f7ff ffcd 	bl	800a958 <list_remove_node>
  (*node)->next = NULL;
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	605a      	str	r2, [r3, #4]
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9d2:	693b      	ldr	r3, [r7, #16]
 800a9d4:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800a9d8:	bf00      	nop
 800a9da:	3718      	adds	r7, #24
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	bd80      	pop	{r7, pc}

0800a9e0 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b086      	sub	sp, #24
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
 800a9e8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9ea:	f3ef 8310 	mrs	r3, PRIMASK
 800a9ee:	60fb      	str	r3, [r7, #12]
  return(result);
 800a9f0:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a9f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a9f4:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	685a      	ldr	r2, [r3, #4]
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7ff ffa8 	bl	800a958 <list_remove_node>
  (*node)->next = NULL;
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	2200      	movs	r2, #0
 800aa16:	605a      	str	r2, [r3, #4]
 800aa18:	697b      	ldr	r3, [r7, #20]
 800aa1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aa1c:	693b      	ldr	r3, [r7, #16]
 800aa1e:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800aa22:	bf00      	nop
 800aa24:	3718      	adds	r7, #24
 800aa26:	46bd      	mov	sp, r7
 800aa28:	bd80      	pop	{r7, pc}

0800aa2a <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800aa2a:	b480      	push	{r7}
 800aa2c:	b089      	sub	sp, #36	; 0x24
 800aa2e:	af00      	add	r7, sp, #0
 800aa30:	6078      	str	r0, [r7, #4]
  int size = 0;
 800aa32:	2300      	movs	r3, #0
 800aa34:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aa36:	f3ef 8310 	mrs	r3, PRIMASK
 800aa3a:	613b      	str	r3, [r7, #16]
  return(result);
 800aa3c:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800aa3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800aa40:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800aa48:	e005      	b.n	800aa56 <list_get_size+0x2c>
  {
    size++;
 800aa4a:	69fb      	ldr	r3, [r7, #28]
 800aa4c:	3301      	adds	r3, #1
 800aa4e:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800aa50:	69bb      	ldr	r3, [r7, #24]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800aa56:	69ba      	ldr	r2, [r7, #24]
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	429a      	cmp	r2, r3
 800aa5c:	d1f5      	bne.n	800aa4a <list_get_size+0x20>
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f383 8810 	msr	PRIMASK, r3
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 800aa68:	69fb      	ldr	r3, [r7, #28]
}
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	3724      	adds	r7, #36	; 0x24
 800aa6e:	46bd      	mov	sp, r7
 800aa70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa74:	4770      	bx	lr
	...

0800aa78 <network_configure_activations>:


AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_buffer* activation_buffer)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b085      	sub	sp, #20
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
 800aa80:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  activation_buffer && activation_buffer->data)

  ai_ptr activations = AI_PTR(AI_PTR_ALIGN(activation_buffer->data, AI_NETWORK_ACTIVATIONS_ALIGNMENT));
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	691b      	ldr	r3, [r3, #16]
 800aa86:	3303      	adds	r3, #3
 800aa88:	f023 0303 	bic.w	r3, r3, #3
 800aa8c:	60fb      	str	r3, [r7, #12]
  AI_ASSERT(activations)
  AI_UNUSED(net_ctx)

  {
    /* Updating activations (byte) offsets */
    conv2d_scratch0_array.data = AI_PTR(activations + 0);
 800aa8e:	4a18      	ldr	r2, [pc, #96]	; (800aaf0 <network_configure_activations+0x78>)
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	6093      	str	r3, [r2, #8]
    conv2d_scratch0_array.data_start = AI_PTR(activations + 0);
 800aa94:	4a16      	ldr	r2, [pc, #88]	; (800aaf0 <network_configure_activations+0x78>)
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	60d3      	str	r3, [r2, #12]
    input_0_output_array.data = AI_PTR(NULL);
 800aa9a:	4b16      	ldr	r3, [pc, #88]	; (800aaf4 <network_configure_activations+0x7c>)
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	609a      	str	r2, [r3, #8]
    input_0_output_array.data_start = AI_PTR(NULL);
 800aaa0:	4b14      	ldr	r3, [pc, #80]	; (800aaf4 <network_configure_activations+0x7c>)
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	60da      	str	r2, [r3, #12]
    conv2d_output_array.data = AI_PTR(activations + 864);
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	f503 7358 	add.w	r3, r3, #864	; 0x360
 800aaac:	4a12      	ldr	r2, [pc, #72]	; (800aaf8 <network_configure_activations+0x80>)
 800aaae:	6093      	str	r3, [r2, #8]
    conv2d_output_array.data_start = AI_PTR(activations + 864);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	f503 7358 	add.w	r3, r3, #864	; 0x360
 800aab6:	4a10      	ldr	r2, [pc, #64]	; (800aaf8 <network_configure_activations+0x80>)
 800aab8:	60d3      	str	r3, [r2, #12]
    dense_output_array.data = AI_PTR(activations + 0);
 800aaba:	4a10      	ldr	r2, [pc, #64]	; (800aafc <network_configure_activations+0x84>)
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	6093      	str	r3, [r2, #8]
    dense_output_array.data_start = AI_PTR(activations + 0);
 800aac0:	4a0e      	ldr	r2, [pc, #56]	; (800aafc <network_configure_activations+0x84>)
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	60d3      	str	r3, [r2, #12]
    dense_1_output_array.data = AI_PTR(activations + 48);
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	3330      	adds	r3, #48	; 0x30
 800aaca:	4a0d      	ldr	r2, [pc, #52]	; (800ab00 <network_configure_activations+0x88>)
 800aacc:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(activations + 48);
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	3330      	adds	r3, #48	; 0x30
 800aad2:	4a0b      	ldr	r2, [pc, #44]	; (800ab00 <network_configure_activations+0x88>)
 800aad4:	60d3      	str	r3, [r2, #12]
    dense_1_nl_output_array.data = AI_PTR(NULL);
 800aad6:	4b0b      	ldr	r3, [pc, #44]	; (800ab04 <network_configure_activations+0x8c>)
 800aad8:	2200      	movs	r2, #0
 800aada:	609a      	str	r2, [r3, #8]
    dense_1_nl_output_array.data_start = AI_PTR(NULL);
 800aadc:	4b09      	ldr	r3, [pc, #36]	; (800ab04 <network_configure_activations+0x8c>)
 800aade:	2200      	movs	r2, #0
 800aae0:	60da      	str	r2, [r3, #12]
    
  }
  return true;
 800aae2:	2301      	movs	r3, #1
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3714      	adds	r7, #20
 800aae8:	46bd      	mov	sp, r7
 800aaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaee:	4770      	bx	lr
 800aaf0:	20000078 	.word	0x20000078
 800aaf4:	200000e8 	.word	0x200000e8
 800aaf8:	200000f8 	.word	0x200000f8
 800aafc:	20000108 	.word	0x20000108
 800ab00:	20000118 	.word	0x20000118
 800ab04:	20000128 	.word	0x20000128

0800ab08 <network_configure_weights>:


AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_buffer* weights_buffer)
{
 800ab08:	b480      	push	{r7}
 800ab0a:	b085      	sub	sp, #20
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  weights_buffer && weights_buffer->data)

  ai_ptr weights = AI_PTR(weights_buffer->data);
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	691b      	ldr	r3, [r3, #16]
 800ab16:	60fb      	str	r3, [r7, #12]
  AI_UNUSED(net_ctx)

  {
    /* Updating weights (byte) offsets */
    
    dense_1_bias_array.format |= AI_FMT_FLAG_CONST;
 800ab18:	4b34      	ldr	r3, [pc, #208]	; (800abec <network_configure_weights+0xe4>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab20:	4a32      	ldr	r2, [pc, #200]	; (800abec <network_configure_weights+0xe4>)
 800ab22:	6013      	str	r3, [r2, #0]
    dense_1_bias_array.data = AI_PTR(weights + 12144);
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 800ab2a:	3330      	adds	r3, #48	; 0x30
 800ab2c:	4a2f      	ldr	r2, [pc, #188]	; (800abec <network_configure_weights+0xe4>)
 800ab2e:	6093      	str	r3, [r2, #8]
    dense_1_bias_array.data_start = AI_PTR(weights + 12144);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 800ab36:	3330      	adds	r3, #48	; 0x30
 800ab38:	4a2c      	ldr	r2, [pc, #176]	; (800abec <network_configure_weights+0xe4>)
 800ab3a:	60d3      	str	r3, [r2, #12]
    dense_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800ab3c:	4b2c      	ldr	r3, [pc, #176]	; (800abf0 <network_configure_weights+0xe8>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab44:	4a2a      	ldr	r2, [pc, #168]	; (800abf0 <network_configure_weights+0xe8>)
 800ab46:	6013      	str	r3, [r2, #0]
    dense_1_weights_array.data = AI_PTR(weights + 12048);
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 800ab4e:	3310      	adds	r3, #16
 800ab50:	4a27      	ldr	r2, [pc, #156]	; (800abf0 <network_configure_weights+0xe8>)
 800ab52:	6093      	str	r3, [r2, #8]
    dense_1_weights_array.data_start = AI_PTR(weights + 12048);
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 800ab5a:	3310      	adds	r3, #16
 800ab5c:	4a24      	ldr	r2, [pc, #144]	; (800abf0 <network_configure_weights+0xe8>)
 800ab5e:	60d3      	str	r3, [r2, #12]
    dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800ab60:	4b24      	ldr	r3, [pc, #144]	; (800abf4 <network_configure_weights+0xec>)
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab68:	4a22      	ldr	r2, [pc, #136]	; (800abf4 <network_configure_weights+0xec>)
 800ab6a:	6013      	str	r3, [r2, #0]
    dense_bias_array.data = AI_PTR(weights + 12000);
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 800ab72:	3320      	adds	r3, #32
 800ab74:	4a1f      	ldr	r2, [pc, #124]	; (800abf4 <network_configure_weights+0xec>)
 800ab76:	6093      	str	r3, [r2, #8]
    dense_bias_array.data_start = AI_PTR(weights + 12000);
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 800ab7e:	3320      	adds	r3, #32
 800ab80:	4a1c      	ldr	r2, [pc, #112]	; (800abf4 <network_configure_weights+0xec>)
 800ab82:	60d3      	str	r3, [r2, #12]
    dense_weights_array.format |= AI_FMT_FLAG_CONST;
 800ab84:	4b1c      	ldr	r3, [pc, #112]	; (800abf8 <network_configure_weights+0xf0>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab8c:	4a1a      	ldr	r2, [pc, #104]	; (800abf8 <network_configure_weights+0xf0>)
 800ab8e:	6013      	str	r3, [r2, #0]
    dense_weights_array.data = AI_PTR(weights + 1632);
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	f503 63cc 	add.w	r3, r3, #1632	; 0x660
 800ab96:	4a18      	ldr	r2, [pc, #96]	; (800abf8 <network_configure_weights+0xf0>)
 800ab98:	6093      	str	r3, [r2, #8]
    dense_weights_array.data_start = AI_PTR(weights + 1632);
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	f503 63cc 	add.w	r3, r3, #1632	; 0x660
 800aba0:	4a15      	ldr	r2, [pc, #84]	; (800abf8 <network_configure_weights+0xf0>)
 800aba2:	60d3      	str	r3, [r2, #12]
    conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 800aba4:	4b15      	ldr	r3, [pc, #84]	; (800abfc <network_configure_weights+0xf4>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800abac:	4a13      	ldr	r2, [pc, #76]	; (800abfc <network_configure_weights+0xf4>)
 800abae:	6013      	str	r3, [r2, #0]
    conv2d_bias_array.data = AI_PTR(weights + 1536);
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 800abb6:	4a11      	ldr	r2, [pc, #68]	; (800abfc <network_configure_weights+0xf4>)
 800abb8:	6093      	str	r3, [r2, #8]
    conv2d_bias_array.data_start = AI_PTR(weights + 1536);
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 800abc0:	4a0e      	ldr	r2, [pc, #56]	; (800abfc <network_configure_weights+0xf4>)
 800abc2:	60d3      	str	r3, [r2, #12]
    conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 800abc4:	4b0e      	ldr	r3, [pc, #56]	; (800ac00 <network_configure_weights+0xf8>)
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800abcc:	4a0c      	ldr	r2, [pc, #48]	; (800ac00 <network_configure_weights+0xf8>)
 800abce:	6013      	str	r3, [r2, #0]
    conv2d_weights_array.data = AI_PTR(weights + 0);
 800abd0:	4a0b      	ldr	r2, [pc, #44]	; (800ac00 <network_configure_weights+0xf8>)
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	6093      	str	r3, [r2, #8]
    conv2d_weights_array.data_start = AI_PTR(weights + 0);
 800abd6:	4a0a      	ldr	r2, [pc, #40]	; (800ac00 <network_configure_weights+0xf8>)
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	60d3      	str	r3, [r2, #12]
  }

  return true;
 800abdc:	2301      	movs	r3, #1
}
 800abde:	4618      	mov	r0, r3
 800abe0:	3714      	adds	r7, #20
 800abe2:	46bd      	mov	sp, r7
 800abe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe8:	4770      	bx	lr
 800abea:	bf00      	nop
 800abec:	20000088 	.word	0x20000088
 800abf0:	20000098 	.word	0x20000098
 800abf4:	200000a8 	.word	0x200000a8
 800abf8:	200000b8 	.word	0x200000b8
 800abfc:	200000c8 	.word	0x200000c8
 800ac00:	200000d8 	.word	0x200000d8

0800ac04 <ai_network_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b082      	sub	sp, #8
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	f000 f895 	bl	800ad3c <ai_platform_network_get_error>
 800ac12:	4603      	mov	r3, r0
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	3708      	adds	r7, #8
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}

0800ac1c <ai_network_create>:

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b084      	sub	sp, #16
 800ac20:	af02      	add	r7, sp, #8
 800ac22:	6078      	str	r0, [r7, #4]
 800ac24:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800ac26:	2300      	movs	r3, #0
 800ac28:	9301      	str	r3, [sp, #4]
 800ac2a:	2303      	movs	r3, #3
 800ac2c:	9300      	str	r3, [sp, #0]
 800ac2e:	2301      	movs	r3, #1
 800ac30:	4a04      	ldr	r2, [pc, #16]	; (800ac44 <ai_network_create+0x28>)
 800ac32:	6839      	ldr	r1, [r7, #0]
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f000 f8b3 	bl	800ada0 <ai_platform_network_create>
 800ac3a:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	3708      	adds	r7, #8
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}
 800ac44:	20000018 	.word	0x20000018

0800ac48 <ai_network_init>:
}

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b084      	sub	sp, #16
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 800ac52:	6839      	ldr	r1, [r7, #0]
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f000 f8fb 	bl	800ae50 <ai_platform_network_init>
 800ac5a:	60f8      	str	r0, [r7, #12]
  if ( !net_ctx ) return false;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d101      	bne.n	800ac66 <ai_network_init+0x1e>
 800ac62:	2300      	movs	r3, #0
 800ac64:	e02b      	b.n	800acbe <ai_network_init+0x76>

  ai_bool ok = true;
 800ac66:	2301      	movs	r3, #1
 800ac68:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_weights(net_ctx, &params->params);
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	68f8      	ldr	r0, [r7, #12]
 800ac70:	f7ff ff4a 	bl	800ab08 <network_configure_weights>
 800ac74:	4603      	mov	r3, r0
 800ac76:	461a      	mov	r2, r3
 800ac78:	7afb      	ldrb	r3, [r7, #11]
 800ac7a:	4013      	ands	r3, r2
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	bf14      	ite	ne
 800ac80:	2301      	movne	r3, #1
 800ac82:	2300      	moveq	r3, #0
 800ac84:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, &params->activations);
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	3318      	adds	r3, #24
 800ac8a:	4619      	mov	r1, r3
 800ac8c:	68f8      	ldr	r0, [r7, #12]
 800ac8e:	f7ff fef3 	bl	800aa78 <network_configure_activations>
 800ac92:	4603      	mov	r3, r0
 800ac94:	461a      	mov	r2, r3
 800ac96:	7afb      	ldrb	r3, [r7, #11]
 800ac98:	4013      	ands	r3, r2
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	bf14      	ite	ne
 800ac9e:	2301      	movne	r3, #1
 800aca0:	2300      	moveq	r3, #0
 800aca2:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	f000 f951 	bl	800af4c <ai_platform_network_post_init>
 800acaa:	4603      	mov	r3, r0
 800acac:	461a      	mov	r2, r3
 800acae:	7afb      	ldrb	r3, [r7, #11]
 800acb0:	4013      	ands	r3, r2
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	bf14      	ite	ne
 800acb6:	2301      	movne	r3, #1
 800acb8:	2300      	moveq	r3, #0
 800acba:	72fb      	strb	r3, [r7, #11]

  return ok;
 800acbc:	7afb      	ldrb	r3, [r7, #11]
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3710      	adds	r7, #16
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}

0800acc6 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800acc6:	b580      	push	{r7, lr}
 800acc8:	b084      	sub	sp, #16
 800acca:	af00      	add	r7, sp, #0
 800accc:	60f8      	str	r0, [r7, #12]
 800acce:	60b9      	str	r1, [r7, #8]
 800acd0:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	68b9      	ldr	r1, [r7, #8]
 800acd6:	68f8      	ldr	r0, [r7, #12]
 800acd8:	f000 f980 	bl	800afdc <ai_platform_network_process>
 800acdc:	4603      	mov	r3, r0
}
 800acde:	4618      	mov	r0, r3
 800ace0:	3710      	adds	r7, #16
 800ace2:	46bd      	mov	sp, r7
 800ace4:	bd80      	pop	{r7, pc}
	...

0800ace8 <ai_network_data_weights_get>:
#include "network_data.h"

ai_handle ai_network_data_weights_get(void)
{
 800ace8:	b480      	push	{r7}
 800acea:	af00      	add	r7, sp, #0
    0x03, 0x20, 0xbf, 0xa3, 0x85, 0x0c, 0x3f, 0x9e, 0x68,
    0xb6, 0x3e, 0x88, 0x58, 0x30, 0x3f, 0xd1, 0x0a, 0x02,
    0xbf, 0x14, 0xf5, 0x73, 0xbd, 0x04, 0xf5, 0x73, 0x3d
  };

  return AI_HANDLE_PTR(s_network_weights);
 800acec:	4b02      	ldr	r3, [pc, #8]	; (800acf8 <ai_network_data_weights_get+0x10>)

}
 800acee:	4618      	mov	r0, r3
 800acf0:	46bd      	mov	sp, r7
 800acf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf6:	4770      	bx	lr
 800acf8:	08010030 	.word	0x08010030

0800acfc <_platform_network_state_setup.isra.1>:
 800acfc:	b430      	push	{r4, r5}
 800acfe:	68dd      	ldr	r5, [r3, #12]
 800ad00:	695c      	ldr	r4, [r3, #20]
 800ad02:	68ed      	ldr	r5, [r5, #12]
 800ad04:	68e4      	ldr	r4, [r4, #12]
 800ad06:	fb04 f405 	mul.w	r4, r4, r5
 800ad0a:	6084      	str	r4, [r0, #8]
 800ad0c:	8809      	ldrh	r1, [r1, #0]
 800ad0e:	fb04 f401 	mul.w	r4, r4, r1
 800ad12:	60c4      	str	r4, [r0, #12]
 800ad14:	6811      	ldr	r1, [r2, #0]
 800ad16:	6041      	str	r1, [r0, #4]
 800ad18:	6812      	ldr	r2, [r2, #0]
 800ad1a:	4414      	add	r4, r2
 800ad1c:	6004      	str	r4, [r0, #0]
 800ad1e:	699a      	ldr	r2, [r3, #24]
 800ad20:	6814      	ldr	r4, [r2, #0]
 800ad22:	00a4      	lsls	r4, r4, #2
 800ad24:	d407      	bmi.n	800ad36 <_platform_network_state_setup.isra.1+0x3a>
 800ad26:	e9d2 4502 	ldrd	r4, r5, [r2, #8]
 800ad2a:	1b64      	subs	r4, r4, r5
 800ad2c:	4421      	add	r1, r4
 800ad2e:	6091      	str	r1, [r2, #8]
 800ad30:	699b      	ldr	r3, [r3, #24]
 800ad32:	6842      	ldr	r2, [r0, #4]
 800ad34:	60da      	str	r2, [r3, #12]
 800ad36:	bc30      	pop	{r4, r5}
 800ad38:	4770      	bx	lr
	...

0800ad3c <ai_platform_network_get_error>:
 800ad3c:	b410      	push	{r4}
 800ad3e:	b120      	cbz	r0, 800ad4a <ai_platform_network_get_error+0xe>
 800ad40:	4b11      	ldr	r3, [pc, #68]	; (800ad88 <ai_platform_network_get_error+0x4c>)
 800ad42:	6802      	ldr	r2, [r0, #0]
 800ad44:	429a      	cmp	r2, r3
 800ad46:	bf18      	it	ne
 800ad48:	2000      	movne	r0, #0
 800ad4a:	4910      	ldr	r1, [pc, #64]	; (800ad8c <ai_platform_network_get_error+0x50>)
 800ad4c:	4a10      	ldr	r2, [pc, #64]	; (800ad90 <ai_platform_network_get_error+0x54>)
 800ad4e:	680b      	ldr	r3, [r1, #0]
 800ad50:	2401      	movs	r4, #1
 800ad52:	f023 0301 	bic.w	r3, r3, #1
 800ad56:	600b      	str	r3, [r1, #0]
 800ad58:	4613      	mov	r3, r2
 800ad5a:	6014      	str	r4, [r2, #0]
 800ad5c:	681a      	ldr	r2, [r3, #0]
 800ad5e:	2a00      	cmp	r2, #0
 800ad60:	d1fc      	bne.n	800ad5c <ai_platform_network_get_error+0x20>
 800ad62:	4b0c      	ldr	r3, [pc, #48]	; (800ad94 <ai_platform_network_get_error+0x58>)
 800ad64:	4a0c      	ldr	r2, [pc, #48]	; (800ad98 <ai_platform_network_get_error+0x5c>)
 800ad66:	601a      	str	r2, [r3, #0]
 800ad68:	681a      	ldr	r2, [r3, #0]
 800ad6a:	4b0c      	ldr	r3, [pc, #48]	; (800ad9c <ai_platform_network_get_error+0x60>)
 800ad6c:	429a      	cmp	r2, r3
 800ad6e:	d000      	beq.n	800ad72 <ai_platform_network_get_error+0x36>
 800ad70:	e7fe      	b.n	800ad70 <ai_platform_network_get_error+0x34>
 800ad72:	b120      	cbz	r0, 800ad7e <ai_platform_network_get_error+0x42>
 800ad74:	3010      	adds	r0, #16
 800ad76:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad7a:	f000 bb3b 	b.w	800b3f4 <core_get_error>
 800ad7e:	f241 0010 	movw	r0, #4112	; 0x1010
 800ad82:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad86:	4770      	bx	lr
 800ad88:	a1c00100 	.word	0xa1c00100
 800ad8c:	e0002000 	.word	0xe0002000
 800ad90:	40023008 	.word	0x40023008
 800ad94:	40023000 	.word	0x40023000
 800ad98:	f407a5c2 	.word	0xf407a5c2
 800ad9c:	b5e8b5cd 	.word	0xb5e8b5cd

0800ada0 <ai_platform_network_create>:
 800ada0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ada4:	4e23      	ldr	r6, [pc, #140]	; (800ae34 <ai_platform_network_create+0x94>)
 800ada6:	4924      	ldr	r1, [pc, #144]	; (800ae38 <ai_platform_network_create+0x98>)
 800ada8:	6835      	ldr	r5, [r6, #0]
 800adaa:	b082      	sub	sp, #8
 800adac:	f025 0501 	bic.w	r5, r5, #1
 800adb0:	f89d 7020 	ldrb.w	r7, [sp, #32]
 800adb4:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
 800adb8:	6035      	str	r5, [r6, #0]
 800adba:	2501      	movs	r5, #1
 800adbc:	600d      	str	r5, [r1, #0]
 800adbe:	680d      	ldr	r5, [r1, #0]
 800adc0:	2d00      	cmp	r5, #0
 800adc2:	d1fc      	bne.n	800adbe <ai_platform_network_create+0x1e>
 800adc4:	491d      	ldr	r1, [pc, #116]	; (800ae3c <ai_platform_network_create+0x9c>)
 800adc6:	4e1e      	ldr	r6, [pc, #120]	; (800ae40 <ai_platform_network_create+0xa0>)
 800adc8:	600e      	str	r6, [r1, #0]
 800adca:	680e      	ldr	r6, [r1, #0]
 800adcc:	491d      	ldr	r1, [pc, #116]	; (800ae44 <ai_platform_network_create+0xa4>)
 800adce:	428e      	cmp	r6, r1
 800add0:	d000      	beq.n	800add4 <ai_platform_network_create+0x34>
 800add2:	e7fe      	b.n	800add2 <ai_platform_network_create+0x32>
 800add4:	b1d0      	cbz	r0, 800ae0c <ai_platform_network_create+0x6c>
 800add6:	4698      	mov	r8, r3
 800add8:	4613      	mov	r3, r2
 800adda:	4a1b      	ldr	r2, [pc, #108]	; (800ae48 <ai_platform_network_create+0xa8>)
 800addc:	601a      	str	r2, [r3, #0]
 800adde:	6003      	str	r3, [r0, #0]
 800ade0:	4606      	mov	r6, r0
 800ade2:	f000 fb05 	bl	800b3f0 <core_init>
 800ade6:	b1b0      	cbz	r0, 800ae16 <ai_platform_network_create+0x76>
 800ade8:	0223      	lsls	r3, r4, #8
 800adea:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800adee:	ea43 6308 	orr.w	r3, r3, r8, lsl #24
 800adf2:	f1b3 7f82 	cmp.w	r3, #17039360	; 0x1040000
 800adf6:	d910      	bls.n	800ae1a <ai_platform_network_create+0x7a>
 800adf8:	2201      	movs	r2, #1
 800adfa:	2300      	movs	r3, #0
 800adfc:	6033      	str	r3, [r6, #0]
 800adfe:	2310      	movs	r3, #16
 800ae00:	2000      	movs	r0, #0
 800ae02:	f362 0007 	bfi	r0, r2, #0, #8
 800ae06:	f363 201f 	bfi	r0, r3, #8, #24
 800ae0a:	e001      	b.n	800ae10 <ai_platform_network_create+0x70>
 800ae0c:	f241 0010 	movw	r0, #4112	; 0x1010
 800ae10:	b002      	add	sp, #8
 800ae12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae16:	2230      	movs	r2, #48	; 0x30
 800ae18:	e7ef      	b.n	800adfa <ai_platform_network_create+0x5a>
 800ae1a:	a802      	add	r0, sp, #8
 800ae1c:	4b0b      	ldr	r3, [pc, #44]	; (800ae4c <ai_platform_network_create+0xac>)
 800ae1e:	f840 3d04 	str.w	r3, [r0, #-4]!
 800ae22:	f002 fa31 	bl	800d288 <ai_check_custom_types>
 800ae26:	b110      	cbz	r0, 800ae2e <ai_platform_network_create+0x8e>
 800ae28:	462b      	mov	r3, r5
 800ae2a:	462a      	mov	r2, r5
 800ae2c:	e7e8      	b.n	800ae00 <ai_platform_network_create+0x60>
 800ae2e:	2202      	movs	r2, #2
 800ae30:	e7e3      	b.n	800adfa <ai_platform_network_create+0x5a>
 800ae32:	bf00      	nop
 800ae34:	e0002000 	.word	0xe0002000
 800ae38:	40023008 	.word	0x40023008
 800ae3c:	40023000 	.word	0x40023000
 800ae40:	f407a5c2 	.word	0xf407a5c2
 800ae44:	b5e8b5cd 	.word	0xb5e8b5cd
 800ae48:	a1c00100 	.word	0xa1c00100
 800ae4c:	84048403 	.word	0x84048403

0800ae50 <ai_platform_network_init>:
 800ae50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae52:	460c      	mov	r4, r1
 800ae54:	4605      	mov	r5, r0
 800ae56:	b120      	cbz	r0, 800ae62 <ai_platform_network_init+0x12>
 800ae58:	4b36      	ldr	r3, [pc, #216]	; (800af34 <ai_platform_network_init+0xe4>)
 800ae5a:	6802      	ldr	r2, [r0, #0]
 800ae5c:	429a      	cmp	r2, r3
 800ae5e:	bf18      	it	ne
 800ae60:	2500      	movne	r5, #0
 800ae62:	4935      	ldr	r1, [pc, #212]	; (800af38 <ai_platform_network_init+0xe8>)
 800ae64:	4a35      	ldr	r2, [pc, #212]	; (800af3c <ai_platform_network_init+0xec>)
 800ae66:	680b      	ldr	r3, [r1, #0]
 800ae68:	2001      	movs	r0, #1
 800ae6a:	f023 0301 	bic.w	r3, r3, #1
 800ae6e:	600b      	str	r3, [r1, #0]
 800ae70:	4613      	mov	r3, r2
 800ae72:	6010      	str	r0, [r2, #0]
 800ae74:	681a      	ldr	r2, [r3, #0]
 800ae76:	2a00      	cmp	r2, #0
 800ae78:	d1fc      	bne.n	800ae74 <ai_platform_network_init+0x24>
 800ae7a:	4b31      	ldr	r3, [pc, #196]	; (800af40 <ai_platform_network_init+0xf0>)
 800ae7c:	4a31      	ldr	r2, [pc, #196]	; (800af44 <ai_platform_network_init+0xf4>)
 800ae7e:	601a      	str	r2, [r3, #0]
 800ae80:	681a      	ldr	r2, [r3, #0]
 800ae82:	4b31      	ldr	r3, [pc, #196]	; (800af48 <ai_platform_network_init+0xf8>)
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d000      	beq.n	800ae8a <ai_platform_network_init+0x3a>
 800ae88:	e7fe      	b.n	800ae88 <ai_platform_network_init+0x38>
 800ae8a:	b33d      	cbz	r5, 800aedc <ai_platform_network_init+0x8c>
 800ae8c:	b344      	cbz	r4, 800aee0 <ai_platform_network_init+0x90>
 800ae8e:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800ae90:	6926      	ldr	r6, [r4, #16]
 800ae92:	2f00      	cmp	r7, #0
 800ae94:	d03d      	beq.n	800af12 <ai_platform_network_init+0xc2>
 800ae96:	b35e      	cbz	r6, 800aef0 <ai_platform_network_init+0xa0>
 800ae98:	4627      	mov	r7, r4
 800ae9a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ae9c:	f105 0618 	add.w	r6, r5, #24
 800aea0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800aea2:	e897 0003 	ldmia.w	r7, {r0, r1}
 800aea6:	e886 0003 	stmia.w	r6, {r0, r1}
 800aeaa:	3418      	adds	r4, #24
 800aeac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800aeae:	f105 0630 	add.w	r6, r5, #48	; 0x30
 800aeb2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800aeb4:	e894 0003 	ldmia.w	r4, {r0, r1}
 800aeb8:	e886 0003 	stmia.w	r6, {r0, r1}
 800aebc:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800aebe:	2303      	movs	r3, #3
 800aec0:	60eb      	str	r3, [r5, #12]
 800aec2:	b15a      	cbz	r2, 800aedc <ai_platform_network_init+0x8c>
 800aec4:	68d3      	ldr	r3, [r2, #12]
 800aec6:	6095      	str	r5, [r2, #8]
 800aec8:	429a      	cmp	r2, r3
 800aeca:	d007      	beq.n	800aedc <ai_platform_network_init+0x8c>
 800aecc:	b133      	cbz	r3, 800aedc <ai_platform_network_init+0x8c>
 800aece:	68da      	ldr	r2, [r3, #12]
 800aed0:	609d      	str	r5, [r3, #8]
 800aed2:	429a      	cmp	r2, r3
 800aed4:	d002      	beq.n	800aedc <ai_platform_network_init+0x8c>
 800aed6:	4613      	mov	r3, r2
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d1f8      	bne.n	800aece <ai_platform_network_init+0x7e>
 800aedc:	4628      	mov	r0, r5
 800aede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aee0:	f105 0010 	add.w	r0, r5, #16
 800aee4:	2211      	movs	r2, #17
 800aee6:	2110      	movs	r1, #16
 800aee8:	f000 fa8a 	bl	800b400 <core_set_error>
 800aeec:	4625      	mov	r5, r4
 800aeee:	e7f5      	b.n	800aedc <ai_platform_network_init+0x8c>
 800aef0:	8921      	ldrh	r1, [r4, #8]
 800aef2:	88e2      	ldrh	r2, [r4, #6]
 800aef4:	68e3      	ldr	r3, [r4, #12]
 800aef6:	fb02 f201 	mul.w	r2, r2, r1
 800aefa:	fb03 f302 	mul.w	r3, r3, r2
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d0ca      	beq.n	800ae98 <ai_platform_network_init+0x48>
 800af02:	f105 0010 	add.w	r0, r5, #16
 800af06:	2212      	movs	r2, #18
 800af08:	2110      	movs	r1, #16
 800af0a:	f000 fa79 	bl	800b400 <core_set_error>
 800af0e:	4635      	mov	r5, r6
 800af10:	e7e4      	b.n	800aedc <ai_platform_network_init+0x8c>
 800af12:	8c21      	ldrh	r1, [r4, #32]
 800af14:	8be2      	ldrh	r2, [r4, #30]
 800af16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af18:	fb02 f201 	mul.w	r2, r2, r1
 800af1c:	fb03 f302 	mul.w	r3, r3, r2
 800af20:	2b00      	cmp	r3, #0
 800af22:	d0b8      	beq.n	800ae96 <ai_platform_network_init+0x46>
 800af24:	f105 0010 	add.w	r0, r5, #16
 800af28:	2213      	movs	r2, #19
 800af2a:	2110      	movs	r1, #16
 800af2c:	f000 fa68 	bl	800b400 <core_set_error>
 800af30:	463d      	mov	r5, r7
 800af32:	e7d3      	b.n	800aedc <ai_platform_network_init+0x8c>
 800af34:	a1c00100 	.word	0xa1c00100
 800af38:	e0002000 	.word	0xe0002000
 800af3c:	40023008 	.word	0x40023008
 800af40:	40023000 	.word	0x40023000
 800af44:	f407a5c2 	.word	0xf407a5c2
 800af48:	b5e8b5cd 	.word	0xb5e8b5cd

0800af4c <ai_platform_network_post_init>:
 800af4c:	b538      	push	{r3, r4, r5, lr}
 800af4e:	4604      	mov	r4, r0
 800af50:	b120      	cbz	r0, 800af5c <ai_platform_network_post_init+0x10>
 800af52:	4b1c      	ldr	r3, [pc, #112]	; (800afc4 <ai_platform_network_post_init+0x78>)
 800af54:	6802      	ldr	r2, [r0, #0]
 800af56:	429a      	cmp	r2, r3
 800af58:	bf18      	it	ne
 800af5a:	2400      	movne	r4, #0
 800af5c:	491a      	ldr	r1, [pc, #104]	; (800afc8 <ai_platform_network_post_init+0x7c>)
 800af5e:	4a1b      	ldr	r2, [pc, #108]	; (800afcc <ai_platform_network_post_init+0x80>)
 800af60:	680b      	ldr	r3, [r1, #0]
 800af62:	2001      	movs	r0, #1
 800af64:	f023 0301 	bic.w	r3, r3, #1
 800af68:	600b      	str	r3, [r1, #0]
 800af6a:	4613      	mov	r3, r2
 800af6c:	6010      	str	r0, [r2, #0]
 800af6e:	681a      	ldr	r2, [r3, #0]
 800af70:	2a00      	cmp	r2, #0
 800af72:	d1fc      	bne.n	800af6e <ai_platform_network_post_init+0x22>
 800af74:	4b16      	ldr	r3, [pc, #88]	; (800afd0 <ai_platform_network_post_init+0x84>)
 800af76:	4a17      	ldr	r2, [pc, #92]	; (800afd4 <ai_platform_network_post_init+0x88>)
 800af78:	601a      	str	r2, [r3, #0]
 800af7a:	681a      	ldr	r2, [r3, #0]
 800af7c:	4b16      	ldr	r3, [pc, #88]	; (800afd8 <ai_platform_network_post_init+0x8c>)
 800af7e:	429a      	cmp	r2, r3
 800af80:	d000      	beq.n	800af84 <ai_platform_network_post_init+0x38>
 800af82:	e7fe      	b.n	800af82 <ai_platform_network_post_init+0x36>
 800af84:	b1a4      	cbz	r4, 800afb0 <ai_platform_network_post_init+0x64>
 800af86:	68e3      	ldr	r3, [r4, #12]
 800af88:	f013 0502 	ands.w	r5, r3, #2
 800af8c:	d012      	beq.n	800afb4 <ai_platform_network_post_init+0x68>
 800af8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af90:	b163      	cbz	r3, 800afac <ai_platform_network_post_init+0x60>
 800af92:	6d25      	ldr	r5, [r4, #80]	; 0x50
 800af94:	b91d      	cbnz	r5, 800af9e <ai_platform_network_post_init+0x52>
 800af96:	e009      	b.n	800afac <ai_platform_network_post_init+0x60>
 800af98:	461d      	mov	r5, r3
 800af9a:	b13b      	cbz	r3, 800afac <ai_platform_network_post_init+0x60>
 800af9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af9e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800afa0:	4629      	mov	r1, r5
 800afa2:	2000      	movs	r0, #0
 800afa4:	4798      	blx	r3
 800afa6:	68eb      	ldr	r3, [r5, #12]
 800afa8:	42ab      	cmp	r3, r5
 800afaa:	d1f5      	bne.n	800af98 <ai_platform_network_post_init+0x4c>
 800afac:	2001      	movs	r0, #1
 800afae:	bd38      	pop	{r3, r4, r5, pc}
 800afb0:	4620      	mov	r0, r4
 800afb2:	bd38      	pop	{r3, r4, r5, pc}
 800afb4:	f104 0010 	add.w	r0, r4, #16
 800afb8:	2210      	movs	r2, #16
 800afba:	2111      	movs	r1, #17
 800afbc:	f000 fa20 	bl	800b400 <core_set_error>
 800afc0:	4628      	mov	r0, r5
 800afc2:	bd38      	pop	{r3, r4, r5, pc}
 800afc4:	a1c00100 	.word	0xa1c00100
 800afc8:	e0002000 	.word	0xe0002000
 800afcc:	40023008 	.word	0x40023008
 800afd0:	40023000 	.word	0x40023000
 800afd4:	f407a5c2 	.word	0xf407a5c2
 800afd8:	b5e8b5cd 	.word	0xb5e8b5cd

0800afdc <ai_platform_network_process>:
 800afdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afe0:	b083      	sub	sp, #12
 800afe2:	4604      	mov	r4, r0
 800afe4:	9201      	str	r2, [sp, #4]
 800afe6:	b120      	cbz	r0, 800aff2 <ai_platform_network_process+0x16>
 800afe8:	4ba5      	ldr	r3, [pc, #660]	; (800b280 <ai_platform_network_process+0x2a4>)
 800afea:	6802      	ldr	r2, [r0, #0]
 800afec:	429a      	cmp	r2, r3
 800afee:	bf18      	it	ne
 800aff0:	2400      	movne	r4, #0
 800aff2:	48a4      	ldr	r0, [pc, #656]	; (800b284 <ai_platform_network_process+0x2a8>)
 800aff4:	4ba4      	ldr	r3, [pc, #656]	; (800b288 <ai_platform_network_process+0x2ac>)
 800aff6:	6802      	ldr	r2, [r0, #0]
 800aff8:	f022 0201 	bic.w	r2, r2, #1
 800affc:	6002      	str	r2, [r0, #0]
 800affe:	2201      	movs	r2, #1
 800b000:	601a      	str	r2, [r3, #0]
 800b002:	681a      	ldr	r2, [r3, #0]
 800b004:	2a00      	cmp	r2, #0
 800b006:	d1fc      	bne.n	800b002 <ai_platform_network_process+0x26>
 800b008:	4ba0      	ldr	r3, [pc, #640]	; (800b28c <ai_platform_network_process+0x2b0>)
 800b00a:	4aa1      	ldr	r2, [pc, #644]	; (800b290 <ai_platform_network_process+0x2b4>)
 800b00c:	601a      	str	r2, [r3, #0]
 800b00e:	681a      	ldr	r2, [r3, #0]
 800b010:	4ba0      	ldr	r3, [pc, #640]	; (800b294 <ai_platform_network_process+0x2b8>)
 800b012:	429a      	cmp	r2, r3
 800b014:	d000      	beq.n	800b018 <ai_platform_network_process+0x3c>
 800b016:	e7fe      	b.n	800b016 <ai_platform_network_process+0x3a>
 800b018:	2c00      	cmp	r4, #0
 800b01a:	d066      	beq.n	800b0ea <ai_platform_network_process+0x10e>
 800b01c:	f8b4 7048 	ldrh.w	r7, [r4, #72]	; 0x48
 800b020:	b107      	cbz	r7, 800b024 <ai_platform_network_process+0x48>
 800b022:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 800b024:	68e3      	ldr	r3, [r4, #12]
 800b026:	f003 0303 	and.w	r3, r3, #3
 800b02a:	2600      	movs	r6, #0
 800b02c:	2b03      	cmp	r3, #3
 800b02e:	6166      	str	r6, [r4, #20]
 800b030:	f040 80fe 	bne.w	800b230 <ai_platform_network_process+0x254>
 800b034:	2900      	cmp	r1, #0
 800b036:	d07f      	beq.n	800b138 <ai_platform_network_process+0x15c>
 800b038:	2f00      	cmp	r7, #0
 800b03a:	d07d      	beq.n	800b138 <ai_platform_network_process+0x15c>
 800b03c:	883b      	ldrh	r3, [r7, #0]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d07a      	beq.n	800b138 <ai_platform_network_process+0x15c>
 800b042:	460d      	mov	r5, r1
 800b044:	46a0      	mov	r8, r4
 800b046:	f835 9f04 	ldrh.w	r9, [r5, #4]!
 800b04a:	429e      	cmp	r6, r3
 800b04c:	d27d      	bcs.n	800b14a <ai_platform_network_process+0x16e>
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d07a      	beq.n	800b14a <ai_platform_network_process+0x16e>
 800b054:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 800b058:	2c00      	cmp	r4, #0
 800b05a:	d076      	beq.n	800b14a <ai_platform_network_process+0x16e>
 800b05c:	68bb      	ldr	r3, [r7, #8]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	eb13 1a06 	adds.w	sl, r3, r6, lsl #4
 800b064:	d067      	beq.n	800b136 <ai_platform_network_process+0x15a>
 800b066:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 800b06a:	f8b5 b002 	ldrh.w	fp, [r5, #2]
 800b06e:	69a0      	ldr	r0, [r4, #24]
 800b070:	f8d5 c008 	ldr.w	ip, [r5, #8]
 800b074:	6841      	ldr	r1, [r0, #4]
 800b076:	fb0b f30e 	mul.w	r3, fp, lr
 800b07a:	fb0c f303 	mul.w	r3, ip, r3
 800b07e:	4299      	cmp	r1, r3
 800b080:	d350      	bcc.n	800b124 <ai_platform_network_process+0x148>
 800b082:	68e3      	ldr	r3, [r4, #12]
 800b084:	68da      	ldr	r2, [r3, #12]
 800b086:	455a      	cmp	r2, fp
 800b088:	d14c      	bne.n	800b124 <ai_platform_network_process+0x148>
 800b08a:	689a      	ldr	r2, [r3, #8]
 800b08c:	4572      	cmp	r2, lr
 800b08e:	d149      	bne.n	800b124 <ai_platform_network_process+0x148>
 800b090:	685b      	ldr	r3, [r3, #4]
 800b092:	459c      	cmp	ip, r3
 800b094:	d146      	bne.n	800b124 <ai_platform_network_process+0x148>
 800b096:	6800      	ldr	r0, [r0, #0]
 800b098:	f002 f9a6 	bl	800d3e8 <ai_array_get_byte_size>
 800b09c:	68e2      	ldr	r2, [r4, #12]
 800b09e:	6963      	ldr	r3, [r4, #20]
 800b0a0:	68d2      	ldr	r2, [r2, #12]
 800b0a2:	68db      	ldr	r3, [r3, #12]
 800b0a4:	fb03 f302 	mul.w	r3, r3, r2
 800b0a8:	4298      	cmp	r0, r3
 800b0aa:	d33b      	bcc.n	800b124 <ai_platform_network_process+0x148>
 800b0ac:	69a3      	ldr	r3, [r4, #24]
 800b0ae:	6818      	ldr	r0, [r3, #0]
 800b0b0:	f002 f94e 	bl	800d350 <ai_array_to_buffer_fmt>
 800b0b4:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800b0b8:	4043      	eors	r3, r0
 800b0ba:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 800b0be:	d128      	bne.n	800b112 <ai_platform_network_process+0x136>
 800b0c0:	68eb      	ldr	r3, [r5, #12]
 800b0c2:	b1f3      	cbz	r3, 800b102 <ai_platform_network_process+0x126>
 800b0c4:	f8b5 b000 	ldrh.w	fp, [r5]
 800b0c8:	f1bb 0f00 	cmp.w	fp, #0
 800b0cc:	d012      	beq.n	800b0f4 <ai_platform_network_process+0x118>
 800b0ce:	4623      	mov	r3, r4
 800b0d0:	f105 020c 	add.w	r2, r5, #12
 800b0d4:	4629      	mov	r1, r5
 800b0d6:	4650      	mov	r0, sl
 800b0d8:	f7ff fe10 	bl	800acfc <_platform_network_state_setup.isra.1>
 800b0dc:	45d9      	cmp	r9, fp
 800b0de:	883b      	ldrh	r3, [r7, #0]
 800b0e0:	bf38      	it	cc
 800b0e2:	46d9      	movcc	r9, fp
 800b0e4:	3601      	adds	r6, #1
 800b0e6:	3518      	adds	r5, #24
 800b0e8:	e7af      	b.n	800b04a <ai_platform_network_process+0x6e>
 800b0ea:	46a3      	mov	fp, r4
 800b0ec:	4658      	mov	r0, fp
 800b0ee:	b003      	add	sp, #12
 800b0f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0f4:	f108 0010 	add.w	r0, r8, #16
 800b0f8:	2221      	movs	r2, #33	; 0x21
 800b0fa:	2112      	movs	r1, #18
 800b0fc:	f000 f980 	bl	800b400 <core_set_error>
 800b100:	e7f4      	b.n	800b0ec <ai_platform_network_process+0x110>
 800b102:	f108 0010 	add.w	r0, r8, #16
 800b106:	2217      	movs	r2, #23
 800b108:	2112      	movs	r1, #18
 800b10a:	469b      	mov	fp, r3
 800b10c:	f000 f978 	bl	800b400 <core_set_error>
 800b110:	e7ec      	b.n	800b0ec <ai_platform_network_process+0x110>
 800b112:	f108 0010 	add.w	r0, r8, #16
 800b116:	2219      	movs	r2, #25
 800b118:	2112      	movs	r1, #18
 800b11a:	f000 f971 	bl	800b400 <core_set_error>
 800b11e:	f04f 0b00 	mov.w	fp, #0
 800b122:	e7e3      	b.n	800b0ec <ai_platform_network_process+0x110>
 800b124:	f108 0010 	add.w	r0, r8, #16
 800b128:	2218      	movs	r2, #24
 800b12a:	2112      	movs	r1, #18
 800b12c:	f000 f968 	bl	800b400 <core_set_error>
 800b130:	f04f 0b00 	mov.w	fp, #0
 800b134:	e7da      	b.n	800b0ec <ai_platform_network_process+0x110>
 800b136:	4644      	mov	r4, r8
 800b138:	f104 0010 	add.w	r0, r4, #16
 800b13c:	2217      	movs	r2, #23
 800b13e:	2112      	movs	r1, #18
 800b140:	f000 f95e 	bl	800b400 <core_set_error>
 800b144:	f04f 0b00 	mov.w	fp, #0
 800b148:	e7d0      	b.n	800b0ec <ai_platform_network_process+0x110>
 800b14a:	9a01      	ldr	r2, [sp, #4]
 800b14c:	f8b8 3048 	ldrh.w	r3, [r8, #72]	; 0x48
 800b150:	4644      	mov	r4, r8
 800b152:	2a00      	cmp	r2, #0
 800b154:	f000 80a4 	beq.w	800b2a0 <ai_platform_network_process+0x2c4>
 800b158:	2b01      	cmp	r3, #1
 800b15a:	f240 8140 	bls.w	800b3de <ai_platform_network_process+0x402>
 800b15e:	f8d8 804c 	ldr.w	r8, [r8, #76]	; 0x4c
 800b162:	f118 0f0c 	cmn.w	r8, #12
 800b166:	f000 813a 	beq.w	800b3de <ai_platform_network_process+0x402>
 800b16a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	f000 8135 	beq.w	800b3de <ai_platform_network_process+0x402>
 800b174:	3204      	adds	r2, #4
 800b176:	4615      	mov	r5, r2
 800b178:	2700      	movs	r7, #0
 800b17a:	429f      	cmp	r7, r3
 800b17c:	f080 808c 	bcs.w	800b298 <ai_platform_network_process+0x2bc>
 800b180:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800b184:	2b00      	cmp	r3, #0
 800b186:	f000 8087 	beq.w	800b298 <ai_platform_network_process+0x2bc>
 800b18a:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 800b18e:	2e00      	cmp	r6, #0
 800b190:	f000 8082 	beq.w	800b298 <ai_platform_network_process+0x2bc>
 800b194:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	eb13 1a07 	adds.w	sl, r3, r7, lsl #4
 800b19e:	d067      	beq.n	800b270 <ai_platform_network_process+0x294>
 800b1a0:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 800b1a4:	f8b5 b002 	ldrh.w	fp, [r5, #2]
 800b1a8:	69b0      	ldr	r0, [r6, #24]
 800b1aa:	f8d5 c008 	ldr.w	ip, [r5, #8]
 800b1ae:	6841      	ldr	r1, [r0, #4]
 800b1b0:	fb0b f30e 	mul.w	r3, fp, lr
 800b1b4:	fb0c f303 	mul.w	r3, ip, r3
 800b1b8:	4299      	cmp	r1, r3
 800b1ba:	f0c0 8110 	bcc.w	800b3de <ai_platform_network_process+0x402>
 800b1be:	68f3      	ldr	r3, [r6, #12]
 800b1c0:	68da      	ldr	r2, [r3, #12]
 800b1c2:	455a      	cmp	r2, fp
 800b1c4:	f040 810b 	bne.w	800b3de <ai_platform_network_process+0x402>
 800b1c8:	689a      	ldr	r2, [r3, #8]
 800b1ca:	4572      	cmp	r2, lr
 800b1cc:	f040 8107 	bne.w	800b3de <ai_platform_network_process+0x402>
 800b1d0:	685b      	ldr	r3, [r3, #4]
 800b1d2:	459c      	cmp	ip, r3
 800b1d4:	f040 8103 	bne.w	800b3de <ai_platform_network_process+0x402>
 800b1d8:	6800      	ldr	r0, [r0, #0]
 800b1da:	f002 f905 	bl	800d3e8 <ai_array_get_byte_size>
 800b1de:	68f2      	ldr	r2, [r6, #12]
 800b1e0:	6973      	ldr	r3, [r6, #20]
 800b1e2:	68d2      	ldr	r2, [r2, #12]
 800b1e4:	68db      	ldr	r3, [r3, #12]
 800b1e6:	fb03 f302 	mul.w	r3, r3, r2
 800b1ea:	4298      	cmp	r0, r3
 800b1ec:	f0c0 80f7 	bcc.w	800b3de <ai_platform_network_process+0x402>
 800b1f0:	69b3      	ldr	r3, [r6, #24]
 800b1f2:	6818      	ldr	r0, [r3, #0]
 800b1f4:	f002 f8ac 	bl	800d350 <ai_array_to_buffer_fmt>
 800b1f8:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800b1fc:	4043      	eors	r3, r0
 800b1fe:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 800b202:	d12c      	bne.n	800b25e <ai_platform_network_process+0x282>
 800b204:	68eb      	ldr	r3, [r5, #12]
 800b206:	b313      	cbz	r3, 800b24e <ai_platform_network_process+0x272>
 800b208:	f8b5 b000 	ldrh.w	fp, [r5]
 800b20c:	f1bb 0f00 	cmp.w	fp, #0
 800b210:	d016      	beq.n	800b240 <ai_platform_network_process+0x264>
 800b212:	4633      	mov	r3, r6
 800b214:	f105 020c 	add.w	r2, r5, #12
 800b218:	4629      	mov	r1, r5
 800b21a:	4650      	mov	r0, sl
 800b21c:	f7ff fd6e 	bl	800acfc <_platform_network_state_setup.isra.1>
 800b220:	45d9      	cmp	r9, fp
 800b222:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800b226:	bf38      	it	cc
 800b228:	46d9      	movcc	r9, fp
 800b22a:	3701      	adds	r7, #1
 800b22c:	3518      	adds	r5, #24
 800b22e:	e7a4      	b.n	800b17a <ai_platform_network_process+0x19e>
 800b230:	f104 0010 	add.w	r0, r4, #16
 800b234:	2230      	movs	r2, #48	; 0x30
 800b236:	2111      	movs	r1, #17
 800b238:	f000 f8e2 	bl	800b400 <core_set_error>
 800b23c:	46b3      	mov	fp, r6
 800b23e:	e755      	b.n	800b0ec <ai_platform_network_process+0x110>
 800b240:	f104 0010 	add.w	r0, r4, #16
 800b244:	2221      	movs	r2, #33	; 0x21
 800b246:	2113      	movs	r1, #19
 800b248:	f000 f8da 	bl	800b400 <core_set_error>
 800b24c:	e74e      	b.n	800b0ec <ai_platform_network_process+0x110>
 800b24e:	f104 0010 	add.w	r0, r4, #16
 800b252:	2217      	movs	r2, #23
 800b254:	2113      	movs	r1, #19
 800b256:	469b      	mov	fp, r3
 800b258:	f000 f8d2 	bl	800b400 <core_set_error>
 800b25c:	e746      	b.n	800b0ec <ai_platform_network_process+0x110>
 800b25e:	f104 0010 	add.w	r0, r4, #16
 800b262:	2219      	movs	r2, #25
 800b264:	2113      	movs	r1, #19
 800b266:	f000 f8cb 	bl	800b400 <core_set_error>
 800b26a:	f04f 0b00 	mov.w	fp, #0
 800b26e:	e73d      	b.n	800b0ec <ai_platform_network_process+0x110>
 800b270:	f104 0010 	add.w	r0, r4, #16
 800b274:	2217      	movs	r2, #23
 800b276:	2113      	movs	r1, #19
 800b278:	f000 f8c2 	bl	800b400 <core_set_error>
 800b27c:	46d3      	mov	fp, sl
 800b27e:	e735      	b.n	800b0ec <ai_platform_network_process+0x110>
 800b280:	a1c00100 	.word	0xa1c00100
 800b284:	e0002000 	.word	0xe0002000
 800b288:	40023008 	.word	0x40023008
 800b28c:	40023000 	.word	0x40023000
 800b290:	f407a5c2 	.word	0xf407a5c2
 800b294:	b5e8b5cd 	.word	0xb5e8b5cd
 800b298:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 800b29c:	f8a4 9014 	strh.w	r9, [r4, #20]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	f000 8099 	beq.w	800b3d8 <ai_platform_network_process+0x3fc>
 800b2a6:	2b01      	cmp	r3, #1
 800b2a8:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800b2aa:	f240 8093 	bls.w	800b3d4 <ai_platform_network_process+0x3f8>
 800b2ae:	f105 070c 	add.w	r7, r5, #12
 800b2b2:	8ae0      	ldrh	r0, [r4, #22]
 800b2b4:	8aa3      	ldrh	r3, [r4, #20]
 800b2b6:	4283      	cmp	r3, r0
 800b2b8:	d977      	bls.n	800b3aa <ai_platform_network_process+0x3ce>
 800b2ba:	46a3      	mov	fp, r4
 800b2bc:	2d00      	cmp	r5, #0
 800b2be:	d032      	beq.n	800b326 <ai_platform_network_process+0x34a>
 800b2c0:	882b      	ldrh	r3, [r5, #0]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d02f      	beq.n	800b326 <ai_platform_network_process+0x34a>
 800b2c6:	686b      	ldr	r3, [r5, #4]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d02c      	beq.n	800b326 <ai_platform_network_process+0x34a>
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f04f 0800 	mov.w	r8, #0
 800b2d2:	b343      	cbz	r3, 800b326 <ai_platform_network_process+0x34a>
 800b2d4:	68a9      	ldr	r1, [r5, #8]
 800b2d6:	699a      	ldr	r2, [r3, #24]
 800b2d8:	f8d1 a000 	ldr.w	sl, [r1]
 800b2dc:	6814      	ldr	r4, [r2, #0]
 800b2de:	6890      	ldr	r0, [r2, #8]
 800b2e0:	ea4f 1908 	mov.w	r9, r8, lsl #4
 800b2e4:	eb0a 0609 	add.w	r6, sl, r9
 800b2e8:	00a4      	lsls	r4, r4, #2
 800b2ea:	6871      	ldr	r1, [r6, #4]
 800b2ec:	d45f      	bmi.n	800b3ae <ai_platform_network_process+0x3d2>
 800b2ee:	68d4      	ldr	r4, [r2, #12]
 800b2f0:	1b00      	subs	r0, r0, r4
 800b2f2:	4401      	add	r1, r0
 800b2f4:	6091      	str	r1, [r2, #8]
 800b2f6:	699b      	ldr	r3, [r3, #24]
 800b2f8:	6872      	ldr	r2, [r6, #4]
 800b2fa:	60da      	str	r2, [r3, #12]
 800b2fc:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 800b300:	f85a 2009 	ldr.w	r2, [sl, r9]
 800b304:	440b      	add	r3, r1
 800b306:	4293      	cmp	r3, r2
 800b308:	bf24      	itt	cs
 800b30a:	68f3      	ldrcs	r3, [r6, #12]
 800b30c:	1ad3      	subcs	r3, r2, r3
 800b30e:	6073      	str	r3, [r6, #4]
 800b310:	882b      	ldrh	r3, [r5, #0]
 800b312:	f108 0801 	add.w	r8, r8, #1
 800b316:	4598      	cmp	r8, r3
 800b318:	d205      	bcs.n	800b326 <ai_platform_network_process+0x34a>
 800b31a:	686b      	ldr	r3, [r5, #4]
 800b31c:	b11b      	cbz	r3, 800b326 <ai_platform_network_process+0x34a>
 800b31e:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d1d6      	bne.n	800b2d4 <ai_platform_network_process+0x2f8>
 800b326:	4658      	mov	r0, fp
 800b328:	f001 ffd8 	bl	800d2dc <ai_layers_forward_all>
 800b32c:	2f00      	cmp	r7, #0
 800b32e:	d032      	beq.n	800b396 <ai_platform_network_process+0x3ba>
 800b330:	883b      	ldrh	r3, [r7, #0]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d02f      	beq.n	800b396 <ai_platform_network_process+0x3ba>
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	b36b      	cbz	r3, 800b396 <ai_platform_network_process+0x3ba>
 800b33a:	6818      	ldr	r0, [r3, #0]
 800b33c:	b358      	cbz	r0, 800b396 <ai_platform_network_process+0x3ba>
 800b33e:	f04f 0800 	mov.w	r8, #0
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	6981      	ldr	r1, [r0, #24]
 800b346:	f8d3 a000 	ldr.w	sl, [r3]
 800b34a:	680c      	ldr	r4, [r1, #0]
 800b34c:	ea4f 1908 	mov.w	r9, r8, lsl #4
 800b350:	eb0a 0609 	add.w	r6, sl, r9
 800b354:	e9d6 c201 	ldrd	ip, r2, [r6, #4]
 800b358:	00a4      	lsls	r4, r4, #2
 800b35a:	eb0c 0302 	add.w	r3, ip, r2
 800b35e:	d42a      	bmi.n	800b3b6 <ai_platform_network_process+0x3da>
 800b360:	f85a 2009 	ldr.w	r2, [sl, r9]
 800b364:	4293      	cmp	r3, r2
 800b366:	bf24      	itt	cs
 800b368:	68f3      	ldrcs	r3, [r6, #12]
 800b36a:	1ad3      	subcs	r3, r2, r3
 800b36c:	6073      	str	r3, [r6, #4]
 800b36e:	6981      	ldr	r1, [r0, #24]
 800b370:	e9d1 2402 	ldrd	r2, r4, [r1, #8]
 800b374:	1b12      	subs	r2, r2, r4
 800b376:	4413      	add	r3, r2
 800b378:	608b      	str	r3, [r1, #8]
 800b37a:	6983      	ldr	r3, [r0, #24]
 800b37c:	6872      	ldr	r2, [r6, #4]
 800b37e:	60da      	str	r2, [r3, #12]
 800b380:	883b      	ldrh	r3, [r7, #0]
 800b382:	f108 0801 	add.w	r8, r8, #1
 800b386:	4598      	cmp	r8, r3
 800b388:	d205      	bcs.n	800b396 <ai_platform_network_process+0x3ba>
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	b11b      	cbz	r3, 800b396 <ai_platform_network_process+0x3ba>
 800b38e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800b392:	2800      	cmp	r0, #0
 800b394:	d1d5      	bne.n	800b342 <ai_platform_network_process+0x366>
 800b396:	f8bb 0016 	ldrh.w	r0, [fp, #22]
 800b39a:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 800b39e:	3001      	adds	r0, #1
 800b3a0:	b280      	uxth	r0, r0
 800b3a2:	4283      	cmp	r3, r0
 800b3a4:	f8ab 0016 	strh.w	r0, [fp, #22]
 800b3a8:	d888      	bhi.n	800b2bc <ai_platform_network_process+0x2e0>
 800b3aa:	4683      	mov	fp, r0
 800b3ac:	e69e      	b.n	800b0ec <ai_platform_network_process+0x110>
 800b3ae:	68b2      	ldr	r2, [r6, #8]
 800b3b0:	f002 f86e 	bl	800d490 <memcpy>
 800b3b4:	e7a2      	b.n	800b2fc <ai_platform_network_process+0x320>
 800b3b6:	6889      	ldr	r1, [r1, #8]
 800b3b8:	4660      	mov	r0, ip
 800b3ba:	f002 f869 	bl	800d490 <memcpy>
 800b3be:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 800b3c2:	f85a 2009 	ldr.w	r2, [sl, r9]
 800b3c6:	440b      	add	r3, r1
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	bf24      	itt	cs
 800b3cc:	68f3      	ldrcs	r3, [r6, #12]
 800b3ce:	1ad3      	subcs	r3, r2, r3
 800b3d0:	6073      	str	r3, [r6, #4]
 800b3d2:	e7d5      	b.n	800b380 <ai_platform_network_process+0x3a4>
 800b3d4:	2700      	movs	r7, #0
 800b3d6:	e76c      	b.n	800b2b2 <ai_platform_network_process+0x2d6>
 800b3d8:	461d      	mov	r5, r3
 800b3da:	461f      	mov	r7, r3
 800b3dc:	e769      	b.n	800b2b2 <ai_platform_network_process+0x2d6>
 800b3de:	f104 0010 	add.w	r0, r4, #16
 800b3e2:	2218      	movs	r2, #24
 800b3e4:	2113      	movs	r1, #19
 800b3e6:	f000 f80b 	bl	800b400 <core_set_error>
 800b3ea:	f04f 0b00 	mov.w	fp, #0
 800b3ee:	e67d      	b.n	800b0ec <ai_platform_network_process+0x110>

0800b3f0 <core_init>:
 800b3f0:	2001      	movs	r0, #1
 800b3f2:	4770      	bx	lr

0800b3f4 <core_get_error>:
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	6800      	ldr	r0, [r0, #0]
 800b3fa:	601a      	str	r2, [r3, #0]
 800b3fc:	4770      	bx	lr
 800b3fe:	bf00      	nop

0800b400 <core_set_error>:
 800b400:	7803      	ldrb	r3, [r0, #0]
 800b402:	b933      	cbnz	r3, 800b412 <core_set_error+0x12>
 800b404:	7001      	strb	r1, [r0, #0]
 800b406:	6803      	ldr	r3, [r0, #0]
 800b408:	f362 231f 	bfi	r3, r2, #8, #24
 800b40c:	6003      	str	r3, [r0, #0]
 800b40e:	2001      	movs	r0, #1
 800b410:	4770      	bx	lr
 800b412:	2000      	movs	r0, #0
 800b414:	4770      	bx	lr
 800b416:	bf00      	nop

0800b418 <func_dummy>:
 800b418:	4770      	bx	lr
 800b41a:	bf00      	nop

0800b41c <ai_dict8_dot_array_f32>:
 800b41c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b420:	f8dd c020 	ldr.w	ip, [sp, #32]
 800b424:	ea5f 08dc 	movs.w	r8, ip, lsr #3
 800b428:	f000 80c0 	beq.w	800b5ac <ai_dict8_dot_array_f32+0x190>
 800b42c:	f101 0408 	add.w	r4, r1, #8
 800b430:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 800b434:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800b5b4 <ai_dict8_dot_array_f32+0x198>
 800b438:	eb04 0e09 	add.w	lr, r4, r9
 800b43c:	f103 0520 	add.w	r5, r3, #32
 800b440:	f814 6c07 	ldrb.w	r6, [r4, #-7]
 800b444:	f814 ac08 	ldrb.w	sl, [r4, #-8]
 800b448:	ed15 3a07 	vldr	s6, [r5, #-28]	; 0xffffffe4
 800b44c:	ed15 5a08 	vldr	s10, [r5, #-32]	; 0xffffffe0
 800b450:	f814 7c06 	ldrb.w	r7, [r4, #-6]
 800b454:	ed15 4a06 	vldr	s8, [r5, #-24]	; 0xffffffe8
 800b458:	ed15 6a05 	vldr	s12, [r5, #-20]	; 0xffffffec
 800b45c:	ed55 3a04 	vldr	s7, [r5, #-16]
 800b460:	ed55 4a03 	vldr	s9, [r5, #-12]
 800b464:	ed55 5a02 	vldr	s11, [r5, #-8]
 800b468:	ed55 6a01 	vldr	s13, [r5, #-4]
 800b46c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b470:	edd6 7a00 	vldr	s15, [r6]
 800b474:	f814 6c05 	ldrb.w	r6, [r4, #-5]
 800b478:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800b47c:	ee67 7a83 	vmul.f32	s15, s15, s6
 800b480:	ed9a 3a00 	vldr	s6, [sl]
 800b484:	f814 ac04 	ldrb.w	sl, [r4, #-4]
 800b488:	eee3 7a05 	vfma.f32	s15, s6, s10
 800b48c:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800b490:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b494:	ed97 3a00 	vldr	s6, [r7]
 800b498:	ed96 5a00 	vldr	s10, [r6]
 800b49c:	f814 6c03 	ldrb.w	r6, [r4, #-3]
 800b4a0:	f814 7c02 	ldrb.w	r7, [r4, #-2]
 800b4a4:	eee3 7a04 	vfma.f32	s15, s6, s8
 800b4a8:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800b4ac:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b4b0:	ed9a 3a00 	vldr	s6, [sl]
 800b4b4:	ed96 4a00 	vldr	s8, [r6]
 800b4b8:	f814 6c01 	ldrb.w	r6, [r4, #-1]
 800b4bc:	eee5 7a06 	vfma.f32	s15, s10, s12
 800b4c0:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800b4c4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b4c8:	ed97 5a00 	vldr	s10, [r7]
 800b4cc:	ed96 6a00 	vldr	s12, [r6]
 800b4d0:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b4d4:	3408      	adds	r4, #8
 800b4d6:	45a6      	cmp	lr, r4
 800b4d8:	f105 0520 	add.w	r5, r5, #32
 800b4dc:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b4e0:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b4e4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b4e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b4ec:	d1a8      	bne.n	800b440 <ai_dict8_dot_array_f32+0x24>
 800b4ee:	4449      	add	r1, r9
 800b4f0:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 800b4f4:	f01c 0c07 	ands.w	ip, ip, #7
 800b4f8:	d050      	beq.n	800b59c <ai_dict8_dot_array_f32+0x180>
 800b4fa:	780c      	ldrb	r4, [r1, #0]
 800b4fc:	edd3 6a00 	vldr	s13, [r3]
 800b500:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800b504:	edd4 7a00 	vldr	s15, [r4]
 800b508:	f1bc 0f01 	cmp.w	ip, #1
 800b50c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b510:	d044      	beq.n	800b59c <ai_dict8_dot_array_f32+0x180>
 800b512:	784c      	ldrb	r4, [r1, #1]
 800b514:	edd3 6a01 	vldr	s13, [r3, #4]
 800b518:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800b51c:	edd4 7a00 	vldr	s15, [r4]
 800b520:	f1bc 0f02 	cmp.w	ip, #2
 800b524:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b528:	d038      	beq.n	800b59c <ai_dict8_dot_array_f32+0x180>
 800b52a:	788c      	ldrb	r4, [r1, #2]
 800b52c:	edd3 6a02 	vldr	s13, [r3, #8]
 800b530:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800b534:	edd4 7a00 	vldr	s15, [r4]
 800b538:	f1bc 0f03 	cmp.w	ip, #3
 800b53c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b540:	d02c      	beq.n	800b59c <ai_dict8_dot_array_f32+0x180>
 800b542:	78cc      	ldrb	r4, [r1, #3]
 800b544:	edd3 6a03 	vldr	s13, [r3, #12]
 800b548:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800b54c:	edd4 7a00 	vldr	s15, [r4]
 800b550:	f1bc 0f04 	cmp.w	ip, #4
 800b554:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b558:	d020      	beq.n	800b59c <ai_dict8_dot_array_f32+0x180>
 800b55a:	790c      	ldrb	r4, [r1, #4]
 800b55c:	edd3 6a04 	vldr	s13, [r3, #16]
 800b560:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800b564:	edd4 7a00 	vldr	s15, [r4]
 800b568:	f1bc 0f05 	cmp.w	ip, #5
 800b56c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b570:	d014      	beq.n	800b59c <ai_dict8_dot_array_f32+0x180>
 800b572:	794c      	ldrb	r4, [r1, #5]
 800b574:	edd3 6a05 	vldr	s13, [r3, #20]
 800b578:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800b57c:	edd4 7a00 	vldr	s15, [r4]
 800b580:	f1bc 0f06 	cmp.w	ip, #6
 800b584:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b588:	d008      	beq.n	800b59c <ai_dict8_dot_array_f32+0x180>
 800b58a:	7989      	ldrb	r1, [r1, #6]
 800b58c:	edd3 7a06 	vldr	s15, [r3, #24]
 800b590:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b594:	edd2 6a00 	vldr	s13, [r2]
 800b598:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b59c:	edd0 7a00 	vldr	s15, [r0]
 800b5a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b5a4:	ed80 7a00 	vstr	s14, [r0]
 800b5a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5ac:	ed9f 7a01 	vldr	s14, [pc, #4]	; 800b5b4 <ai_dict8_dot_array_f32+0x198>
 800b5b0:	e7a0      	b.n	800b4f4 <ai_dict8_dot_array_f32+0xd8>
 800b5b2:	bf00      	nop
 800b5b4:	00000000 	.word	0x00000000

0800b5b8 <ai_dict4_dot_array_f32>:
 800b5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5bc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b5be:	f027 0c01 	bic.w	ip, r7, #1
 800b5c2:	ea5f 08d7 	movs.w	r8, r7, lsr #3
 800b5c6:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 800b5ca:	f000 80ae 	beq.w	800b72a <ai_dict4_dot_array_f32+0x172>
 800b5ce:	1d0d      	adds	r5, r1, #4
 800b5d0:	ea4f 0988 	mov.w	r9, r8, lsl #2
 800b5d4:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800b730 <ai_dict4_dot_array_f32+0x178>
 800b5d8:	eb05 0e09 	add.w	lr, r5, r9
 800b5dc:	f103 0420 	add.w	r4, r3, #32
 800b5e0:	f815 6c04 	ldrb.w	r6, [r5, #-4]
 800b5e4:	ed14 3a07 	vldr	s6, [r4, #-28]	; 0xffffffe4
 800b5e8:	f815 bc03 	ldrb.w	fp, [r5, #-3]
 800b5ec:	ed54 3a08 	vldr	s7, [r4, #-32]	; 0xffffffe0
 800b5f0:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800b5f4:	ed54 4a05 	vldr	s9, [r4, #-20]	; 0xffffffec
 800b5f8:	ed14 5a04 	vldr	s10, [r4, #-16]
 800b5fc:	ed54 5a03 	vldr	s11, [r4, #-12]
 800b600:	ed14 6a02 	vldr	s12, [r4, #-8]
 800b604:	ed54 6a01 	vldr	s13, [r4, #-4]
 800b608:	f006 0a0f 	and.w	sl, r6, #15
 800b60c:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800b610:	edda 7a00 	vldr	s15, [sl]
 800b614:	f815 ac02 	ldrb.w	sl, [r5, #-2]
 800b618:	0936      	lsrs	r6, r6, #4
 800b61a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b61e:	ee67 7a83 	vmul.f32	s15, s15, s6
 800b622:	ed96 3a00 	vldr	s6, [r6]
 800b626:	ea4f 161b 	mov.w	r6, fp, lsr #4
 800b62a:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b62e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b632:	f00b 0b0f 	and.w	fp, fp, #15
 800b636:	edd6 3a00 	vldr	s7, [r6]
 800b63a:	f815 6c01 	ldrb.w	r6, [r5, #-1]
 800b63e:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b642:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 800b646:	3504      	adds	r5, #4
 800b648:	ed9b 4a00 	vldr	s8, [fp]
 800b64c:	ea4f 1b1a 	mov.w	fp, sl, lsr #4
 800b650:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b654:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 800b658:	f00a 0a0f 	and.w	sl, sl, #15
 800b65c:	eddb 4a00 	vldr	s9, [fp]
 800b660:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b664:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800b668:	45ae      	cmp	lr, r5
 800b66a:	ed9a 5a00 	vldr	s10, [sl]
 800b66e:	ea4f 1a16 	mov.w	sl, r6, lsr #4
 800b672:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b676:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 800b67a:	f006 060f 	and.w	r6, r6, #15
 800b67e:	edda 5a00 	vldr	s11, [sl]
 800b682:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b686:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b68a:	f104 0420 	add.w	r4, r4, #32
 800b68e:	ed96 6a00 	vldr	s12, [r6]
 800b692:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b696:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b69a:	d1a1      	bne.n	800b5e0 <ai_dict4_dot_array_f32+0x28>
 800b69c:	4449      	add	r1, r9
 800b69e:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 800b6a2:	459c      	cmp	ip, r3
 800b6a4:	d92d      	bls.n	800b702 <ai_dict4_dot_array_f32+0x14a>
 800b6a6:	f10c 0c07 	add.w	ip, ip, #7
 800b6aa:	f103 0508 	add.w	r5, r3, #8
 800b6ae:	ebac 0c05 	sub.w	ip, ip, r5
 800b6b2:	f02c 0407 	bic.w	r4, ip, #7
 800b6b6:	f103 0810 	add.w	r8, r3, #16
 800b6ba:	44a0      	add	r8, r4
 800b6bc:	f101 3eff 	add.w	lr, r1, #4294967295
 800b6c0:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 800b6c4:	ed15 6a01 	vldr	s12, [r5, #-4]
 800b6c8:	ed55 6a02 	vldr	s13, [r5, #-8]
 800b6cc:	f004 060f 	and.w	r6, r4, #15
 800b6d0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b6d4:	0924      	lsrs	r4, r4, #4
 800b6d6:	edd6 7a00 	vldr	s15, [r6]
 800b6da:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800b6de:	ee67 7a86 	vmul.f32	s15, s15, s12
 800b6e2:	ed94 6a00 	vldr	s12, [r4]
 800b6e6:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b6ea:	3508      	adds	r5, #8
 800b6ec:	45a8      	cmp	r8, r5
 800b6ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b6f2:	d1e5      	bne.n	800b6c0 <ai_dict4_dot_array_f32+0x108>
 800b6f4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 800b6f8:	f10c 0c01 	add.w	ip, ip, #1
 800b6fc:	4461      	add	r1, ip
 800b6fe:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 800b702:	07fc      	lsls	r4, r7, #31
 800b704:	d509      	bpl.n	800b71a <ai_dict4_dot_array_f32+0x162>
 800b706:	7809      	ldrb	r1, [r1, #0]
 800b708:	edd3 7a00 	vldr	s15, [r3]
 800b70c:	090b      	lsrs	r3, r1, #4
 800b70e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b712:	edd2 6a00 	vldr	s13, [r2]
 800b716:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b71a:	edd0 7a00 	vldr	s15, [r0]
 800b71e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b722:	ed80 7a00 	vstr	s14, [r0]
 800b726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b72a:	ed9f 7a01 	vldr	s14, [pc, #4]	; 800b730 <ai_dict4_dot_array_f32+0x178>
 800b72e:	e7b8      	b.n	800b6a2 <ai_dict4_dot_array_f32+0xea>
 800b730:	00000000 	.word	0x00000000

0800b734 <ai_dict_decompress_f32>:
 800b734:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b738:	9f08      	ldr	r7, [sp, #32]
 800b73a:	2b04      	cmp	r3, #4
 800b73c:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800b740:	d00e      	beq.n	800b760 <ai_dict_decompress_f32+0x2c>
 800b742:	2b08      	cmp	r3, #8
 800b744:	d10a      	bne.n	800b75c <ai_dict_decompress_f32+0x28>
 800b746:	42b8      	cmp	r0, r7
 800b748:	d208      	bcs.n	800b75c <ai_dict_decompress_f32+0x28>
 800b74a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b74e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	f840 3b04 	str.w	r3, [r0], #4
 800b758:	4287      	cmp	r7, r0
 800b75a:	d8f6      	bhi.n	800b74a <ai_dict_decompress_f32+0x16>
 800b75c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b760:	9b07      	ldr	r3, [sp, #28]
 800b762:	ea4f 0c53 	mov.w	ip, r3, lsr #1
 800b766:	ea4f 09cc 	mov.w	r9, ip, lsl #3
 800b76a:	f10c 38ff 	add.w	r8, ip, #4294967295
 800b76e:	f003 0e01 	and.w	lr, r3, #1
 800b772:	42b8      	cmp	r0, r7
 800b774:	d2f2      	bcs.n	800b75c <ai_dict_decompress_f32+0x28>
 800b776:	f1bc 0f00 	cmp.w	ip, #0
 800b77a:	d01a      	beq.n	800b7b2 <ai_dict_decompress_f32+0x7e>
 800b77c:	f100 0508 	add.w	r5, r0, #8
 800b780:	1e4c      	subs	r4, r1, #1
 800b782:	eb01 0608 	add.w	r6, r1, r8
 800b786:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b78a:	091b      	lsrs	r3, r3, #4
 800b78c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b790:	42a6      	cmp	r6, r4
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	f845 3c08 	str.w	r3, [r5, #-8]
 800b798:	7823      	ldrb	r3, [r4, #0]
 800b79a:	f003 030f 	and.w	r3, r3, #15
 800b79e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b7a2:	f105 0508 	add.w	r5, r5, #8
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	f845 3c0c 	str.w	r3, [r5, #-12]
 800b7ac:	d1eb      	bne.n	800b786 <ai_dict_decompress_f32+0x52>
 800b7ae:	4461      	add	r1, ip
 800b7b0:	4448      	add	r0, r9
 800b7b2:	f1be 0f00 	cmp.w	lr, #0
 800b7b6:	d103      	bne.n	800b7c0 <ai_dict_decompress_f32+0x8c>
 800b7b8:	4287      	cmp	r7, r0
 800b7ba:	d8dc      	bhi.n	800b776 <ai_dict_decompress_f32+0x42>
 800b7bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b7c0:	780b      	ldrb	r3, [r1, #0]
 800b7c2:	091b      	lsrs	r3, r3, #4
 800b7c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b7c8:	3101      	adds	r1, #1
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	6003      	str	r3, [r0, #0]
 800b7ce:	3004      	adds	r0, #4
 800b7d0:	e7cf      	b.n	800b772 <ai_dict_decompress_f32+0x3e>
 800b7d2:	bf00      	nop

0800b7d4 <forward_conv2d_nl_pool>:
 800b7d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d8:	ed2d 8b10 	vpush	{d8-d15}
 800b7dc:	b0e1      	sub	sp, #388	; 0x184
 800b7de:	6943      	ldr	r3, [r0, #20]
 800b7e0:	af0a      	add	r7, sp, #40	; 0x28
 800b7e2:	881a      	ldrh	r2, [r3, #0]
 800b7e4:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 800b7e8:	2a00      	cmp	r2, #0
 800b7ea:	f001 8106 	beq.w	800c9fa <forward_conv2d_nl_pool+0x1226>
 800b7ee:	685c      	ldr	r4, [r3, #4]
 800b7f0:	6862      	ldr	r2, [r4, #4]
 800b7f2:	2a00      	cmp	r2, #0
 800b7f4:	f001 80fe 	beq.w	800c9f4 <forward_conv2d_nl_pool+0x1220>
 800b7f8:	f8d2 c000 	ldr.w	ip, [r2]
 800b7fc:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800b800:	2a01      	cmp	r2, #1
 800b802:	f241 80f4 	bls.w	800c9ee <forward_conv2d_nl_pool+0x121a>
 800b806:	6922      	ldr	r2, [r4, #16]
 800b808:	2a00      	cmp	r2, #0
 800b80a:	f001 80eb 	beq.w	800c9e4 <forward_conv2d_nl_pool+0x1210>
 800b80e:	f8d2 9000 	ldr.w	r9, [r2]
 800b812:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800b816:	2a02      	cmp	r2, #2
 800b818:	f001 80e9 	beq.w	800c9ee <forward_conv2d_nl_pool+0x121a>
 800b81c:	69e6      	ldr	r6, [r4, #28]
 800b81e:	2e00      	cmp	r6, #0
 800b820:	f001 80d9 	beq.w	800c9d6 <forward_conv2d_nl_pool+0x1202>
 800b824:	f114 0218 	adds.w	r2, r4, #24
 800b828:	6835      	ldr	r5, [r6, #0]
 800b82a:	d004      	beq.n	800b836 <forward_conv2d_nl_pool+0x62>
 800b82c:	8b22      	ldrh	r2, [r4, #24]
 800b82e:	2a01      	cmp	r2, #1
 800b830:	f241 80e6 	bls.w	800ca00 <forward_conv2d_nl_pool+0x122c>
 800b834:	6872      	ldr	r2, [r6, #4]
 800b836:	68b4      	ldr	r4, [r6, #8]
 800b838:	f8dc b018 	ldr.w	fp, [ip, #24]
 800b83c:	f8dc 800c 	ldr.w	r8, [ip, #12]
 800b840:	f8db 1008 	ldr.w	r1, [fp, #8]
 800b844:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800b848:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b84c:	f8d9 e00c 	ldr.w	lr, [r9, #12]
 800b850:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
 800b854:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800b858:	f8c7 1090 	str.w	r1, [r7, #144]	; 0x90
 800b85c:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800b860:	f8c7 1148 	str.w	r1, [r7, #328]	; 0x148
 800b864:	f8de 1004 	ldr.w	r1, [lr, #4]
 800b868:	6b86      	ldr	r6, [r0, #56]	; 0x38
 800b86a:	f8c7 1138 	str.w	r1, [r7, #312]	; 0x138
 800b86e:	f8de 100c 	ldr.w	r1, [lr, #12]
 800b872:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 800b876:	f8de 1008 	ldr.w	r1, [lr, #8]
 800b87a:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800b87e:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 800b882:	6831      	ldr	r1, [r6, #0]
 800b884:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
 800b888:	6871      	ldr	r1, [r6, #4]
 800b88a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
 800b88e:	f8da 1004 	ldr.w	r1, [sl, #4]
 800b892:	f8c7 1154 	str.w	r1, [r7, #340]	; 0x154
 800b896:	f8da 1008 	ldr.w	r1, [sl, #8]
 800b89a:	f8c7 1120 	str.w	r1, [r7, #288]	; 0x120
 800b89e:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800b8a0:	f8d5 c018 	ldr.w	ip, [r5, #24]
 800b8a4:	6809      	ldr	r1, [r1, #0]
 800b8a6:	68b6      	ldr	r6, [r6, #8]
 800b8a8:	f8c7 1134 	str.w	r1, [r7, #308]	; 0x134
 800b8ac:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800b8ae:	6849      	ldr	r1, [r1, #4]
 800b8b0:	6479      	str	r1, [r7, #68]	; 0x44
 800b8b2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800b8b6:	f8c7 1128 	str.w	r1, [r7, #296]	; 0x128
 800b8ba:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800b8bc:	f8c7 1130 	str.w	r1, [r7, #304]	; 0x130
 800b8c0:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800b8c2:	f8c7 114c 	str.w	r1, [r7, #332]	; 0x14c
 800b8c6:	6981      	ldr	r1, [r0, #24]
 800b8c8:	f8c7 1124 	str.w	r1, [r7, #292]	; 0x124
 800b8cc:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800b8ce:	64f9      	str	r1, [r7, #76]	; 0x4c
 800b8d0:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800b8d2:	64b9      	str	r1, [r7, #72]	; 0x48
 800b8d4:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800b8d6:	f8c7 10c4 	str.w	r1, [r7, #196]	; 0xc4
 800b8da:	e9d0 ab0b 	ldrd	sl, fp, [r0, #44]	; 0x2c
 800b8de:	2a00      	cmp	r2, #0
 800b8e0:	f001 806c 	beq.w	800c9bc <forward_conv2d_nl_pool+0x11e8>
 800b8e4:	6992      	ldr	r2, [r2, #24]
 800b8e6:	6892      	ldr	r2, [r2, #8]
 800b8e8:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 800b8ec:	4680      	mov	r8, r0
 800b8ee:	69c2      	ldr	r2, [r0, #28]
 800b8f0:	2c00      	cmp	r4, #0
 800b8f2:	f001 8058 	beq.w	800c9a6 <forward_conv2d_nl_pool+0x11d2>
 800b8f6:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 800b8fa:	6892      	ldr	r2, [r2, #8]
 800b8fc:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b900:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b904:	689b      	ldr	r3, [r3, #8]
 800b906:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b90a:	f001 fd6d 	bl	800d3e8 <ai_array_get_byte_size>
 800b90e:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800b912:	f8d5 c018 	ldr.w	ip, [r5, #24]
 800b916:	881a      	ldrh	r2, [r3, #0]
 800b918:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
 800b91c:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 800b920:	f8b7 0144 	ldrh.w	r0, [r7, #324]	; 0x144
 800b924:	f8d8 1054 	ldr.w	r1, [r8, #84]	; 0x54
 800b928:	6439      	str	r1, [r7, #64]	; 0x40
 800b92a:	fa10 f586 	uxtah	r5, r0, r6
 800b92e:	f8dc 1000 	ldr.w	r1, [ip]
 800b932:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118
 800b936:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 800b93a:	f8d8 2020 	ldr.w	r2, [r8, #32]
 800b93e:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b942:	f3c1 16c6 	ubfx	r6, r1, #7, #7
 800b946:	1e44      	subs	r4, r0, #1
 800b948:	f3c1 5041 	ubfx	r0, r1, #21, #2
 800b94c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b950:	fa1f f28b 	uxth.w	r2, fp
 800b954:	eb05 0e01 	add.w	lr, r5, r1
 800b958:	f8d7 5120 	ldr.w	r5, [r7, #288]	; 0x120
 800b95c:	f8dc 1000 	ldr.w	r1, [ip]
 800b960:	3a01      	subs	r2, #1
 800b962:	fb04 5402 	mla	r4, r4, r2, r5
 800b966:	fa1f f28a 	uxth.w	r2, sl
 800b96a:	f8c7 408c 	str.w	r4, [r7, #140]	; 0x8c
 800b96e:	1e54      	subs	r4, r2, #1
 800b970:	f8b7 2140 	ldrh.w	r2, [r7, #320]	; 0x140
 800b974:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
 800b978:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800b97c:	f8d7 5154 	ldr.w	r5, [r7, #340]	; 0x154
 800b980:	fa46 f000 	asr.w	r0, r6, r0
 800b984:	f3c1 4643 	ubfx	r6, r1, #17, #4
 800b988:	f8b7 114c 	ldrh.w	r1, [r7, #332]	; 0x14c
 800b98c:	f8c7 10cc 	str.w	r1, [r7, #204]	; 0xcc
 800b990:	ebae 0202 	sub.w	r2, lr, r2
 800b994:	fbb2 f2f1 	udiv	r2, r2, r1
 800b998:	f8d7 1154 	ldr.w	r1, [r7, #340]	; 0x154
 800b99c:	3d01      	subs	r5, #1
 800b99e:	fb05 1104 	mla	r1, r5, r4, r1
 800b9a2:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800b9a6:	1c51      	adds	r1, r2, #1
 800b9a8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800b9ac:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 800b9b0:	497c      	ldr	r1, [pc, #496]	; (800bba4 <forward_conv2d_nl_pool+0x3d0>)
 800b9b2:	4614      	mov	r4, r2
 800b9b4:	2a00      	cmp	r2, #0
 800b9b6:	bf08      	it	eq
 800b9b8:	460c      	moveq	r4, r1
 800b9ba:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 800b9be:	f8c7 40d4 	str.w	r4, [r7, #212]	; 0xd4
 800b9c2:	2e04      	cmp	r6, #4
 800b9c4:	b280      	uxth	r0, r0
 800b9c6:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 800b9ca:	f000 8382 	beq.w	800c0d2 <forward_conv2d_nl_pool+0x8fe>
 800b9ce:	2e08      	cmp	r6, #8
 800b9d0:	f000 837f 	beq.w	800c0d2 <forward_conv2d_nl_pool+0x8fe>
 800b9d4:	f8d9 2018 	ldr.w	r2, [r9, #24]
 800b9d8:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800b9dc:	f9b7 2134 	ldrsh.w	r2, [r7, #308]	; 0x134
 800b9e0:	f8c7 2140 	str.w	r2, [r7, #320]	; 0x140
 800b9e4:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800b9e8:	2a03      	cmp	r2, #3
 800b9ea:	f241 8000 	bls.w	800c9ee <forward_conv2d_nl_pool+0x121a>
 800b9ee:	685b      	ldr	r3, [r3, #4]
 800b9f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	f000 836b 	beq.w	800c0ce <forward_conv2d_nl_pool+0x8fa>
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800b9fe:	68da      	ldr	r2, [r3, #12]
 800ba00:	699b      	ldr	r3, [r3, #24]
 800ba02:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 800ba06:	6899      	ldr	r1, [r3, #8]
 800ba08:	f8c7 114c 	str.w	r1, [r7, #332]	; 0x14c
 800ba0c:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 800ba10:	6896      	ldr	r6, [r2, #8]
 800ba12:	f8c7 6144 	str.w	r6, [r7, #324]	; 0x144
 800ba16:	4249      	negs	r1, r1
 800ba18:	f8c7 111c 	str.w	r1, [r7, #284]	; 0x11c
 800ba1c:	2800      	cmp	r0, #0
 800ba1e:	f000 82e1 	beq.w	800bfe4 <forward_conv2d_nl_pool+0x810>
 800ba22:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800ba26:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800ba2a:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800ba2e:	f8d7 50c4 	ldr.w	r5, [r7, #196]	; 0xc4
 800ba32:	ed9f 8a5d 	vldr	s16, [pc, #372]	; 800bba8 <forward_conv2d_nl_pool+0x3d4>
 800ba36:	fb03 f200 	mul.w	r2, r3, r0
 800ba3a:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800ba3e:	008c      	lsls	r4, r1, #2
 800ba40:	fb04 f000 	mul.w	r0, r4, r0
 800ba44:	f8c7 40e8 	str.w	r4, [r7, #232]	; 0xe8
 800ba48:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 800ba4c:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
 800ba50:	fb01 fc02 	mul.w	ip, r1, r2
 800ba54:	00a2      	lsls	r2, r4, #2
 800ba56:	f8c7 2110 	str.w	r2, [r7, #272]	; 0x110
 800ba5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800ba5e:	f8c7 c080 	str.w	ip, [r7, #128]	; 0x80
 800ba62:	00ab      	lsls	r3, r5, #2
 800ba64:	4694      	mov	ip, r2
 800ba66:	fb0c f204 	mul.w	r2, ip, r4
 800ba6a:	fb04 f303 	mul.w	r3, r4, r3
 800ba6e:	f8d7 4080 	ldr.w	r4, [r7, #128]	; 0x80
 800ba72:	f8d7 0100 	ldr.w	r0, [r7, #256]	; 0x100
 800ba76:	00a4      	lsls	r4, r4, #2
 800ba78:	f8c7 40ac 	str.w	r4, [r7, #172]	; 0xac
 800ba7c:	f8d7 40a8 	ldr.w	r4, [r7, #168]	; 0xa8
 800ba80:	f04f 0c00 	mov.w	ip, #0
 800ba84:	fa0f f58a 	sxth.w	r5, sl
 800ba88:	f8c7 c0f0 	str.w	ip, [r7, #240]	; 0xf0
 800ba8c:	46a4      	mov	ip, r4
 800ba8e:	f8d7 4120 	ldr.w	r4, [r7, #288]	; 0x120
 800ba92:	f8c7 50f4 	str.w	r5, [r7, #244]	; 0xf4
 800ba96:	fa0f f58b 	sxth.w	r5, fp
 800ba9a:	f8c7 5104 	str.w	r5, [r7, #260]	; 0x104
 800ba9e:	fb0c fc04 	mul.w	ip, ip, r4
 800baa2:	f8c7 c038 	str.w	ip, [r7, #56]	; 0x38
 800baa6:	fb06 fc03 	mul.w	ip, r6, r3
 800baaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800baae:	f8c7 c054 	str.w	ip, [r7, #84]	; 0x54
 800bab2:	4240      	negs	r0, r0
 800bab4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800bab8:	469c      	mov	ip, r3
 800baba:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 800babe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bac2:	f8d7 40f4 	ldr.w	r4, [r7, #244]	; 0xf4
 800bac6:	f8b7 5130 	ldrh.w	r5, [r7, #304]	; 0x130
 800baca:	f8c7 50f8 	str.w	r5, [r7, #248]	; 0xf8
 800bace:	fb00 f303 	mul.w	r3, r0, r3
 800bad2:	460d      	mov	r5, r1
 800bad4:	fb0c fc04 	mul.w	ip, ip, r4
 800bad8:	62bb      	str	r3, [r7, #40]	; 0x28
 800bada:	fb04 f305 	mul.w	r3, r4, r5
 800bade:	f8c7 c07c 	str.w	ip, [r7, #124]	; 0x7c
 800bae2:	f8d7 50f8 	ldr.w	r5, [r7, #248]	; 0xf8
 800bae6:	627b      	str	r3, [r7, #36]	; 0x24
 800bae8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800baec:	46a6      	mov	lr, r4
 800baee:	f8d7 40fc 	ldr.w	r4, [r7, #252]	; 0xfc
 800baf2:	fb05 f503 	mul.w	r5, r5, r3
 800baf6:	667d      	str	r5, [r7, #100]	; 0x64
 800baf8:	4625      	mov	r5, r4
 800bafa:	fb05 f503 	mul.w	r5, r5, r3
 800bafe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800bb02:	66bd      	str	r5, [r7, #104]	; 0x68
 800bb04:	fb00 f101 	mul.w	r1, r0, r1
 800bb08:	fb03 f306 	mul.w	r3, r3, r6
 800bb0c:	617b      	str	r3, [r7, #20]
 800bb0e:	008b      	lsls	r3, r1, #2
 800bb10:	637b      	str	r3, [r7, #52]	; 0x34
 800bb12:	0093      	lsls	r3, r2, #2
 800bb14:	653b      	str	r3, [r7, #80]	; 0x50
 800bb16:	0083      	lsls	r3, r0, #2
 800bb18:	623b      	str	r3, [r7, #32]
 800bb1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bb1e:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800bb22:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800bb26:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800bb2a:	2400      	movs	r4, #0
 800bb2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bb2e:	4603      	mov	r3, r0
 800bb30:	fb03 f301 	mul.w	r3, r3, r1
 800bb34:	f8c7 40d0 	str.w	r4, [r7, #208]	; 0xd0
 800bb38:	f8d7 40cc 	ldr.w	r4, [r7, #204]	; 0xcc
 800bb3c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800bb40:	00d1      	lsls	r1, r2, #3
 800bb42:	0113      	lsls	r3, r2, #4
 800bb44:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 800bb48:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 800bb4c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800bb50:	fb00 f004 	mul.w	r0, r0, r4
 800bb54:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800bb58:	66f8      	str	r0, [r7, #108]	; 0x6c
 800bb5a:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 800bb5e:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 800bb62:	469a      	mov	sl, r3
 800bb64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	f340 81d5 	ble.w	800bf18 <forward_conv2d_nl_pool+0x744>
 800bb6e:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800bb72:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800bb76:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800bb7a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800bb7e:	2900      	cmp	r1, #0
 800bb80:	441a      	add	r2, r3
 800bb82:	bfb4      	ite	lt
 800bb84:	2100      	movlt	r1, #0
 800bb86:	2300      	movge	r3, #0
 800bb88:	4282      	cmp	r2, r0
 800bb8a:	bf28      	it	cs
 800bb8c:	4602      	movcs	r2, r0
 800bb8e:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800bb92:	2801      	cmp	r0, #1
 800bb94:	f000 840c 	beq.w	800c3b0 <forward_conv2d_nl_pool+0xbdc>
 800bb98:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800bb9c:	4281      	cmp	r1, r0
 800bb9e:	f000 82c6 	beq.w	800c12e <forward_conv2d_nl_pool+0x95a>
 800bba2:	e003      	b.n	800bbac <forward_conv2d_nl_pool+0x3d8>
 800bba4:	0800b419 	.word	0x0800b419
 800bba8:	00000000 	.word	0x00000000
 800bbac:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800bbb0:	2900      	cmp	r1, #0
 800bbb2:	f000 81a4 	beq.w	800befe <forward_conv2d_nl_pool+0x72a>
 800bbb6:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
 800bbba:	fb93 f1f0 	sdiv	r1, r3, r0
 800bbbe:	fb00 3111 	mls	r1, r0, r1, r3
 800bbc2:	1a41      	subs	r1, r0, r1
 800bbc4:	1ad2      	subs	r2, r2, r3
 800bbc6:	fb91 f5f0 	sdiv	r5, r1, r0
 800bbca:	fb00 1515 	mls	r5, r0, r5, r1
 800bbce:	1b52      	subs	r2, r2, r5
 800bbd0:	4601      	mov	r1, r0
 800bbd2:	4402      	add	r2, r0
 800bbd4:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 800bbd8:	f8d7 6120 	ldr.w	r6, [r7, #288]	; 0x120
 800bbdc:	f8c7 a010 	str.w	sl, [r7, #16]
 800bbe0:	4604      	mov	r4, r0
 800bbe2:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800bbe6:	fbb4 f4f0 	udiv	r4, r4, r0
 800bbea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bbec:	f8c7 b018 	str.w	fp, [r7, #24]
 800bbf0:	3a01      	subs	r2, #1
 800bbf2:	fb92 f8f1 	sdiv	r8, r2, r1
 800bbf6:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800bbfa:	eba0 0c04 	sub.w	ip, r0, r4
 800bbfe:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800bc02:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800bc06:	4614      	mov	r4, r2
 800bc08:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800bc0c:	fbb4 f2f2 	udiv	r2, r4, r2
 800bc10:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 800bc14:	663a      	str	r2, [r7, #96]	; 0x60
 800bc16:	441d      	add	r5, r3
 800bc18:	fb0e f000 	mul.w	r0, lr, r0
 800bc1c:	440b      	add	r3, r1
 800bc1e:	eba6 0608 	sub.w	r6, r6, r8
 800bc22:	fb04 f505 	mul.w	r5, r4, r5
 800bc26:	3b01      	subs	r3, #1
 800bc28:	f8d7 4104 	ldr.w	r4, [r7, #260]	; 0x104
 800bc2c:	fb93 f3f4 	sdiv	r3, r3, r4
 800bc30:	fb00 f406 	mul.w	r4, r0, r6
 800bc34:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800bc38:	677d      	str	r5, [r7, #116]	; 0x74
 800bc3a:	0091      	lsls	r1, r2, #2
 800bc3c:	fb00 f003 	mul.w	r0, r0, r3
 800bc40:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 800bc44:	65f8      	str	r0, [r7, #92]	; 0x5c
 800bc46:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bc4a:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 800bc4e:	f8c7 40e4 	str.w	r4, [r7, #228]	; 0xe4
 800bc52:	ebc2 7182 	rsb	r1, r2, r2, lsl #30
 800bc56:	1ac3      	subs	r3, r0, r3
 800bc58:	ebc2 7242 	rsb	r2, r2, r2, lsl #29
 800bc5c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bc60:	008b      	lsls	r3, r1, #2
 800bc62:	633b      	str	r3, [r7, #48]	; 0x30
 800bc64:	00d3      	lsls	r3, r2, #3
 800bc66:	61fb      	str	r3, [r7, #28]
 800bc68:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800bc6c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800bc70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc74:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bc78:	2300      	movs	r3, #0
 800bc7a:	ea4f 098c 	mov.w	r9, ip, lsl #2
 800bc7e:	67bb      	str	r3, [r7, #120]	; 0x78
 800bc80:	46c2      	mov	sl, r8
 800bc82:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bc86:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 800bc8a:	eb03 0c02 	add.w	ip, r3, r2
 800bc8e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	f2c0 811f 	blt.w	800bed6 <forward_conv2d_nl_pool+0x702>
 800bc98:	2000      	movs	r0, #0
 800bc9a:	6f7c      	ldr	r4, [r7, #116]	; 0x74
 800bc9c:	f8d7 80f4 	ldr.w	r8, [r7, #244]	; 0xf4
 800bca0:	4605      	mov	r5, r0
 800bca2:	4606      	mov	r6, r0
 800bca4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800bca8:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800bcac:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 800bcb0:	4413      	add	r3, r2
 800bcb2:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800bcb6:	440a      	add	r2, r1
 800bcb8:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800bcbc:	428b      	cmp	r3, r1
 800bcbe:	bf94      	ite	ls
 800bcc0:	ebc6 0303 	rsbls	r3, r6, r3
 800bcc4:	ebc6 0301 	rsbhi	r3, r6, r1
 800bcc8:	4415      	add	r5, r2
 800bcca:	1a1b      	subs	r3, r3, r0
 800bccc:	00a4      	lsls	r4, r4, #2
 800bcce:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800bcd2:	f8d7 60c0 	ldr.w	r6, [r7, #192]	; 0xc0
 800bcd6:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 800bcda:	6dfd      	ldr	r5, [r7, #92]	; 0x5c
 800bcdc:	4602      	mov	r2, r0
 800bcde:	2800      	cmp	r0, #0
 800bce0:	bf08      	it	eq
 800bce2:	4662      	moveq	r2, ip
 800bce4:	f108 31ff 	add.w	r1, r8, #4294967295
 800bce8:	f8d7 00f4 	ldr.w	r0, [r7, #244]	; 0xf4
 800bcec:	fb91 f1f0 	sdiv	r1, r1, r0
 800bcf0:	4429      	add	r1, r5
 800bcf2:	f8d7 5128 	ldr.w	r5, [r7, #296]	; 0x128
 800bcf6:	fb0e 5501 	mla	r5, lr, r1, r5
 800bcfa:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800bcfe:	4403      	add	r3, r0
 800bd00:	fb01 6104 	mla	r1, r1, r4, r6
 800bd04:	3b01      	subs	r3, #1
 800bd06:	fb93 f6f0 	sdiv	r6, r3, r0
 800bd0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd0c:	f8c7 110c 	str.w	r1, [r7, #268]	; 0x10c
 800bd10:	fb06 3110 	mls	r1, r6, r0, r3
 800bd14:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800bd18:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800bd1c:	4562      	cmp	r2, ip
 800bd1e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800bd22:	bf08      	it	eq
 800bd24:	eeb0 6a48 	vmoveq.f32	s12, s16
 800bd28:	1b9b      	subs	r3, r3, r6
 800bd2a:	2800      	cmp	r0, #0
 800bd2c:	d070      	beq.n	800be10 <forward_conv2d_nl_pool+0x63c>
 800bd2e:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 800bd32:	fb0e f803 	mul.w	r8, lr, r3
 800bd36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bd38:	fb01 fb00 	mul.w	fp, r1, r0
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d067      	beq.n	800be10 <forward_conv2d_nl_pool+0x63c>
 800bd40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bd44:	18d3      	adds	r3, r2, r3
 800bd46:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800bd4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bd4e:	1a9b      	subs	r3, r3, r2
 800bd50:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bd52:	2300      	movs	r3, #0
 800bd54:	673b      	str	r3, [r7, #112]	; 0x70
 800bd56:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800bd5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd5c:	4413      	add	r3, r2
 800bd5e:	65bb      	str	r3, [r7, #88]	; 0x58
 800bd60:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800bd64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd66:	4413      	add	r3, r2
 800bd68:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800bd6c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800bd70:	ecf3 7a01 	vldmia	r3!, {s15}
 800bd74:	f1ba 0f00 	cmp.w	sl, #0
 800bd78:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800bd7c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800bd80:	f340 80a7 	ble.w	800bed2 <forward_conv2d_nl_pool+0x6fe>
 800bd84:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800bd88:	f04f 0c00 	mov.w	ip, #0
 800bd8c:	2e00      	cmp	r6, #0
 800bd8e:	dd19      	ble.n	800bdc4 <forward_conv2d_nl_pool+0x5f0>
 800bd90:	2100      	movs	r1, #0
 800bd92:	eb00 040e 	add.w	r4, r0, lr
 800bd96:	4284      	cmp	r4, r0
 800bd98:	d910      	bls.n	800bdbc <forward_conv2d_nl_pool+0x5e8>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	462a      	mov	r2, r5
 800bd9e:	ecb3 7a01 	vldmia	r3!, {s14}
 800bda2:	ecf2 6a01 	vldmia	r2!, {s13}
 800bda6:	429c      	cmp	r4, r3
 800bda8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bdac:	d8f7      	bhi.n	800bd9e <forward_conv2d_nl_pool+0x5ca>
 800bdae:	43c3      	mvns	r3, r0
 800bdb0:	441c      	add	r4, r3
 800bdb2:	f024 0403 	bic.w	r4, r4, #3
 800bdb6:	3404      	adds	r4, #4
 800bdb8:	4425      	add	r5, r4
 800bdba:	4420      	add	r0, r4
 800bdbc:	3101      	adds	r1, #1
 800bdbe:	428e      	cmp	r6, r1
 800bdc0:	4448      	add	r0, r9
 800bdc2:	d1e6      	bne.n	800bd92 <forward_conv2d_nl_pool+0x5be>
 800bdc4:	f10c 0c01 	add.w	ip, ip, #1
 800bdc8:	45e2      	cmp	sl, ip
 800bdca:	4458      	add	r0, fp
 800bdcc:	4445      	add	r5, r8
 800bdce:	d1dd      	bne.n	800bd8c <forward_conv2d_nl_pool+0x5b8>
 800bdd0:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800bdd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdd8:	441d      	add	r5, r3
 800bdda:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bdde:	ece3 7a01 	vstmia	r3!, {s15}
 800bde2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800bde6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800bdea:	4293      	cmp	r3, r2
 800bdec:	d1be      	bne.n	800bd6c <forward_conv2d_nl_pool+0x598>
 800bdee:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800bdf2:	69f9      	ldr	r1, [r7, #28]
 800bdf4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bdf6:	4472      	add	r2, lr
 800bdf8:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800bdfc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bdfe:	1a52      	subs	r2, r2, r1
 800be00:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 800be04:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800be08:	3301      	adds	r3, #1
 800be0a:	429a      	cmp	r2, r3
 800be0c:	673b      	str	r3, [r7, #112]	; 0x70
 800be0e:	d1a2      	bne.n	800bd56 <forward_conv2d_nl_pool+0x582>
 800be10:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 800be14:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 800be18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800be1a:	4608      	mov	r0, r1
 800be1c:	4410      	add	r0, r2
 800be1e:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 800be22:	f8c7 00ec 	str.w	r0, [r7, #236]	; 0xec
 800be26:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800be2a:	4401      	add	r1, r0
 800be2c:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800be30:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800be34:	1a8a      	subs	r2, r1, r2
 800be36:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800be3a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800be3e:	3301      	adds	r3, #1
 800be40:	429a      	cmp	r2, r3
 800be42:	67bb      	str	r3, [r7, #120]	; 0x78
 800be44:	f47f af1d 	bne.w	800bc82 <forward_conv2d_nl_pool+0x4ae>
 800be48:	f8d7 b018 	ldr.w	fp, [r7, #24]
 800be4c:	f8d7 a010 	ldr.w	sl, [r7, #16]
 800be50:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800be54:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800be58:	699b      	ldr	r3, [r3, #24]
 800be5a:	2a00      	cmp	r2, #0
 800be5c:	f000 8165 	beq.w	800c12a <forward_conv2d_nl_pool+0x956>
 800be60:	2400      	movs	r4, #0
 800be62:	f8d7 5098 	ldr.w	r5, [r7, #152]	; 0x98
 800be66:	f8d7 614c 	ldr.w	r6, [r7, #332]	; 0x14c
 800be6a:	f8d7 8134 	ldr.w	r8, [r7, #308]	; 0x134
 800be6e:	f8d7 90e0 	ldr.w	r9, [r7, #224]	; 0xe0
 800be72:	f8c7 4150 	str.w	r4, [r7, #336]	; 0x150
 800be76:	609e      	str	r6, [r3, #8]
 800be78:	f8d8 1018 	ldr.w	r1, [r8, #24]
 800be7c:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800be80:	f8d7 40d4 	ldr.w	r4, [r7, #212]	; 0xd4
 800be84:	462b      	mov	r3, r5
 800be86:	4608      	mov	r0, r1
 800be88:	47a0      	blx	r4
 800be8a:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800be8e:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 800be92:	6859      	ldr	r1, [r3, #4]
 800be94:	68da      	ldr	r2, [r3, #12]
 800be96:	f8d7 40bc 	ldr.w	r4, [r7, #188]	; 0xbc
 800be9a:	4405      	add	r5, r0
 800be9c:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 800bea0:	0089      	lsls	r1, r1, #2
 800bea2:	4406      	add	r6, r0
 800bea4:	eba5 0c09 	sub.w	ip, r5, r9
 800bea8:	1850      	adds	r0, r2, r1
 800beaa:	45a4      	cmp	ip, r4
 800beac:	bfa8      	it	ge
 800beae:	464d      	movge	r5, r9
 800beb0:	4286      	cmp	r6, r0
 800beb2:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 800beb6:	bf28      	it	cs
 800beb8:	1a76      	subcs	r6, r6, r1
 800beba:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800bebe:	3001      	adds	r0, #1
 800bec0:	4281      	cmp	r1, r0
 800bec2:	f8c7 0150 	str.w	r0, [r7, #336]	; 0x150
 800bec6:	d1d6      	bne.n	800be76 <forward_conv2d_nl_pool+0x6a2>
 800bec8:	f8c7 5098 	str.w	r5, [r7, #152]	; 0x98
 800becc:	f8c7 614c 	str.w	r6, [r7, #332]	; 0x14c
 800bed0:	e019      	b.n	800bf06 <forward_conv2d_nl_pool+0x732>
 800bed2:	461a      	mov	r2, r3
 800bed4:	e77e      	b.n	800bdd4 <forward_conv2d_nl_pool+0x600>
 800bed6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800beda:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 800bede:	fb90 f3f2 	sdiv	r3, r0, r2
 800bee2:	fb02 0313 	mls	r3, r2, r3, r0
 800bee6:	1ad3      	subs	r3, r2, r3
 800bee8:	4605      	mov	r5, r0
 800beea:	fb93 f0f2 	sdiv	r0, r3, r2
 800beee:	fb02 3010 	mls	r0, r2, r0, r3
 800bef2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bef4:	462e      	mov	r6, r5
 800bef6:	18c4      	adds	r4, r0, r3
 800bef8:	eb02 0805 	add.w	r8, r2, r5
 800befc:	e6d2      	b.n	800bca4 <forward_conv2d_nl_pool+0x4d0>
 800befe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800bf02:	699b      	ldr	r3, [r3, #24]
 800bf04:	68da      	ldr	r2, [r3, #12]
 800bf06:	609a      	str	r2, [r3, #8]
 800bf08:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800bf0c:	3301      	adds	r3, #1
 800bf0e:	b21b      	sxth	r3, r3
 800bf10:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800bf14:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800bf18:	3b01      	subs	r3, #1
 800bf1a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bf1e:	f100 8089 	bmi.w	800c034 <forward_conv2d_nl_pool+0x860>
 800bf22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bf26:	f8d7 4140 	ldr.w	r4, [r7, #320]	; 0x140
 800bf2a:	42a3      	cmp	r3, r4
 800bf2c:	d867      	bhi.n	800bffe <forward_conv2d_nl_pool+0x82a>
 800bf2e:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800bf32:	b29b      	uxth	r3, r3
 800bf34:	6990      	ldr	r0, [r2, #24]
 800bf36:	9301      	str	r3, [sp, #4]
 800bf38:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800bf3c:	f8d7 80c4 	ldr.w	r8, [r7, #196]	; 0xc4
 800bf40:	f8b7 5094 	ldrh.w	r5, [r7, #148]	; 0x94
 800bf44:	1a9b      	subs	r3, r3, r2
 800bf46:	fa1f f188 	uxth.w	r1, r8
 800bf4a:	b29a      	uxth	r2, r3
 800bf4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800bf50:	9308      	str	r3, [sp, #32]
 800bf52:	9105      	str	r1, [sp, #20]
 800bf54:	2601      	movs	r6, #1
 800bf56:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800bf5a:	9607      	str	r6, [sp, #28]
 800bf5c:	f8d7 6084 	ldr.w	r6, [r7, #132]	; 0x84
 800bf60:	9506      	str	r5, [sp, #24]
 800bf62:	f8b7 5044 	ldrh.w	r5, [r7, #68]	; 0x44
 800bf66:	9304      	str	r3, [sp, #16]
 800bf68:	1a64      	subs	r4, r4, r1
 800bf6a:	b2b1      	uxth	r1, r6
 800bf6c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800bf70:	9300      	str	r3, [sp, #0]
 800bf72:	e9cd 5102 	strd	r5, r1, [sp, #8]
 800bf76:	b224      	sxth	r4, r4
 800bf78:	f8b7 3138 	ldrh.w	r3, [r7, #312]	; 0x138
 800bf7c:	f8b7 1144 	ldrh.w	r1, [r7, #324]	; 0x144
 800bf80:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 800bf84:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800bf86:	47a0      	blx	r4
 800bf88:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800bf8c:	f8d7 511c 	ldr.w	r5, [r7, #284]	; 0x11c
 800bf90:	688a      	ldr	r2, [r1, #8]
 800bf92:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 800bf94:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 800bf98:	fa0f f388 	sxth.w	r3, r8
 800bf9c:	1af3      	subs	r3, r6, r3
 800bf9e:	4422      	add	r2, r4
 800bfa0:	462e      	mov	r6, r5
 800bfa2:	f8d7 40cc 	ldr.w	r4, [r7, #204]	; 0xcc
 800bfa6:	f8d7 5118 	ldr.w	r5, [r7, #280]	; 0x118
 800bfaa:	608a      	str	r2, [r1, #8]
 800bfac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800bfb0:	4426      	add	r6, r4
 800bfb2:	b21b      	sxth	r3, r3
 800bfb4:	1b2c      	subs	r4, r5, r4
 800bfb6:	f8c7 4118 	str.w	r4, [r7, #280]	; 0x118
 800bfba:	6efd      	ldr	r5, [r7, #108]	; 0x6c
 800bfbc:	f8d7 4114 	ldr.w	r4, [r7, #276]	; 0x114
 800bfc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bfc4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800bfc8:	f8c7 611c 	str.w	r6, [r7, #284]	; 0x11c
 800bfcc:	3001      	adds	r0, #1
 800bfce:	442c      	add	r4, r5
 800bfd0:	4283      	cmp	r3, r0
 800bfd2:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
 800bfd6:	f8c7 4114 	str.w	r4, [r7, #276]	; 0x114
 800bfda:	f63f adc3 	bhi.w	800bb64 <forward_conv2d_nl_pool+0x390>
 800bfde:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800bfe2:	699b      	ldr	r3, [r3, #24]
 800bfe4:	68da      	ldr	r2, [r3, #12]
 800bfe6:	609a      	str	r2, [r3, #8]
 800bfe8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bfec:	68d3      	ldr	r3, [r2, #12]
 800bfee:	6093      	str	r3, [r2, #8]
 800bff0:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 800bff4:	46bd      	mov	sp, r7
 800bff6:	ecbd 8b10 	vpop	{d8-d15}
 800bffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bffe:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800c002:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800c006:	4611      	mov	r1, r2
 800c008:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800c00c:	4419      	add	r1, r3
 800c00e:	1ad3      	subs	r3, r2, r3
 800c010:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800c014:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c016:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c01a:	f8c7 111c 	str.w	r1, [r7, #284]	; 0x11c
 800c01e:	4413      	add	r3, r2
 800c020:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800c024:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 800c028:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c02c:	4293      	cmp	r3, r2
 800c02e:	f63f ad99 	bhi.w	800bb64 <forward_conv2d_nl_pool+0x390>
 800c032:	e7d4      	b.n	800bfde <forward_conv2d_nl_pool+0x80a>
 800c034:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c038:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 800c03c:	699a      	ldr	r2, [r3, #24]
 800c03e:	f8d7 414c 	ldr.w	r4, [r7, #332]	; 0x14c
 800c042:	68d1      	ldr	r1, [r2, #12]
 800c044:	6853      	ldr	r3, [r2, #4]
 800c046:	697a      	ldr	r2, [r7, #20]
 800c048:	fb00 4012 	mls	r0, r0, r2, r4
 800c04c:	009b      	lsls	r3, r3, #2
 800c04e:	4281      	cmp	r1, r0
 800c050:	bf88      	it	hi
 800c052:	18c0      	addhi	r0, r0, r3
 800c054:	4281      	cmp	r1, r0
 800c056:	eb01 0203 	add.w	r2, r1, r3
 800c05a:	d216      	bcs.n	800c08a <forward_conv2d_nl_pool+0x8b6>
 800c05c:	f9b7 10b8 	ldrsh.w	r1, [r7, #184]	; 0xb8
 800c060:	f8d7 4140 	ldr.w	r4, [r7, #320]	; 0x140
 800c064:	42a1      	cmp	r1, r4
 800c066:	d010      	beq.n	800c08a <forward_conv2d_nl_pool+0x8b6>
 800c068:	4290      	cmp	r0, r2
 800c06a:	d20e      	bcs.n	800c08a <forward_conv2d_nl_pool+0x8b6>
 800c06c:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 800c070:	f8d7 4134 	ldr.w	r4, [r7, #308]	; 0x134
 800c074:	f850 3b04 	ldr.w	r3, [r0], #4
 800c078:	f841 3b04 	str.w	r3, [r1], #4
 800c07c:	69a2      	ldr	r2, [r4, #24]
 800c07e:	6853      	ldr	r3, [r2, #4]
 800c080:	68d2      	ldr	r2, [r2, #12]
 800c082:	009b      	lsls	r3, r3, #2
 800c084:	441a      	add	r2, r3
 800c086:	4282      	cmp	r2, r0
 800c088:	d8f4      	bhi.n	800c074 <forward_conv2d_nl_pool+0x8a0>
 800c08a:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 800c08e:	f8d7 40b8 	ldr.w	r4, [r7, #184]	; 0xb8
 800c092:	f8b7 1140 	ldrh.w	r1, [r7, #320]	; 0x140
 800c096:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 800c098:	4420      	add	r0, r4
 800c09a:	f8d7 40c4 	ldr.w	r4, [r7, #196]	; 0xc4
 800c09e:	1a40      	subs	r0, r0, r1
 800c0a0:	4421      	add	r1, r4
 800c0a2:	f8d7 414c 	ldr.w	r4, [r7, #332]	; 0x14c
 800c0a6:	442c      	add	r4, r5
 800c0a8:	b209      	sxth	r1, r1
 800c0aa:	b200      	sxth	r0, r0
 800c0ac:	4294      	cmp	r4, r2
 800c0ae:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
 800c0b2:	f8c7 414c 	str.w	r4, [r7, #332]	; 0x14c
 800c0b6:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
 800c0ba:	4621      	mov	r1, r4
 800c0bc:	f4ff af31 	bcc.w	800bf22 <forward_conv2d_nl_pool+0x74e>
 800c0c0:	425b      	negs	r3, r3
 800c0c2:	4419      	add	r1, r3
 800c0c4:	4291      	cmp	r1, r2
 800c0c6:	d2fc      	bcs.n	800c0c2 <forward_conv2d_nl_pool+0x8ee>
 800c0c8:	f8c7 114c 	str.w	r1, [r7, #332]	; 0x14c
 800c0cc:	e729      	b.n	800bf22 <forward_conv2d_nl_pool+0x74e>
 800c0ce:	68db      	ldr	r3, [r3, #12]
 800c0d0:	deff      	udf	#255	; 0xff
 800c0d2:	f8dc 200c 	ldr.w	r2, [ip, #12]
 800c0d6:	2a00      	cmp	r2, #0
 800c0d8:	f43f ac7c 	beq.w	800b9d4 <forward_conv2d_nl_pool+0x200>
 800c0dc:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800c0e0:	2903      	cmp	r1, #3
 800c0e2:	f240 8484 	bls.w	800c9ee <forward_conv2d_nl_pool+0x121a>
 800c0e6:	685b      	ldr	r3, [r3, #4]
 800c0e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0ea:	b1db      	cbz	r3, 800c124 <forward_conv2d_nl_pool+0x950>
 800c0ec:	685b      	ldr	r3, [r3, #4]
 800c0ee:	b1cb      	cbz	r3, 800c124 <forward_conv2d_nl_pool+0x950>
 800c0f0:	699b      	ldr	r3, [r3, #24]
 800c0f2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800c0f6:	e9d3 3401 	ldrd	r3, r4, [r3, #4]
 800c0fa:	9301      	str	r3, [sp, #4]
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 800c102:	9000      	str	r0, [sp, #0]
 800c104:	4620      	mov	r0, r4
 800c106:	f7ff fb15 	bl	800b734 <ai_dict_decompress_f32>
 800c10a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800c10e:	b12c      	cbz	r4, 800c11c <forward_conv2d_nl_pool+0x948>
 800c110:	f8c7 4128 	str.w	r4, [r7, #296]	; 0x128
 800c114:	881a      	ldrh	r2, [r3, #0]
 800c116:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 800c11a:	e45b      	b.n	800b9d4 <forward_conv2d_nl_pool+0x200>
 800c11c:	881a      	ldrh	r2, [r3, #0]
 800c11e:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 800c122:	e457      	b.n	800b9d4 <forward_conv2d_nl_pool+0x200>
 800c124:	2300      	movs	r3, #0
 800c126:	699b      	ldr	r3, [r3, #24]
 800c128:	deff      	udf	#255	; 0xff
 800c12a:	68da      	ldr	r2, [r3, #12]
 800c12c:	e6eb      	b.n	800bf06 <forward_conv2d_nl_pool+0x732>
 800c12e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c130:	2901      	cmp	r1, #1
 800c132:	f47f ad3b 	bne.w	800bbac <forward_conv2d_nl_pool+0x3d8>
 800c136:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800c13a:	2900      	cmp	r1, #0
 800c13c:	f43f aedf 	beq.w	800befe <forward_conv2d_nl_pool+0x72a>
 800c140:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 800c144:	f8d7 6154 	ldr.w	r6, [r7, #340]	; 0x154
 800c148:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 800c14c:	1ad2      	subs	r2, r2, r3
 800c14e:	1a8c      	subs	r4, r1, r2
 800c150:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800c154:	00b2      	lsls	r2, r6, #2
 800c156:	fb02 f204 	mul.w	r2, r2, r4
 800c15a:	f8d7 1138 	ldr.w	r1, [r7, #312]	; 0x138
 800c15e:	fbb1 f1f0 	udiv	r1, r1, r0
 800c162:	ebc1 7081 	rsb	r0, r1, r1, lsl #30
 800c166:	460d      	mov	r5, r1
 800c168:	6339      	str	r1, [r7, #48]	; 0x30
 800c16a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c16c:	ebc1 7141 	rsb	r1, r1, r1, lsl #29
 800c170:	0082      	lsls	r2, r0, #2
 800c172:	65ba      	str	r2, [r7, #88]	; 0x58
 800c174:	00ca      	lsls	r2, r1, #3
 800c176:	607a      	str	r2, [r7, #4]
 800c178:	00aa      	lsls	r2, r5, #2
 800c17a:	60ba      	str	r2, [r7, #8]
 800c17c:	fb03 f206 	mul.w	r2, r3, r6
 800c180:	67ba      	str	r2, [r7, #120]	; 0x78
 800c182:	6a3a      	ldr	r2, [r7, #32]
 800c184:	fb02 f303 	mul.w	r3, r2, r3
 800c188:	61bb      	str	r3, [r7, #24]
 800c18a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c18e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800c192:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800c196:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800c19a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c19e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c1a8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	f2c0 826e 	blt.w	800c68e <forward_conv2d_nl_pool+0xeba>
 800c1b2:	2100      	movs	r1, #0
 800c1b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c1b6:	460a      	mov	r2, r1
 800c1b8:	f8d7 4114 	ldr.w	r4, [r7, #276]	; 0x114
 800c1bc:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 800c1c0:	f8d7 5088 	ldr.w	r5, [r7, #136]	; 0x88
 800c1c4:	4420      	add	r0, r4
 800c1c6:	4408      	add	r0, r1
 800c1c8:	f8d7 4108 	ldr.w	r4, [r7, #264]	; 0x108
 800c1cc:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 800c1d0:	190c      	adds	r4, r1, r4
 800c1d2:	42ac      	cmp	r4, r5
 800c1d4:	bf28      	it	cs
 800c1d6:	462c      	movcs	r4, r5
 800c1d8:	f8d7 512c 	ldr.w	r5, [r7, #300]	; 0x12c
 800c1dc:	0080      	lsls	r0, r0, #2
 800c1de:	1aa4      	subs	r4, r4, r2
 800c1e0:	2d00      	cmp	r5, #0
 800c1e2:	f000 8245 	beq.w	800c670 <forward_conv2d_nl_pool+0xe9c>
 800c1e6:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800c1ea:	f8d7 6150 	ldr.w	r6, [r7, #336]	; 0x150
 800c1ee:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 800c1f2:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800c1f6:	42b5      	cmp	r5, r6
 800c1f8:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 800c1fc:	eba3 0204 	sub.w	r2, r3, r4
 800c200:	eba1 0104 	sub.w	r1, r1, r4
 800c204:	bf08      	it	eq
 800c206:	eef0 3a48 	vmoveq.f32	s7, s16
 800c20a:	462b      	mov	r3, r5
 800c20c:	69bd      	ldr	r5, [r7, #24]
 800c20e:	f8d7 60c0 	ldr.w	r6, [r7, #192]	; 0xc0
 800c212:	4428      	add	r0, r5
 800c214:	f8d7 513c 	ldr.w	r5, [r7, #316]	; 0x13c
 800c218:	fb05 6e00 	mla	lr, r5, r0, r6
 800c21c:	eb0e 000b 	add.w	r0, lr, fp
 800c220:	4586      	cmp	lr, r0
 800c222:	61f8      	str	r0, [r7, #28]
 800c224:	f080 80a5 	bcs.w	800c372 <forward_conv2d_nl_pool+0xb9e>
 800c228:	0092      	lsls	r2, r2, #2
 800c22a:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800c22e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c230:	fb01 f10b 	mul.w	r1, r1, fp
 800c234:	f8c7 10ec 	str.w	r1, [r7, #236]	; 0xec
 800c238:	f024 0803 	bic.w	r8, r4, #3
 800c23c:	2a00      	cmp	r2, #0
 800c23e:	f000 8098 	beq.w	800c372 <forward_conv2d_nl_pool+0xb9e>
 800c242:	f108 32ff 	add.w	r2, r8, #4294967295
 800c246:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c248:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800c24c:	0892      	lsrs	r2, r2, #2
 800c24e:	3201      	adds	r2, #1
 800c250:	4401      	add	r1, r0
 800c252:	fb02 f00a 	mul.w	r0, r2, sl
 800c256:	6638      	str	r0, [r7, #96]	; 0x60
 800c258:	0110      	lsls	r0, r2, #4
 800c25a:	0092      	lsls	r2, r2, #2
 800c25c:	65fa      	str	r2, [r7, #92]	; 0x5c
 800c25e:	1aca      	subs	r2, r1, r3
 800c260:	613a      	str	r2, [r7, #16]
 800c262:	68ba      	ldr	r2, [r7, #8]
 800c264:	6738      	str	r0, [r7, #112]	; 0x70
 800c266:	4413      	add	r3, r2
 800c268:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c26c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800c270:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c272:	4413      	add	r3, r2
 800c274:	60fb      	str	r3, [r7, #12]
 800c276:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c27a:	693b      	ldr	r3, [r7, #16]
 800c27c:	4413      	add	r3, r2
 800c27e:	677b      	str	r3, [r7, #116]	; 0x74
 800c280:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c284:	ecf3 6a01 	vldmia	r3!, {s13}
 800c288:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c28c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c290:	2b00      	cmp	r3, #0
 800c292:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800c296:	dd57      	ble.n	800c348 <forward_conv2d_nl_pool+0xb74>
 800c298:	4676      	mov	r6, lr
 800c29a:	f04f 0c00 	mov.w	ip, #0
 800c29e:	f1b8 0f00 	cmp.w	r8, #0
 800c2a2:	f340 81e3 	ble.w	800c66c <forward_conv2d_nl_pool+0xe98>
 800c2a6:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c2aa:	f109 0310 	add.w	r3, r9, #16
 800c2ae:	18b1      	adds	r1, r6, r2
 800c2b0:	2000      	movs	r0, #0
 800c2b2:	4632      	mov	r2, r6
 800c2b4:	eb02 050b 	add.w	r5, r2, fp
 800c2b8:	ed95 7a00 	vldr	s14, [r5]
 800c2bc:	ed53 7a03 	vldr	s15, [r3, #-12]
 800c2c0:	ed92 4a00 	vldr	s8, [r2]
 800c2c4:	ed53 4a04 	vldr	s9, [r3, #-16]
 800c2c8:	ed91 5a00 	vldr	s10, [r1]
 800c2cc:	ed53 5a02 	vldr	s11, [r3, #-8]
 800c2d0:	ed13 6a01 	vldr	s12, [r3, #-4]
 800c2d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c2d8:	eb01 050b 	add.w	r5, r1, fp
 800c2dc:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c2e0:	3004      	adds	r0, #4
 800c2e2:	4540      	cmp	r0, r8
 800c2e4:	ed95 7a00 	vldr	s14, [r5]
 800c2e8:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c2ec:	4452      	add	r2, sl
 800c2ee:	4451      	add	r1, sl
 800c2f0:	f103 0310 	add.w	r3, r3, #16
 800c2f4:	eee7 7a06 	vfma.f32	s15, s14, s12
 800c2f8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c2fc:	dbda      	blt.n	800c2b4 <forward_conv2d_nl_pool+0xae0>
 800c2fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c300:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800c302:	441e      	add	r6, r3
 800c304:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c306:	4499      	add	r9, r3
 800c308:	42a0      	cmp	r0, r4
 800c30a:	da11      	bge.n	800c330 <forward_conv2d_nl_pool+0xb5c>
 800c30c:	4602      	mov	r2, r0
 800c30e:	4633      	mov	r3, r6
 800c310:	4649      	mov	r1, r9
 800c312:	edd3 7a00 	vldr	s15, [r3]
 800c316:	ecb1 7a01 	vldmia	r1!, {s14}
 800c31a:	3201      	adds	r2, #1
 800c31c:	42a2      	cmp	r2, r4
 800c31e:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c322:	445b      	add	r3, fp
 800c324:	d1f5      	bne.n	800c312 <forward_conv2d_nl_pool+0xb3e>
 800c326:	1a20      	subs	r0, r4, r0
 800c328:	eb09 0980 	add.w	r9, r9, r0, lsl #2
 800c32c:	fb00 660b 	mla	r6, r0, fp, r6
 800c330:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c334:	441e      	add	r6, r3
 800c336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c33a:	4499      	add	r9, r3
 800c33c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c340:	f10c 0c01 	add.w	ip, ip, #1
 800c344:	4563      	cmp	r3, ip
 800c346:	d1aa      	bne.n	800c29e <forward_conv2d_nl_pool+0xaca>
 800c348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c34a:	4499      	add	r9, r3
 800c34c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c34e:	ece3 6a01 	vstmia	r3!, {s13}
 800c352:	677b      	str	r3, [r7, #116]	; 0x74
 800c354:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 800c358:	4293      	cmp	r3, r2
 800c35a:	d191      	bne.n	800c280 <forward_conv2d_nl_pool+0xaac>
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	687a      	ldr	r2, [r7, #4]
 800c360:	1a9b      	subs	r3, r3, r2
 800c362:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c366:	69fb      	ldr	r3, [r7, #28]
 800c368:	f10e 0e04 	add.w	lr, lr, #4
 800c36c:	459e      	cmp	lr, r3
 800c36e:	f4ff af7d 	bcc.w	800c26c <forward_conv2d_nl_pool+0xa98>
 800c372:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800c376:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800c37a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c37e:	440a      	add	r2, r1
 800c380:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 800c384:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 800c388:	4608      	mov	r0, r1
 800c38a:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 800c38e:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 800c392:	4410      	add	r0, r2
 800c394:	1a8a      	subs	r2, r1, r2
 800c396:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 800c39a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800c39e:	f8c7 0130 	str.w	r0, [r7, #304]	; 0x130
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	429a      	cmp	r2, r3
 800c3a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c3aa:	f47f aefd 	bne.w	800c1a8 <forward_conv2d_nl_pool+0x9d4>
 800c3ae:	e54f      	b.n	800be50 <forward_conv2d_nl_pool+0x67c>
 800c3b0:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c3b2:	2801      	cmp	r0, #1
 800c3b4:	f47f abfa 	bne.w	800bbac <forward_conv2d_nl_pool+0x3d8>
 800c3b8:	1ad2      	subs	r2, r2, r3
 800c3ba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c3bc:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 800c3c0:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 800c3c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c3c6:	fb00 4101 	mla	r1, r0, r1, r4
 800c3ca:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 800c3ce:	f8c7 1130 	str.w	r1, [r7, #304]	; 0x130
 800c3d2:	f080 8173 	bcs.w	800c6bc <forward_conv2d_nl_pool+0xee8>
 800c3d6:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800c3da:	2a00      	cmp	r2, #0
 800c3dc:	f43f ad38 	beq.w	800be50 <forward_conv2d_nl_pool+0x67c>
 800c3e0:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c3e4:	fb02 f303 	mul.w	r3, r2, r3
 800c3e8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c3ea:	677b      	str	r3, [r7, #116]	; 0x74
 800c3ec:	1a9b      	subs	r3, r3, r2
 800c3ee:	663b      	str	r3, [r7, #96]	; 0x60
 800c3f0:	188b      	adds	r3, r1, r2
 800c3f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c3f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c3f8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800c3fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800c400:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800c404:	e9c7 ab0b 	strd	sl, fp, [r7, #44]	; 0x2c
 800c408:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c40c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c410:	2300      	movs	r3, #0
 800c412:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c416:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	f000 814b 	beq.w	800c6b6 <forward_conv2d_nl_pool+0xee2>
 800c420:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c424:	ed93 6a00 	vldr	s12, [r3]
 800c428:	3304      	adds	r3, #4
 800c42a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c42e:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800c432:	2b00      	cmp	r3, #0
 800c434:	f000 8101 	beq.w	800c63a <forward_conv2d_nl_pool+0xe66>
 800c438:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c43c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800c440:	eb03 0802 	add.w	r8, r3, r2
 800c444:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c446:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c44a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c44c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c450:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c454:	67bb      	str	r3, [r7, #120]	; 0x78
 800c456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c45a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c45e:	f04f 0b00 	mov.w	fp, #0
 800c462:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c466:	2b00      	cmp	r3, #0
 800c468:	f2c0 811c 	blt.w	800c6a4 <forward_conv2d_nl_pool+0xed0>
 800c46c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800c470:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800c472:	2300      	movs	r3, #0
 800c474:	f8d7 410c 	ldr.w	r4, [r7, #268]	; 0x10c
 800c478:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800c47c:	eb02 0c04 	add.w	ip, r2, r4
 800c480:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800c484:	4540      	cmp	r0, r8
 800c486:	bf94      	ite	ls
 800c488:	ebc3 0300 	rsbls	r3, r3, r0
 800c48c:	ebc3 0308 	rsbhi	r3, r3, r8
 800c490:	eba2 0903 	sub.w	r9, r2, r3
 800c494:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 800c498:	1ac4      	subs	r4, r0, r3
 800c49a:	fb03 f302 	mul.w	r3, r3, r2
 800c49e:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800c4a2:	2a00      	cmp	r2, #0
 800c4a4:	f340 80fb 	ble.w	800c69e <forward_conv2d_nl_pool+0xeca>
 800c4a8:	f023 050f 	bic.w	r5, r3, #15
 800c4ac:	f8d7 60e8 	ldr.w	r6, [r7, #232]	; 0xe8
 800c4b0:	1e68      	subs	r0, r5, #1
 800c4b2:	0900      	lsrs	r0, r0, #4
 800c4b4:	3001      	adds	r0, #1
 800c4b6:	fb06 f204 	mul.w	r2, r6, r4
 800c4ba:	673a      	str	r2, [r7, #112]	; 0x70
 800c4bc:	0102      	lsls	r2, r0, #4
 800c4be:	65ba      	str	r2, [r7, #88]	; 0x58
 800c4c0:	fb06 f909 	mul.w	r9, r6, r9
 800c4c4:	ea4f 1a80 	mov.w	sl, r0, lsl #6
 800c4c8:	eef0 6a46 	vmov.f32	s13, s12
 800c4cc:	f04f 0e00 	mov.w	lr, #0
 800c4d0:	4662      	mov	r2, ip
 800c4d2:	2d00      	cmp	r5, #0
 800c4d4:	f340 80e1 	ble.w	800c69a <forward_conv2d_nl_pool+0xec6>
 800c4d8:	f101 0440 	add.w	r4, r1, #64	; 0x40
 800c4dc:	f102 0040 	add.w	r0, r2, #64	; 0x40
 800c4e0:	2600      	movs	r6, #0
 800c4e2:	ed50 fa0f 	vldr	s31, [r0, #-60]	; 0xffffffc4
 800c4e6:	ed54 7a0f 	vldr	s15, [r4, #-60]	; 0xffffffc4
 800c4ea:	ed10 fa10 	vldr	s30, [r0, #-64]	; 0xffffffc0
 800c4ee:	ed54 ea10 	vldr	s29, [r4, #-64]	; 0xffffffc0
 800c4f2:	ed14 ea0e 	vldr	s28, [r4, #-56]	; 0xffffffc8
 800c4f6:	ed54 da0d 	vldr	s27, [r4, #-52]	; 0xffffffcc
 800c4fa:	ed10 da0d 	vldr	s26, [r0, #-52]	; 0xffffffcc
 800c4fe:	ed50 ca0c 	vldr	s25, [r0, #-48]	; 0xffffffd0
 800c502:	ed14 ca0c 	vldr	s24, [r4, #-48]	; 0xffffffd0
 800c506:	ed50 ba0b 	vldr	s23, [r0, #-44]	; 0xffffffd4
 800c50a:	ed14 ba0b 	vldr	s22, [r4, #-44]	; 0xffffffd4
 800c50e:	ed50 aa0a 	vldr	s21, [r0, #-40]	; 0xffffffd8
 800c512:	ed14 aa0a 	vldr	s20, [r4, #-40]	; 0xffffffd8
 800c516:	ed50 9a09 	vldr	s19, [r0, #-36]	; 0xffffffdc
 800c51a:	ed14 9a09 	vldr	s18, [r4, #-36]	; 0xffffffdc
 800c51e:	ed54 8a08 	vldr	s17, [r4, #-32]	; 0xffffffe0
 800c522:	ed10 0a08 	vldr	s0, [r0, #-32]	; 0xffffffe0
 800c526:	ed54 0a07 	vldr	s1, [r4, #-28]	; 0xffffffe4
 800c52a:	ed10 1a07 	vldr	s2, [r0, #-28]	; 0xffffffe4
 800c52e:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 800c532:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 800c536:	ed50 2a05 	vldr	s5, [r0, #-20]	; 0xffffffec
 800c53a:	ed14 3a05 	vldr	s6, [r4, #-20]	; 0xffffffec
 800c53e:	ed50 3a04 	vldr	s7, [r0, #-16]
 800c542:	ed14 4a04 	vldr	s8, [r4, #-16]
 800c546:	ed50 4a03 	vldr	s9, [r0, #-12]
 800c54a:	ed14 5a03 	vldr	s10, [r4, #-12]
 800c54e:	ed50 5a02 	vldr	s11, [r0, #-8]
 800c552:	ed14 7a02 	vldr	s14, [r4, #-8]
 800c556:	ee67 7aaf 	vmul.f32	s15, s15, s31
 800c55a:	ed50 fa0e 	vldr	s31, [r0, #-56]	; 0xffffffc8
 800c55e:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800c562:	3610      	adds	r6, #16
 800c564:	42b5      	cmp	r5, r6
 800c566:	ed14 fa01 	vldr	s30, [r4, #-4]
 800c56a:	ed50 ea01 	vldr	s29, [r0, #-4]
 800c56e:	eeee 7a2f 	vfma.f32	s15, s28, s31
 800c572:	f104 0440 	add.w	r4, r4, #64	; 0x40
 800c576:	f100 0040 	add.w	r0, r0, #64	; 0x40
 800c57a:	eeed 7a8d 	vfma.f32	s15, s27, s26
 800c57e:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800c582:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800c586:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800c58a:	eee9 7a89 	vfma.f32	s15, s19, s18
 800c58e:	eee8 7a80 	vfma.f32	s15, s17, s0
 800c592:	eee0 7a81 	vfma.f32	s15, s1, s2
 800c596:	eee1 7a82 	vfma.f32	s15, s3, s4
 800c59a:	eee2 7a83 	vfma.f32	s15, s5, s6
 800c59e:	eee3 7a84 	vfma.f32	s15, s7, s8
 800c5a2:	eee4 7a85 	vfma.f32	s15, s9, s10
 800c5a6:	eee5 7a87 	vfma.f32	s15, s11, s14
 800c5aa:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800c5ae:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c5b2:	dc96      	bgt.n	800c4e2 <forward_conv2d_nl_pool+0xd0e>
 800c5b4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c5b6:	4451      	add	r1, sl
 800c5b8:	4452      	add	r2, sl
 800c5ba:	4283      	cmp	r3, r0
 800c5bc:	dd0f      	ble.n	800c5de <forward_conv2d_nl_pool+0xe0a>
 800c5be:	4604      	mov	r4, r0
 800c5c0:	468c      	mov	ip, r1
 800c5c2:	4616      	mov	r6, r2
 800c5c4:	ecb6 7a01 	vldmia	r6!, {s14}
 800c5c8:	ecfc 7a01 	vldmia	ip!, {s15}
 800c5cc:	3401      	adds	r4, #1
 800c5ce:	42a3      	cmp	r3, r4
 800c5d0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c5d4:	d1f6      	bne.n	800c5c4 <forward_conv2d_nl_pool+0xdf0>
 800c5d6:	1a18      	subs	r0, r3, r0
 800c5d8:	0080      	lsls	r0, r0, #2
 800c5da:	4402      	add	r2, r0
 800c5dc:	4401      	add	r1, r0
 800c5de:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c5e0:	4402      	add	r2, r0
 800c5e2:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 800c5e6:	f10e 0e01 	add.w	lr, lr, #1
 800c5ea:	4570      	cmp	r0, lr
 800c5ec:	4449      	add	r1, r9
 800c5ee:	f47f af70 	bne.w	800c4d2 <forward_conv2d_nl_pool+0xcfe>
 800c5f2:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 800c5f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c5f8:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 800c5fc:	edc3 6a00 	vstr	s13, [r3]
 800c600:	4608      	mov	r0, r1
 800c602:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800c606:	440b      	add	r3, r1
 800c608:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800c60c:	67bb      	str	r3, [r7, #120]	; 0x78
 800c60e:	4410      	add	r0, r2
 800c610:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c612:	f8c7 00ec 	str.w	r0, [r7, #236]	; 0xec
 800c616:	4608      	mov	r0, r1
 800c618:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 800c61c:	4418      	add	r0, r3
 800c61e:	1acb      	subs	r3, r1, r3
 800c620:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c624:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800c628:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
 800c62c:	f10b 0b01 	add.w	fp, fp, #1
 800c630:	455b      	cmp	r3, fp
 800c632:	eba8 0802 	sub.w	r8, r8, r2
 800c636:	f47f af14 	bne.w	800c462 <forward_conv2d_nl_pool+0xc8e>
 800c63a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800c63e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c640:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c644:	440a      	add	r2, r1
 800c646:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800c64a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800c64e:	3204      	adds	r2, #4
 800c650:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 800c654:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800c658:	3301      	adds	r3, #1
 800c65a:	429a      	cmp	r2, r3
 800c65c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c660:	f47f aed9 	bne.w	800c416 <forward_conv2d_nl_pool+0xc42>
 800c664:	e9d7 ab0b 	ldrd	sl, fp, [r7, #44]	; 0x2c
 800c668:	f7ff bbf2 	b.w	800be50 <forward_conv2d_nl_pool+0x67c>
 800c66c:	2000      	movs	r0, #0
 800c66e:	e64b      	b.n	800c308 <forward_conv2d_nl_pool+0xb34>
 800c670:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800c674:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 800c678:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800c67c:	1b19      	subs	r1, r3, r4
 800c67e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800c682:	eef0 3a48 	vmov.f32	s7, s16
 800c686:	1b1a      	subs	r2, r3, r4
 800c688:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800c68c:	e5be      	b.n	800c20c <forward_conv2d_nl_pool+0xa38>
 800c68e:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 800c692:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c694:	460a      	mov	r2, r1
 800c696:	440b      	add	r3, r1
 800c698:	e58e      	b.n	800c1b8 <forward_conv2d_nl_pool+0x9e4>
 800c69a:	2000      	movs	r0, #0
 800c69c:	e78d      	b.n	800c5ba <forward_conv2d_nl_pool+0xde6>
 800c69e:	eef0 6a46 	vmov.f32	s13, s12
 800c6a2:	e7a6      	b.n	800c5f2 <forward_conv2d_nl_pool+0xe1e>
 800c6a4:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800c6a8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800c6ac:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 800c6b0:	eba8 0303 	sub.w	r3, r8, r3
 800c6b4:	e6de      	b.n	800c474 <forward_conv2d_nl_pool+0xca0>
 800c6b6:	eeb0 6a48 	vmov.f32	s12, s16
 800c6ba:	e6b8      	b.n	800c42e <forward_conv2d_nl_pool+0xc5a>
 800c6bc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800c6c0:	f8c7 d070 	str.w	sp, [r7, #112]	; 0x70
 800c6c4:	320a      	adds	r2, #10
 800c6c6:	f022 0207 	bic.w	r2, r2, #7
 800c6ca:	ebad 0d02 	sub.w	sp, sp, r2
 800c6ce:	aa0a      	add	r2, sp, #40	; 0x28
 800c6d0:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 800c6d4:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800c6d8:	2a00      	cmp	r2, #0
 800c6da:	f000 814f 	beq.w	800c97c <forward_conv2d_nl_pool+0x11a8>
 800c6de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c6e2:	fb02 f303 	mul.w	r3, r2, r3
 800c6e6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c6e8:	663b      	str	r3, [r7, #96]	; 0x60
 800c6ea:	1a9b      	subs	r3, r3, r2
 800c6ec:	65bb      	str	r3, [r7, #88]	; 0x58
 800c6ee:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c6f2:	4413      	add	r3, r2
 800c6f4:	633b      	str	r3, [r7, #48]	; 0x30
 800c6f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800c6fa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800c6fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c702:	67bb      	str	r3, [r7, #120]	; 0x78
 800c704:	e9c7 ab06 	strd	sl, fp, [r7, #24]
 800c708:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c70c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800c710:	2300      	movs	r3, #0
 800c712:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c716:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c71a:	b13b      	cbz	r3, 800c72c <forward_conv2d_nl_pool+0xf58>
 800c71c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800c720:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800c724:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800c728:	f000 feb2 	bl	800d490 <memcpy>
 800c72c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c730:	2b00      	cmp	r3, #0
 800c732:	f000 8135 	beq.w	800c9a0 <forward_conv2d_nl_pool+0x11cc>
 800c736:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c738:	ed93 6a00 	vldr	s12, [r3]
 800c73c:	3304      	adds	r3, #4
 800c73e:	67bb      	str	r3, [r7, #120]	; 0x78
 800c740:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800c744:	2b00      	cmp	r3, #0
 800c746:	f000 8101 	beq.w	800c94c <forward_conv2d_nl_pool+0x1178>
 800c74a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c74e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800c752:	eb03 0802 	add.w	r8, r3, r2
 800c756:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c758:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c75c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c75e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c762:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c766:	677b      	str	r3, [r7, #116]	; 0x74
 800c768:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c76c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c770:	f04f 0b00 	mov.w	fp, #0
 800c774:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c778:	2b00      	cmp	r3, #0
 800c77a:	f2c0 8108 	blt.w	800c98e <forward_conv2d_nl_pool+0x11ba>
 800c77e:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800c782:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c784:	2300      	movs	r3, #0
 800c786:	f8d7 40d8 	ldr.w	r4, [r7, #216]	; 0xd8
 800c78a:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800c78e:	eb02 0c04 	add.w	ip, r2, r4
 800c792:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800c796:	4540      	cmp	r0, r8
 800c798:	bf94      	ite	ls
 800c79a:	ebc3 0300 	rsbls	r3, r3, r0
 800c79e:	ebc3 0308 	rsbhi	r3, r3, r8
 800c7a2:	eba2 0903 	sub.w	r9, r2, r3
 800c7a6:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 800c7aa:	1ac4      	subs	r4, r0, r3
 800c7ac:	fb03 f302 	mul.w	r3, r3, r2
 800c7b0:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800c7b4:	2a00      	cmp	r2, #0
 800c7b6:	f340 80e7 	ble.w	800c988 <forward_conv2d_nl_pool+0x11b4>
 800c7ba:	f023 050f 	bic.w	r5, r3, #15
 800c7be:	f8d7 60e8 	ldr.w	r6, [r7, #232]	; 0xe8
 800c7c2:	1e68      	subs	r0, r5, #1
 800c7c4:	0900      	lsrs	r0, r0, #4
 800c7c6:	3001      	adds	r0, #1
 800c7c8:	fb06 f204 	mul.w	r2, r6, r4
 800c7cc:	65fa      	str	r2, [r7, #92]	; 0x5c
 800c7ce:	0102      	lsls	r2, r0, #4
 800c7d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c7d2:	fb06 f909 	mul.w	r9, r6, r9
 800c7d6:	ea4f 1a80 	mov.w	sl, r0, lsl #6
 800c7da:	eef0 6a46 	vmov.f32	s13, s12
 800c7de:	f04f 0e00 	mov.w	lr, #0
 800c7e2:	4662      	mov	r2, ip
 800c7e4:	2d00      	cmp	r5, #0
 800c7e6:	f340 80cd 	ble.w	800c984 <forward_conv2d_nl_pool+0x11b0>
 800c7ea:	f101 0440 	add.w	r4, r1, #64	; 0x40
 800c7ee:	f102 0040 	add.w	r0, r2, #64	; 0x40
 800c7f2:	2600      	movs	r6, #0
 800c7f4:	ed54 fa0f 	vldr	s31, [r4, #-60]	; 0xffffffc4
 800c7f8:	ed50 7a0f 	vldr	s15, [r0, #-60]	; 0xffffffc4
 800c7fc:	ed10 fa10 	vldr	s30, [r0, #-64]	; 0xffffffc0
 800c800:	ed54 ea10 	vldr	s29, [r4, #-64]	; 0xffffffc0
 800c804:	ed14 ea0e 	vldr	s28, [r4, #-56]	; 0xffffffc8
 800c808:	ed54 da0d 	vldr	s27, [r4, #-52]	; 0xffffffcc
 800c80c:	ed10 da0d 	vldr	s26, [r0, #-52]	; 0xffffffcc
 800c810:	ed50 ca0c 	vldr	s25, [r0, #-48]	; 0xffffffd0
 800c814:	ed14 ca0c 	vldr	s24, [r4, #-48]	; 0xffffffd0
 800c818:	ed50 ba0b 	vldr	s23, [r0, #-44]	; 0xffffffd4
 800c81c:	ed14 ba0b 	vldr	s22, [r4, #-44]	; 0xffffffd4
 800c820:	ed50 aa0a 	vldr	s21, [r0, #-40]	; 0xffffffd8
 800c824:	ed14 aa0a 	vldr	s20, [r4, #-40]	; 0xffffffd8
 800c828:	ed50 9a09 	vldr	s19, [r0, #-36]	; 0xffffffdc
 800c82c:	ed14 9a09 	vldr	s18, [r4, #-36]	; 0xffffffdc
 800c830:	ed54 8a08 	vldr	s17, [r4, #-32]	; 0xffffffe0
 800c834:	ed10 0a08 	vldr	s0, [r0, #-32]	; 0xffffffe0
 800c838:	ed50 0a07 	vldr	s1, [r0, #-28]	; 0xffffffe4
 800c83c:	ed14 1a07 	vldr	s2, [r4, #-28]	; 0xffffffe4
 800c840:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 800c844:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 800c848:	ed50 2a05 	vldr	s5, [r0, #-20]	; 0xffffffec
 800c84c:	ed14 3a05 	vldr	s6, [r4, #-20]	; 0xffffffec
 800c850:	ed54 3a04 	vldr	s7, [r4, #-16]
 800c854:	ed10 4a04 	vldr	s8, [r0, #-16]
 800c858:	ed54 4a03 	vldr	s9, [r4, #-12]
 800c85c:	ed10 5a03 	vldr	s10, [r0, #-12]
 800c860:	ed50 5a02 	vldr	s11, [r0, #-8]
 800c864:	ed14 7a02 	vldr	s14, [r4, #-8]
 800c868:	ee67 7aaf 	vmul.f32	s15, s15, s31
 800c86c:	ed50 fa0e 	vldr	s31, [r0, #-56]	; 0xffffffc8
 800c870:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800c874:	3610      	adds	r6, #16
 800c876:	42ae      	cmp	r6, r5
 800c878:	ed14 fa01 	vldr	s30, [r4, #-4]
 800c87c:	ed50 ea01 	vldr	s29, [r0, #-4]
 800c880:	eeee 7a2f 	vfma.f32	s15, s28, s31
 800c884:	f104 0440 	add.w	r4, r4, #64	; 0x40
 800c888:	f100 0040 	add.w	r0, r0, #64	; 0x40
 800c88c:	eeed 7a8d 	vfma.f32	s15, s27, s26
 800c890:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800c894:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800c898:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800c89c:	eee9 7a89 	vfma.f32	s15, s19, s18
 800c8a0:	eee8 7a80 	vfma.f32	s15, s17, s0
 800c8a4:	eee0 7a81 	vfma.f32	s15, s1, s2
 800c8a8:	eee1 7a82 	vfma.f32	s15, s3, s4
 800c8ac:	eee2 7a83 	vfma.f32	s15, s5, s6
 800c8b0:	eee3 7a84 	vfma.f32	s15, s7, s8
 800c8b4:	eee4 7a85 	vfma.f32	s15, s9, s10
 800c8b8:	eee5 7a87 	vfma.f32	s15, s11, s14
 800c8bc:	eeef 7a2e 	vfma.f32	s15, s30, s29
 800c8c0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c8c4:	db96      	blt.n	800c7f4 <forward_conv2d_nl_pool+0x1020>
 800c8c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c8c8:	4451      	add	r1, sl
 800c8ca:	4452      	add	r2, sl
 800c8cc:	4283      	cmp	r3, r0
 800c8ce:	dd0f      	ble.n	800c8f0 <forward_conv2d_nl_pool+0x111c>
 800c8d0:	4604      	mov	r4, r0
 800c8d2:	468c      	mov	ip, r1
 800c8d4:	4616      	mov	r6, r2
 800c8d6:	ecb6 7a01 	vldmia	r6!, {s14}
 800c8da:	ecfc 7a01 	vldmia	ip!, {s15}
 800c8de:	3401      	adds	r4, #1
 800c8e0:	42a3      	cmp	r3, r4
 800c8e2:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c8e6:	d1f6      	bne.n	800c8d6 <forward_conv2d_nl_pool+0x1102>
 800c8e8:	1a18      	subs	r0, r3, r0
 800c8ea:	0080      	lsls	r0, r0, #2
 800c8ec:	4402      	add	r2, r0
 800c8ee:	4401      	add	r1, r0
 800c8f0:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800c8f2:	4402      	add	r2, r0
 800c8f4:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 800c8f8:	f10e 0e01 	add.w	lr, lr, #1
 800c8fc:	4570      	cmp	r0, lr
 800c8fe:	4449      	add	r1, r9
 800c900:	f47f af70 	bne.w	800c7e4 <forward_conv2d_nl_pool+0x1010>
 800c904:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 800c908:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c90a:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 800c90e:	edc3 6a00 	vstr	s13, [r3]
 800c912:	4608      	mov	r0, r1
 800c914:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800c918:	440b      	add	r3, r1
 800c91a:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800c91e:	677b      	str	r3, [r7, #116]	; 0x74
 800c920:	4410      	add	r0, r2
 800c922:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c924:	f8c7 00ec 	str.w	r0, [r7, #236]	; 0xec
 800c928:	4608      	mov	r0, r1
 800c92a:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 800c92e:	4418      	add	r0, r3
 800c930:	1acb      	subs	r3, r1, r3
 800c932:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c936:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800c93a:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
 800c93e:	f10b 0b01 	add.w	fp, fp, #1
 800c942:	455b      	cmp	r3, fp
 800c944:	eba8 0802 	sub.w	r8, r8, r2
 800c948:	f47f af14 	bne.w	800c774 <forward_conv2d_nl_pool+0xfa0>
 800c94c:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800c950:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 800c954:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c958:	440a      	add	r2, r1
 800c95a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800c95e:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800c962:	3204      	adds	r2, #4
 800c964:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 800c968:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 800c96c:	3301      	adds	r3, #1
 800c96e:	429a      	cmp	r2, r3
 800c970:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c974:	f47f aecf 	bne.w	800c716 <forward_conv2d_nl_pool+0xf42>
 800c978:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800c97c:	f8d7 d070 	ldr.w	sp, [r7, #112]	; 0x70
 800c980:	f7ff ba66 	b.w	800be50 <forward_conv2d_nl_pool+0x67c>
 800c984:	2000      	movs	r0, #0
 800c986:	e7a1      	b.n	800c8cc <forward_conv2d_nl_pool+0x10f8>
 800c988:	eef0 6a46 	vmov.f32	s13, s12
 800c98c:	e7ba      	b.n	800c904 <forward_conv2d_nl_pool+0x1130>
 800c98e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800c992:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800c996:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 800c99a:	eba8 0303 	sub.w	r3, r8, r3
 800c99e:	e6f2      	b.n	800c786 <forward_conv2d_nl_pool+0xfb2>
 800c9a0:	eeb0 6a48 	vmov.f32	s12, s16
 800c9a4:	e6cc      	b.n	800c740 <forward_conv2d_nl_pool+0xf6c>
 800c9a6:	b16a      	cbz	r2, 800c9c4 <forward_conv2d_nl_pool+0x11f0>
 800c9a8:	6892      	ldr	r2, [r2, #8]
 800c9aa:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 800c9ae:	2201      	movs	r2, #1
 800c9b0:	f8c7 40a4 	str.w	r4, [r7, #164]	; 0xa4
 800c9b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800c9b8:	f7fe bfb2 	b.w	800b920 <forward_conv2d_nl_pool+0x14c>
 800c9bc:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 800c9c0:	f7fe bf94 	b.w	800b8ec <forward_conv2d_nl_pool+0x118>
 800c9c4:	2201      	movs	r2, #1
 800c9c6:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 800c9ca:	f8c7 40a4 	str.w	r4, [r7, #164]	; 0xa4
 800c9ce:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800c9d2:	f7fe bfa5 	b.w	800b920 <forward_conv2d_nl_pool+0x14c>
 800c9d6:	3418      	adds	r4, #24
 800c9d8:	d007      	beq.n	800c9ea <forward_conv2d_nl_pool+0x1216>
 800c9da:	4632      	mov	r2, r6
 800c9dc:	4635      	mov	r5, r6
 800c9de:	4634      	mov	r4, r6
 800c9e0:	f7fe bf2a 	b.w	800b838 <forward_conv2d_nl_pool+0x64>
 800c9e4:	4691      	mov	r9, r2
 800c9e6:	f7fe bf14 	b.w	800b812 <forward_conv2d_nl_pool+0x3e>
 800c9ea:	68e3      	ldr	r3, [r4, #12]
 800c9ec:	deff      	udf	#255	; 0xff
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	685b      	ldr	r3, [r3, #4]
 800c9f2:	deff      	udf	#255	; 0xff
 800c9f4:	4694      	mov	ip, r2
 800c9f6:	f7fe bf01 	b.w	800b7fc <forward_conv2d_nl_pool+0x28>
 800c9fa:	4613      	mov	r3, r2
 800c9fc:	685b      	ldr	r3, [r3, #4]
 800c9fe:	deff      	udf	#255	; 0xff
 800ca00:	2200      	movs	r2, #0
 800ca02:	f7fe bf18 	b.w	800b836 <forward_conv2d_nl_pool+0x62>
 800ca06:	bf00      	nop

0800ca08 <forward_dense>:
 800ca08:	6942      	ldr	r2, [r0, #20]
 800ca0a:	8813      	ldrh	r3, [r2, #0]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	f000 81ca 	beq.w	800cda6 <forward_dense+0x39e>
 800ca12:	6852      	ldr	r2, [r2, #4]
 800ca14:	6850      	ldr	r0, [r2, #4]
 800ca16:	b100      	cbz	r0, 800ca1a <forward_dense+0x12>
 800ca18:	6800      	ldr	r0, [r0, #0]
 800ca1a:	2b01      	cmp	r3, #1
 800ca1c:	f240 81c0 	bls.w	800cda0 <forward_dense+0x398>
 800ca20:	6911      	ldr	r1, [r2, #16]
 800ca22:	b101      	cbz	r1, 800ca26 <forward_dense+0x1e>
 800ca24:	6809      	ldr	r1, [r1, #0]
 800ca26:	2b02      	cmp	r3, #2
 800ca28:	f000 81bf 	beq.w	800cdaa <forward_dense+0x3a2>
 800ca2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca30:	ed2d 8b10 	vpush	{d8-d15}
 800ca34:	69d3      	ldr	r3, [r2, #28]
 800ca36:	b091      	sub	sp, #68	; 0x44
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	f000 820b 	beq.w	800ce54 <forward_dense+0x44c>
 800ca3e:	681c      	ldr	r4, [r3, #0]
 800ca40:	9408      	str	r4, [sp, #32]
 800ca42:	f112 0418 	adds.w	r4, r2, #24
 800ca46:	f000 81df 	beq.w	800ce08 <forward_dense+0x400>
 800ca4a:	8b12      	ldrh	r2, [r2, #24]
 800ca4c:	2a01      	cmp	r2, #1
 800ca4e:	f240 81fe 	bls.w	800ce4e <forward_dense+0x446>
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	f000 81da 	beq.w	800ce0c <forward_dense+0x404>
 800ca58:	685b      	ldr	r3, [r3, #4]
 800ca5a:	9306      	str	r3, [sp, #24]
 800ca5c:	9b08      	ldr	r3, [sp, #32]
 800ca5e:	68cc      	ldr	r4, [r1, #12]
 800ca60:	699b      	ldr	r3, [r3, #24]
 800ca62:	68c5      	ldr	r5, [r0, #12]
 800ca64:	681a      	ldr	r2, [r3, #0]
 800ca66:	f8d5 8004 	ldr.w	r8, [r5, #4]
 800ca6a:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800ca6e:	f3c2 1cc6 	ubfx	ip, r2, #7, #7
 800ca72:	f3c2 5541 	ubfx	r5, r2, #21, #2
 800ca76:	fa4c f505 	asr.w	r5, ip, r5
 800ca7a:	f3c2 4243 	ubfx	r2, r2, #17, #4
 800ca7e:	950b      	str	r5, [sp, #44]	; 0x2c
 800ca80:	2a04      	cmp	r2, #4
 800ca82:	fb07 f506 	mul.w	r5, r7, r6
 800ca86:	6864      	ldr	r4, [r4, #4]
 800ca88:	9507      	str	r5, [sp, #28]
 800ca8a:	f000 81dd 	beq.w	800ce48 <forward_dense+0x440>
 800ca8e:	2a08      	cmp	r2, #8
 800ca90:	f000 81da 	beq.w	800ce48 <forward_dense+0x440>
 800ca94:	f04f 0a00 	mov.w	sl, #0
 800ca98:	698a      	ldr	r2, [r1, #24]
 800ca9a:	6981      	ldr	r1, [r0, #24]
 800ca9c:	6890      	ldr	r0, [r2, #8]
 800ca9e:	9a08      	ldr	r2, [sp, #32]
 800caa0:	9004      	str	r0, [sp, #16]
 800caa2:	6952      	ldr	r2, [r2, #20]
 800caa4:	688f      	ldr	r7, [r1, #8]
 800caa6:	f8d2 9004 	ldr.w	r9, [r2, #4]
 800caaa:	00a2      	lsls	r2, r4, #2
 800caac:	9209      	str	r2, [sp, #36]	; 0x24
 800caae:	1886      	adds	r6, r0, r2
 800cab0:	9a07      	ldr	r2, [sp, #28]
 800cab2:	2a00      	cmp	r2, #0
 800cab4:	f000 81c3 	beq.w	800ce3e <forward_dense+0x436>
 800cab8:	f1a8 0210 	sub.w	r2, r8, #16
 800cabc:	0912      	lsrs	r2, r2, #4
 800cabe:	3201      	adds	r2, #1
 800cac0:	0192      	lsls	r2, r2, #6
 800cac2:	920c      	str	r2, [sp, #48]	; 0x30
 800cac4:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800cac8:	920a      	str	r2, [sp, #40]	; 0x28
 800caca:	689d      	ldr	r5, [r3, #8]
 800cacc:	9b06      	ldr	r3, [sp, #24]
 800cace:	eddf aad0 	vldr	s21, [pc, #832]	; 800ce10 <forward_dense+0x408>
 800cad2:	2200      	movs	r2, #0
 800cad4:	9205      	str	r2, [sp, #20]
 800cad6:	f008 020f 	and.w	r2, r8, #15
 800cada:	920d      	str	r2, [sp, #52]	; 0x34
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d043      	beq.n	800cb68 <forward_dense+0x160>
 800cae0:	699b      	ldr	r3, [r3, #24]
 800cae2:	689c      	ldr	r4, [r3, #8]
 800cae4:	9b04      	ldr	r3, [sp, #16]
 800cae6:	f1ba 0f00 	cmp.w	sl, #0
 800caea:	d042      	beq.n	800cb72 <forward_dense+0x16a>
 800caec:	42b3      	cmp	r3, r6
 800caee:	d22a      	bcs.n	800cb46 <forward_dense+0x13e>
 800caf0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800caf2:	469b      	mov	fp, r3
 800caf4:	ab0f      	add	r3, sp, #60	; 0x3c
 800caf6:	9303      	str	r3, [sp, #12]
 800caf8:	2a04      	cmp	r2, #4
 800cafa:	4633      	mov	r3, r6
 800cafc:	4646      	mov	r6, r8
 800cafe:	4698      	mov	r8, r3
 800cb00:	f000 8156 	beq.w	800cdb0 <forward_dense+0x3a8>
 800cb04:	2c00      	cmp	r4, #0
 800cb06:	f000 8185 	beq.w	800ce14 <forward_dense+0x40c>
 800cb0a:	f8d4 c000 	ldr.w	ip, [r4]
 800cb0e:	9803      	ldr	r0, [sp, #12]
 800cb10:	9600      	str	r6, [sp, #0]
 800cb12:	463b      	mov	r3, r7
 800cb14:	4629      	mov	r1, r5
 800cb16:	4652      	mov	r2, sl
 800cb18:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800cb1c:	f7fe fc7e 	bl	800b41c <ai_dict8_dot_array_f32>
 800cb20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb22:	f84b 3b04 	str.w	r3, [fp], #4
 800cb26:	45c3      	cmp	fp, r8
 800cb28:	f104 0404 	add.w	r4, r4, #4
 800cb2c:	444d      	add	r5, r9
 800cb2e:	d3e9      	bcc.n	800cb04 <forward_dense+0xfc>
 800cb30:	4643      	mov	r3, r8
 800cb32:	46b0      	mov	r8, r6
 800cb34:	461e      	mov	r6, r3
 800cb36:	9a04      	ldr	r2, [sp, #16]
 800cb38:	43d3      	mvns	r3, r2
 800cb3a:	4433      	add	r3, r6
 800cb3c:	f023 0303 	bic.w	r3, r3, #3
 800cb40:	3304      	adds	r3, #4
 800cb42:	18d3      	adds	r3, r2, r3
 800cb44:	9304      	str	r3, [sp, #16]
 800cb46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb48:	9b05      	ldr	r3, [sp, #20]
 800cb4a:	4417      	add	r7, r2
 800cb4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb4e:	4416      	add	r6, r2
 800cb50:	9a07      	ldr	r2, [sp, #28]
 800cb52:	3301      	adds	r3, #1
 800cb54:	4293      	cmp	r3, r2
 800cb56:	9305      	str	r3, [sp, #20]
 800cb58:	f000 8171 	beq.w	800ce3e <forward_dense+0x436>
 800cb5c:	9b08      	ldr	r3, [sp, #32]
 800cb5e:	699b      	ldr	r3, [r3, #24]
 800cb60:	689d      	ldr	r5, [r3, #8]
 800cb62:	9b06      	ldr	r3, [sp, #24]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d1bb      	bne.n	800cae0 <forward_dense+0xd8>
 800cb68:	461c      	mov	r4, r3
 800cb6a:	9b04      	ldr	r3, [sp, #16]
 800cb6c:	f1ba 0f00 	cmp.w	sl, #0
 800cb70:	d1bc      	bne.n	800caec <forward_dense+0xe4>
 800cb72:	42b3      	cmp	r3, r6
 800cb74:	d2e7      	bcs.n	800cb46 <forward_dense+0x13e>
 800cb76:	4618      	mov	r0, r3
 800cb78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb7a:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800cb7e:	eb07 0c03 	add.w	ip, r7, r3
 800cb82:	469e      	mov	lr, r3
 800cb84:	2c00      	cmp	r4, #0
 800cb86:	f000 80ff 	beq.w	800cd88 <forward_dense+0x380>
 800cb8a:	f1b8 0f0f 	cmp.w	r8, #15
 800cb8e:	edd4 fa00 	vldr	s31, [r4]
 800cb92:	eddf 6a9f 	vldr	s13, [pc, #636]	; 800ce10 <forward_dense+0x408>
 800cb96:	f104 0404 	add.w	r4, r4, #4
 800cb9a:	f240 80fd 	bls.w	800cd98 <forward_dense+0x390>
 800cb9e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800cba2:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800cba6:	4641      	mov	r1, r8
 800cba8:	ed13 fa0f 	vldr	s30, [r3, #-60]	; 0xffffffc4
 800cbac:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 800cbb0:	ed53 ea10 	vldr	s29, [r3, #-64]	; 0xffffffc0
 800cbb4:	ed12 ea10 	vldr	s28, [r2, #-64]	; 0xffffffc0
 800cbb8:	ed52 da0e 	vldr	s27, [r2, #-56]	; 0xffffffc8
 800cbbc:	ed12 da0d 	vldr	s26, [r2, #-52]	; 0xffffffcc
 800cbc0:	ed53 ca0d 	vldr	s25, [r3, #-52]	; 0xffffffcc
 800cbc4:	ed12 ca0c 	vldr	s24, [r2, #-48]	; 0xffffffd0
 800cbc8:	ed53 ba0c 	vldr	s23, [r3, #-48]	; 0xffffffd0
 800cbcc:	ed13 ba0b 	vldr	s22, [r3, #-44]	; 0xffffffd4
 800cbd0:	ed12 aa0b 	vldr	s20, [r2, #-44]	; 0xffffffd4
 800cbd4:	ed52 9a0a 	vldr	s19, [r2, #-40]	; 0xffffffd8
 800cbd8:	ed13 9a0a 	vldr	s18, [r3, #-40]	; 0xffffffd8
 800cbdc:	ed52 8a09 	vldr	s17, [r2, #-36]	; 0xffffffdc
 800cbe0:	ed13 8a09 	vldr	s16, [r3, #-36]	; 0xffffffdc
 800cbe4:	ed13 0a08 	vldr	s0, [r3, #-32]	; 0xffffffe0
 800cbe8:	ed52 0a08 	vldr	s1, [r2, #-32]	; 0xffffffe0
 800cbec:	ed13 1a07 	vldr	s2, [r3, #-28]	; 0xffffffe4
 800cbf0:	ed52 1a07 	vldr	s3, [r2, #-28]	; 0xffffffe4
 800cbf4:	ed13 2a06 	vldr	s4, [r3, #-24]	; 0xffffffe8
 800cbf8:	ed52 2a06 	vldr	s5, [r2, #-24]	; 0xffffffe8
 800cbfc:	ed12 3a05 	vldr	s6, [r2, #-20]	; 0xffffffec
 800cc00:	ed53 3a05 	vldr	s7, [r3, #-20]	; 0xffffffec
 800cc04:	ed13 4a04 	vldr	s8, [r3, #-16]
 800cc08:	ed52 4a04 	vldr	s9, [r2, #-16]
 800cc0c:	ed12 5a03 	vldr	s10, [r2, #-12]
 800cc10:	ed53 5a03 	vldr	s11, [r3, #-12]
 800cc14:	ed12 6a02 	vldr	s12, [r2, #-8]
 800cc18:	ed13 7a02 	vldr	s14, [r3, #-8]
 800cc1c:	ee67 7a8f 	vmul.f32	s15, s15, s30
 800cc20:	ed13 fa0e 	vldr	s30, [r3, #-56]	; 0xffffffc8
 800cc24:	eeee 7a8e 	vfma.f32	s15, s29, s28
 800cc28:	3910      	subs	r1, #16
 800cc2a:	290f      	cmp	r1, #15
 800cc2c:	ed53 ea01 	vldr	s29, [r3, #-4]
 800cc30:	ed12 ea01 	vldr	s28, [r2, #-4]
 800cc34:	eeed 7a8f 	vfma.f32	s15, s27, s30
 800cc38:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800cc3c:	f102 0240 	add.w	r2, r2, #64	; 0x40
 800cc40:	eeed 7a2c 	vfma.f32	s15, s26, s25
 800cc44:	eeec 7a2b 	vfma.f32	s15, s24, s23
 800cc48:	eeeb 7a0a 	vfma.f32	s15, s22, s20
 800cc4c:	eee9 7a89 	vfma.f32	s15, s19, s18
 800cc50:	eee8 7a88 	vfma.f32	s15, s17, s16
 800cc54:	eee0 7a20 	vfma.f32	s15, s0, s1
 800cc58:	eee1 7a21 	vfma.f32	s15, s2, s3
 800cc5c:	eee2 7a22 	vfma.f32	s15, s4, s5
 800cc60:	eee3 7a23 	vfma.f32	s15, s6, s7
 800cc64:	eee4 7a24 	vfma.f32	s15, s8, s9
 800cc68:	eee5 7a25 	vfma.f32	s15, s10, s11
 800cc6c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cc70:	eeee 7a8e 	vfma.f32	s15, s29, s28
 800cc74:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800cc78:	d896      	bhi.n	800cba8 <forward_dense+0x1a0>
 800cc7a:	eb05 010e 	add.w	r1, r5, lr
 800cc7e:	465b      	mov	r3, fp
 800cc80:	4662      	mov	r2, ip
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d075      	beq.n	800cd72 <forward_dense+0x36a>
 800cc86:	ed91 7a00 	vldr	s14, [r1]
 800cc8a:	edd2 7a00 	vldr	s15, [r2]
 800cc8e:	2b01      	cmp	r3, #1
 800cc90:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cc94:	d06d      	beq.n	800cd72 <forward_dense+0x36a>
 800cc96:	ed91 7a01 	vldr	s14, [r1, #4]
 800cc9a:	edd2 7a01 	vldr	s15, [r2, #4]
 800cc9e:	2b02      	cmp	r3, #2
 800cca0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cca4:	d065      	beq.n	800cd72 <forward_dense+0x36a>
 800cca6:	ed91 7a02 	vldr	s14, [r1, #8]
 800ccaa:	edd2 7a02 	vldr	s15, [r2, #8]
 800ccae:	2b03      	cmp	r3, #3
 800ccb0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ccb4:	d05d      	beq.n	800cd72 <forward_dense+0x36a>
 800ccb6:	ed91 7a03 	vldr	s14, [r1, #12]
 800ccba:	edd2 7a03 	vldr	s15, [r2, #12]
 800ccbe:	2b04      	cmp	r3, #4
 800ccc0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ccc4:	d055      	beq.n	800cd72 <forward_dense+0x36a>
 800ccc6:	ed91 7a04 	vldr	s14, [r1, #16]
 800ccca:	edd2 7a04 	vldr	s15, [r2, #16]
 800ccce:	2b05      	cmp	r3, #5
 800ccd0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ccd4:	d04d      	beq.n	800cd72 <forward_dense+0x36a>
 800ccd6:	ed91 7a05 	vldr	s14, [r1, #20]
 800ccda:	edd2 7a05 	vldr	s15, [r2, #20]
 800ccde:	2b06      	cmp	r3, #6
 800cce0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cce4:	d045      	beq.n	800cd72 <forward_dense+0x36a>
 800cce6:	ed91 7a06 	vldr	s14, [r1, #24]
 800ccea:	edd2 7a06 	vldr	s15, [r2, #24]
 800ccee:	2b07      	cmp	r3, #7
 800ccf0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ccf4:	d03d      	beq.n	800cd72 <forward_dense+0x36a>
 800ccf6:	ed91 7a07 	vldr	s14, [r1, #28]
 800ccfa:	edd2 7a07 	vldr	s15, [r2, #28]
 800ccfe:	2b08      	cmp	r3, #8
 800cd00:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cd04:	d035      	beq.n	800cd72 <forward_dense+0x36a>
 800cd06:	ed91 7a08 	vldr	s14, [r1, #32]
 800cd0a:	edd2 7a08 	vldr	s15, [r2, #32]
 800cd0e:	2b09      	cmp	r3, #9
 800cd10:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cd14:	d02d      	beq.n	800cd72 <forward_dense+0x36a>
 800cd16:	ed91 7a09 	vldr	s14, [r1, #36]	; 0x24
 800cd1a:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 800cd1e:	2b0a      	cmp	r3, #10
 800cd20:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cd24:	d025      	beq.n	800cd72 <forward_dense+0x36a>
 800cd26:	ed91 7a0a 	vldr	s14, [r1, #40]	; 0x28
 800cd2a:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 800cd2e:	2b0b      	cmp	r3, #11
 800cd30:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cd34:	d01d      	beq.n	800cd72 <forward_dense+0x36a>
 800cd36:	ed91 7a0b 	vldr	s14, [r1, #44]	; 0x2c
 800cd3a:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 800cd3e:	2b0c      	cmp	r3, #12
 800cd40:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cd44:	d015      	beq.n	800cd72 <forward_dense+0x36a>
 800cd46:	ed91 7a0c 	vldr	s14, [r1, #48]	; 0x30
 800cd4a:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 800cd4e:	2b0d      	cmp	r3, #13
 800cd50:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cd54:	d00d      	beq.n	800cd72 <forward_dense+0x36a>
 800cd56:	ed91 7a0d 	vldr	s14, [r1, #52]	; 0x34
 800cd5a:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 800cd5e:	2b0e      	cmp	r3, #14
 800cd60:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cd64:	d005      	beq.n	800cd72 <forward_dense+0x36a>
 800cd66:	ed91 7a0e 	vldr	s14, [r1, #56]	; 0x38
 800cd6a:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 800cd6e:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cd72:	444d      	add	r5, r9
 800cd74:	ee7f 6aa6 	vadd.f32	s13, s31, s13
 800cd78:	ece0 6a01 	vstmia	r0!, {s13}
 800cd7c:	42b0      	cmp	r0, r6
 800cd7e:	f4bf aeda 	bcs.w	800cb36 <forward_dense+0x12e>
 800cd82:	2c00      	cmp	r4, #0
 800cd84:	f47f af01 	bne.w	800cb8a <forward_dense+0x182>
 800cd88:	f1b8 0f0f 	cmp.w	r8, #15
 800cd8c:	eef0 fa6a 	vmov.f32	s31, s21
 800cd90:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800ce10 <forward_dense+0x408>
 800cd94:	f63f af03 	bhi.w	800cb9e <forward_dense+0x196>
 800cd98:	4643      	mov	r3, r8
 800cd9a:	4629      	mov	r1, r5
 800cd9c:	463a      	mov	r2, r7
 800cd9e:	e770      	b.n	800cc82 <forward_dense+0x27a>
 800cda0:	2300      	movs	r3, #0
 800cda2:	685b      	ldr	r3, [r3, #4]
 800cda4:	deff      	udf	#255	; 0xff
 800cda6:	685b      	ldr	r3, [r3, #4]
 800cda8:	deff      	udf	#255	; 0xff
 800cdaa:	2300      	movs	r3, #0
 800cdac:	685b      	ldr	r3, [r3, #4]
 800cdae:	deff      	udf	#255	; 0xff
 800cdb0:	b1ac      	cbz	r4, 800cdde <forward_dense+0x3d6>
 800cdb2:	f8d4 c000 	ldr.w	ip, [r4]
 800cdb6:	9803      	ldr	r0, [sp, #12]
 800cdb8:	9600      	str	r6, [sp, #0]
 800cdba:	463b      	mov	r3, r7
 800cdbc:	4629      	mov	r1, r5
 800cdbe:	4652      	mov	r2, sl
 800cdc0:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800cdc4:	f7fe fbf8 	bl	800b5b8 <ai_dict4_dot_array_f32>
 800cdc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cdca:	f84b 3b04 	str.w	r3, [fp], #4
 800cdce:	45c3      	cmp	fp, r8
 800cdd0:	f104 0404 	add.w	r4, r4, #4
 800cdd4:	444d      	add	r5, r9
 800cdd6:	f4bf aeab 	bcs.w	800cb30 <forward_dense+0x128>
 800cdda:	2c00      	cmp	r4, #0
 800cddc:	d1e9      	bne.n	800cdb2 <forward_dense+0x3aa>
 800cdde:	4634      	mov	r4, r6
 800cde0:	4646      	mov	r6, r8
 800cde2:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800cde6:	9400      	str	r4, [sp, #0]
 800cde8:	463b      	mov	r3, r7
 800cdea:	4629      	mov	r1, r5
 800cdec:	4652      	mov	r2, sl
 800cdee:	4640      	mov	r0, r8
 800cdf0:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 800cdf4:	f7fe fbe0 	bl	800b5b8 <ai_dict4_dot_array_f32>
 800cdf8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cdfa:	f84b 3b04 	str.w	r3, [fp], #4
 800cdfe:	45b3      	cmp	fp, r6
 800ce00:	444d      	add	r5, r9
 800ce02:	d3f0      	bcc.n	800cde6 <forward_dense+0x3de>
 800ce04:	46a0      	mov	r8, r4
 800ce06:	e696      	b.n	800cb36 <forward_dense+0x12e>
 800ce08:	9406      	str	r4, [sp, #24]
 800ce0a:	e627      	b.n	800ca5c <forward_dense+0x54>
 800ce0c:	9306      	str	r3, [sp, #24]
 800ce0e:	e625      	b.n	800ca5c <forward_dense+0x54>
 800ce10:	00000000 	.word	0x00000000
 800ce14:	4634      	mov	r4, r6
 800ce16:	4646      	mov	r6, r8
 800ce18:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ce1c:	9400      	str	r4, [sp, #0]
 800ce1e:	463b      	mov	r3, r7
 800ce20:	4629      	mov	r1, r5
 800ce22:	4652      	mov	r2, sl
 800ce24:	4640      	mov	r0, r8
 800ce26:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 800ce2a:	f7fe faf7 	bl	800b41c <ai_dict8_dot_array_f32>
 800ce2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ce30:	f84b 3b04 	str.w	r3, [fp], #4
 800ce34:	45b3      	cmp	fp, r6
 800ce36:	444d      	add	r5, r9
 800ce38:	d3f0      	bcc.n	800ce1c <forward_dense+0x414>
 800ce3a:	46a0      	mov	r8, r4
 800ce3c:	e67b      	b.n	800cb36 <forward_dense+0x12e>
 800ce3e:	b011      	add	sp, #68	; 0x44
 800ce40:	ecbd 8b10 	vpop	{d8-d15}
 800ce44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce48:	f8d3 a00c 	ldr.w	sl, [r3, #12]
 800ce4c:	e624      	b.n	800ca98 <forward_dense+0x90>
 800ce4e:	2300      	movs	r3, #0
 800ce50:	9306      	str	r3, [sp, #24]
 800ce52:	e603      	b.n	800ca5c <forward_dense+0x54>
 800ce54:	9308      	str	r3, [sp, #32]
 800ce56:	e5f4      	b.n	800ca42 <forward_dense+0x3a>

0800ce58 <nl_func_relu_array_f32>:
 800ce58:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800ce5c:	3a01      	subs	r2, #1
 800ce5e:	688b      	ldr	r3, [r1, #8]
 800ce60:	6880      	ldr	r0, [r0, #8]
 800ce62:	0092      	lsls	r2, r2, #2
 800ce64:	189b      	adds	r3, r3, r2
 800ce66:	d21a      	bcs.n	800ce9e <nl_func_relu_array_f32+0x46>
 800ce68:	b410      	push	{r4}
 800ce6a:	3204      	adds	r2, #4
 800ce6c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800cea0 <nl_func_relu_array_f32+0x48>
 800ce70:	4410      	add	r0, r2
 800ce72:	3304      	adds	r3, #4
 800ce74:	ed53 7a01 	vldr	s15, [r3, #-4]
 800ce78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ce7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce80:	bfb8      	it	lt
 800ce82:	eef0 7a47 	vmovlt.f32	s15, s14
 800ce86:	ed60 7a01 	vstmdb	r0!, {s15}
 800ce8a:	688c      	ldr	r4, [r1, #8]
 800ce8c:	f1a3 0208 	sub.w	r2, r3, #8
 800ce90:	4294      	cmp	r4, r2
 800ce92:	f1a3 0304 	sub.w	r3, r3, #4
 800ce96:	d9ed      	bls.n	800ce74 <nl_func_relu_array_f32+0x1c>
 800ce98:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ce9c:	4770      	bx	lr
 800ce9e:	4770      	bx	lr
 800cea0:	00000000 	.word	0x00000000

0800cea4 <forward_sm>:
 800cea4:	6942      	ldr	r2, [r0, #20]
 800cea6:	8813      	ldrh	r3, [r2, #0]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	f000 808a 	beq.w	800cfc2 <forward_sm+0x11e>
 800ceae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceb2:	ed2d 8b04 	vpush	{d8-d9}
 800ceb6:	6852      	ldr	r2, [r2, #4]
 800ceb8:	6855      	ldr	r5, [r2, #4]
 800ceba:	b085      	sub	sp, #20
 800cebc:	b105      	cbz	r5, 800cec0 <forward_sm+0x1c>
 800cebe:	682d      	ldr	r5, [r5, #0]
 800cec0:	2b01      	cmp	r3, #1
 800cec2:	d976      	bls.n	800cfb2 <forward_sm+0x10e>
 800cec4:	6913      	ldr	r3, [r2, #16]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d071      	beq.n	800cfae <forward_sm+0x10a>
 800ceca:	681f      	ldr	r7, [r3, #0]
 800cecc:	68ec      	ldr	r4, [r5, #12]
 800cece:	68fa      	ldr	r2, [r7, #12]
 800ced0:	68ab      	ldr	r3, [r5, #8]
 800ced2:	6850      	ldr	r0, [r2, #4]
 800ced4:	6862      	ldr	r2, [r4, #4]
 800ced6:	9201      	str	r2, [sp, #4]
 800ced8:	0a1b      	lsrs	r3, r3, #8
 800ceda:	d074      	beq.n	800cfc6 <forward_sm+0x122>
 800cedc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cee0:	2201      	movs	r2, #1
 800cee2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cee6:	429c      	cmp	r4, r3
 800cee8:	fb01 f202 	mul.w	r2, r1, r2
 800ceec:	d1f9      	bne.n	800cee2 <forward_sm+0x3e>
 800ceee:	69ae      	ldr	r6, [r5, #24]
 800cef0:	f8d7 9018 	ldr.w	r9, [r7, #24]
 800cef4:	9f01      	ldr	r7, [sp, #4]
 800cef6:	68b5      	ldr	r5, [r6, #8]
 800cef8:	68f3      	ldr	r3, [r6, #12]
 800cefa:	f8d9 4008 	ldr.w	r4, [r9, #8]
 800cefe:	1bd1      	subs	r1, r2, r7
 800cf00:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 800cf04:	1a12      	subs	r2, r2, r0
 800cf06:	429d      	cmp	r5, r3
 800cf08:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800cf0c:	d345      	bcc.n	800cf9a <forward_sm+0xf6>
 800cf0e:	00bb      	lsls	r3, r7, #2
 800cf10:	ea4f 0880 	mov.w	r8, r0, lsl #2
 800cf14:	9300      	str	r3, [sp, #0]
 800cf16:	f1c8 0200 	rsb	r2, r8, #0
 800cf1a:	425b      	negs	r3, r3
 800cf1c:	9203      	str	r2, [sp, #12]
 800cf1e:	9302      	str	r3, [sp, #8]
 800cf20:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 800cf24:	60b5      	str	r5, [r6, #8]
 800cf26:	9b01      	ldr	r3, [sp, #4]
 800cf28:	f8c9 4008 	str.w	r4, [r9, #8]
 800cf2c:	68b2      	ldr	r2, [r6, #8]
 800cf2e:	2b01      	cmp	r3, #1
 800cf30:	ed92 8a00 	vldr	s16, [r2]
 800cf34:	d940      	bls.n	800cfb8 <forward_sm+0x114>
 800cf36:	9900      	ldr	r1, [sp, #0]
 800cf38:	1d13      	adds	r3, r2, #4
 800cf3a:	1857      	adds	r7, r2, r1
 800cf3c:	ecf3 7a01 	vldmia	r3!, {s15}
 800cf40:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800cf44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf48:	bfb8      	it	lt
 800cf4a:	eeb0 8a67 	vmovlt.f32	s16, s15
 800cf4e:	429f      	cmp	r7, r3
 800cf50:	d1f4      	bne.n	800cf3c <forward_sm+0x98>
 800cf52:	eddf 8a1e 	vldr	s17, [pc, #120]	; 800cfcc <forward_sm+0x128>
 800cf56:	4692      	mov	sl, r2
 800cf58:	46a3      	mov	fp, r4
 800cf5a:	46a0      	mov	r8, r4
 800cf5c:	ecba 0a01 	vldmia	sl!, {s0}
 800cf60:	ee30 0a48 	vsub.f32	s0, s0, s16
 800cf64:	f002 fe20 	bl	800fba8 <expf>
 800cf68:	4557      	cmp	r7, sl
 800cf6a:	eca8 0a01 	vstmia	r8!, {s0}
 800cf6e:	ee78 8a80 	vadd.f32	s17, s17, s0
 800cf72:	d1f3      	bne.n	800cf5c <forward_sm+0xb8>
 800cf74:	ee89 7a28 	vdiv.f32	s14, s18, s17
 800cf78:	9b00      	ldr	r3, [sp, #0]
 800cf7a:	18e2      	adds	r2, r4, r3
 800cf7c:	eddb 7a00 	vldr	s15, [fp]
 800cf80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf84:	eceb 7a01 	vstmia	fp!, {s15}
 800cf88:	455a      	cmp	r2, fp
 800cf8a:	d1f7      	bne.n	800cf7c <forward_sm+0xd8>
 800cf8c:	9a02      	ldr	r2, [sp, #8]
 800cf8e:	68f3      	ldr	r3, [r6, #12]
 800cf90:	4415      	add	r5, r2
 800cf92:	9a03      	ldr	r2, [sp, #12]
 800cf94:	429d      	cmp	r5, r3
 800cf96:	4414      	add	r4, r2
 800cf98:	d2c4      	bcs.n	800cf24 <forward_sm+0x80>
 800cf9a:	60b3      	str	r3, [r6, #8]
 800cf9c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800cfa0:	f8c9 3008 	str.w	r3, [r9, #8]
 800cfa4:	b005      	add	sp, #20
 800cfa6:	ecbd 8b04 	vpop	{d8-d9}
 800cfaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfae:	68db      	ldr	r3, [r3, #12]
 800cfb0:	deff      	udf	#255	; 0xff
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	685b      	ldr	r3, [r3, #4]
 800cfb6:	deff      	udf	#255	; 0xff
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d0e7      	beq.n	800cf8c <forward_sm+0xe8>
 800cfbc:	9b00      	ldr	r3, [sp, #0]
 800cfbe:	18d7      	adds	r7, r2, r3
 800cfc0:	e7c7      	b.n	800cf52 <forward_sm+0xae>
 800cfc2:	685b      	ldr	r3, [r3, #4]
 800cfc4:	deff      	udf	#255	; 0xff
 800cfc6:	2201      	movs	r2, #1
 800cfc8:	e791      	b.n	800ceee <forward_sm+0x4a>
 800cfca:	bf00      	nop
 800cfcc:	00000000 	.word	0x00000000

0800cfd0 <pool_func_mp_array_f32>:
 800cfd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfd4:	b093      	sub	sp, #76	; 0x4c
 800cfd6:	f8d0 b008 	ldr.w	fp, [r0, #8]
 800cfda:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800cfdc:	f8bd 407c 	ldrh.w	r4, [sp, #124]	; 0x7c
 800cfe0:	68a8      	ldr	r0, [r5, #8]
 800cfe2:	f8bd 5080 	ldrh.w	r5, [sp, #128]	; 0x80
 800cfe6:	9508      	str	r5, [sp, #32]
 800cfe8:	f8bd 5084 	ldrh.w	r5, [sp, #132]	; 0x84
 800cfec:	9002      	str	r0, [sp, #8]
 800cfee:	950d      	str	r5, [sp, #52]	; 0x34
 800cff0:	f8bd 0070 	ldrh.w	r0, [sp, #112]	; 0x70
 800cff4:	f8bd 5088 	ldrh.w	r5, [sp, #136]	; 0x88
 800cff8:	9004      	str	r0, [sp, #16]
 800cffa:	9506      	str	r5, [sp, #24]
 800cffc:	f8bd 0074 	ldrh.w	r0, [sp, #116]	; 0x74
 800d000:	f8bd 508c 	ldrh.w	r5, [sp, #140]	; 0x8c
 800d004:	9009      	str	r0, [sp, #36]	; 0x24
 800d006:	950b      	str	r5, [sp, #44]	; 0x2c
 800d008:	f8bd 0078 	ldrh.w	r0, [sp, #120]	; 0x78
 800d00c:	9200      	str	r2, [sp, #0]
 800d00e:	468a      	mov	sl, r1
 800d010:	4699      	mov	r9, r3
 800d012:	b95c      	cbnz	r4, 800d02c <pool_func_mp_array_f32+0x5c>
 800d014:	b950      	cbnz	r0, 800d02c <pool_func_mp_array_f32+0x5c>
 800d016:	9b04      	ldr	r3, [sp, #16]
 800d018:	1a5a      	subs	r2, r3, r1
 800d01a:	9b06      	ldr	r3, [sp, #24]
 800d01c:	9908      	ldr	r1, [sp, #32]
 800d01e:	3a01      	subs	r2, #1
 800d020:	3b01      	subs	r3, #1
 800d022:	fb13 2301 	smlabb	r3, r3, r1, r2
 800d026:	041a      	lsls	r2, r3, #16
 800d028:	f100 809b 	bmi.w	800d162 <pool_func_mp_array_f32+0x192>
 800d02c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d02e:	2b00      	cmp	r3, #0
 800d030:	f000 808b 	beq.w	800d14a <pool_func_mp_array_f32+0x17a>
 800d034:	9b06      	ldr	r3, [sp, #24]
 800d036:	2b00      	cmp	r3, #0
 800d038:	f000 8087 	beq.w	800d14a <pool_func_mp_array_f32+0x17a>
 800d03c:	f1b9 0f00 	cmp.w	r9, #0
 800d040:	f000 8083 	beq.w	800d14a <pool_func_mp_array_f32+0x17a>
 800d044:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d046:	1b1c      	subs	r4, r3, r4
 800d048:	9b04      	ldr	r3, [sp, #16]
 800d04a:	1a1b      	subs	r3, r3, r0
 800d04c:	b29b      	uxth	r3, r3
 800d04e:	4240      	negs	r0, r0
 800d050:	2200      	movs	r2, #0
 800d052:	b2a1      	uxth	r1, r4
 800d054:	930f      	str	r3, [sp, #60]	; 0x3c
 800d056:	b283      	uxth	r3, r0
 800d058:	920e      	str	r2, [sp, #56]	; 0x38
 800d05a:	910c      	str	r1, [sp, #48]	; 0x30
 800d05c:	9310      	str	r3, [sp, #64]	; 0x40
 800d05e:	9c06      	ldr	r4, [sp, #24]
 800d060:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d064:	fb02 f204 	mul.w	r2, r2, r4
 800d068:	1acb      	subs	r3, r1, r3
 800d06a:	920a      	str	r2, [sp, #40]	; 0x28
 800d06c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d06e:	9205      	str	r2, [sp, #20]
 800d070:	2000      	movs	r0, #0
 800d072:	b21b      	sxth	r3, r3
 800d074:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d076:	9303      	str	r3, [sp, #12]
 800d078:	9007      	str	r0, [sp, #28]
 800d07a:	4603      	mov	r3, r0
 800d07c:	fa0f f881 	sxth.w	r8, r1
 800d080:	9204      	str	r2, [sp, #16]
 800d082:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d084:	f9bd 4014 	ldrsh.w	r4, [sp, #20]
 800d088:	f9bd c010 	ldrsh.w	ip, [sp, #16]
 800d08c:	4413      	add	r3, r2
 800d08e:	f04f 0e00 	mov.w	lr, #0
 800d092:	fb09 f303 	mul.w	r3, r9, r3
 800d096:	9301      	str	r3, [sp, #4]
 800d098:	ea04 77e4 	and.w	r7, r4, r4, asr #31
 800d09c:	4675      	mov	r5, lr
 800d09e:	9903      	ldr	r1, [sp, #12]
 800d0a0:	eddf 7a78 	vldr	s15, [pc, #480]	; 800d284 <pool_func_mp_array_f32+0x2b4>
 800d0a4:	4588      	cmp	r8, r1
 800d0a6:	dd24      	ble.n	800d0f2 <pool_func_mp_array_f32+0x122>
 800d0a8:	4564      	cmp	r4, ip
 800d0aa:	dd1e      	ble.n	800d0ea <pool_func_mp_array_f32+0x11a>
 800d0ac:	2900      	cmp	r1, #0
 800d0ae:	fb0a f601 	mul.w	r6, sl, r1
 800d0b2:	db1a      	blt.n	800d0ea <pool_func_mp_array_f32+0x11a>
 800d0b4:	9b00      	ldr	r3, [sp, #0]
 800d0b6:	4299      	cmp	r1, r3
 800d0b8:	da17      	bge.n	800d0ea <pool_func_mp_array_f32+0x11a>
 800d0ba:	f1bc 0f00 	cmp.w	ip, #0
 800d0be:	4663      	mov	r3, ip
 800d0c0:	db46      	blt.n	800d150 <pool_func_mp_array_f32+0x180>
 800d0c2:	18f2      	adds	r2, r6, r3
 800d0c4:	fb09 5202 	mla	r2, r9, r2, r5
 800d0c8:	1c58      	adds	r0, r3, #1
 800d0ca:	459a      	cmp	sl, r3
 800d0cc:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
 800d0d0:	b203      	sxth	r3, r0
 800d0d2:	dd08      	ble.n	800d0e6 <pool_func_mp_array_f32+0x116>
 800d0d4:	ed92 7a00 	vldr	s14, [r2]
 800d0d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d0dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0e0:	bfb8      	it	lt
 800d0e2:	eef0 7a47 	vmovlt.f32	s15, s14
 800d0e6:	429c      	cmp	r4, r3
 800d0e8:	dceb      	bgt.n	800d0c2 <pool_func_mp_array_f32+0xf2>
 800d0ea:	3101      	adds	r1, #1
 800d0ec:	b209      	sxth	r1, r1
 800d0ee:	4588      	cmp	r8, r1
 800d0f0:	dcda      	bgt.n	800d0a8 <pool_func_mp_array_f32+0xd8>
 800d0f2:	9b01      	ldr	r3, [sp, #4]
 800d0f4:	f10e 0e01 	add.w	lr, lr, #1
 800d0f8:	441d      	add	r5, r3
 800d0fa:	9b02      	ldr	r3, [sp, #8]
 800d0fc:	fa0f fe8e 	sxth.w	lr, lr
 800d100:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800d104:	45ce      	cmp	lr, r9
 800d106:	edc5 7a00 	vstr	s15, [r5]
 800d10a:	4675      	mov	r5, lr
 800d10c:	dbc7      	blt.n	800d09e <pool_func_mp_array_f32+0xce>
 800d10e:	9b07      	ldr	r3, [sp, #28]
 800d110:	9808      	ldr	r0, [sp, #32]
 800d112:	3301      	adds	r3, #1
 800d114:	b219      	sxth	r1, r3
 800d116:	9b05      	ldr	r3, [sp, #20]
 800d118:	9107      	str	r1, [sp, #28]
 800d11a:	461a      	mov	r2, r3
 800d11c:	4402      	add	r2, r0
 800d11e:	9b04      	ldr	r3, [sp, #16]
 800d120:	b292      	uxth	r2, r2
 800d122:	9205      	str	r2, [sp, #20]
 800d124:	9a06      	ldr	r2, [sp, #24]
 800d126:	4403      	add	r3, r0
 800d128:	b29b      	uxth	r3, r3
 800d12a:	428a      	cmp	r2, r1
 800d12c:	9304      	str	r3, [sp, #16]
 800d12e:	460b      	mov	r3, r1
 800d130:	dca7      	bgt.n	800d082 <pool_func_mp_array_f32+0xb2>
 800d132:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d134:	3301      	adds	r3, #1
 800d136:	b21a      	sxth	r2, r3
 800d138:	e9dd 310c 	ldrd	r3, r1, [sp, #48]	; 0x30
 800d13c:	440b      	add	r3, r1
 800d13e:	b29b      	uxth	r3, r3
 800d140:	930c      	str	r3, [sp, #48]	; 0x30
 800d142:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d144:	920e      	str	r2, [sp, #56]	; 0x38
 800d146:	4293      	cmp	r3, r2
 800d148:	dc89      	bgt.n	800d05e <pool_func_mp_array_f32+0x8e>
 800d14a:	b013      	add	sp, #76	; 0x4c
 800d14c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d150:	3301      	adds	r3, #1
 800d152:	b21b      	sxth	r3, r3
 800d154:	42bb      	cmp	r3, r7
 800d156:	dac6      	bge.n	800d0e6 <pool_func_mp_array_f32+0x116>
 800d158:	3301      	adds	r3, #1
 800d15a:	b21b      	sxth	r3, r3
 800d15c:	42bb      	cmp	r3, r7
 800d15e:	dbf7      	blt.n	800d150 <pool_func_mp_array_f32+0x180>
 800d160:	e7c1      	b.n	800d0e6 <pool_func_mp_array_f32+0x116>
 800d162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d164:	9a00      	ldr	r2, [sp, #0]
 800d166:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d168:	1a9a      	subs	r2, r3, r2
 800d16a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d16c:	3a01      	subs	r2, #1
 800d16e:	3b01      	subs	r3, #1
 800d170:	fb13 2301 	smlabb	r3, r3, r1, r2
 800d174:	041b      	lsls	r3, r3, #16
 800d176:	f57f af59 	bpl.w	800d02c <pool_func_mp_array_f32+0x5c>
 800d17a:	fb0a f309 	mul.w	r3, sl, r9
 800d17e:	009b      	lsls	r3, r3, #2
 800d180:	e9cd ba0f 	strd	fp, sl, [sp, #60]	; 0x3c
 800d184:	930e      	str	r3, [sp, #56]	; 0x38
 800d186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d188:	9001      	str	r0, [sp, #4]
 800d18a:	ea4f 0c89 	mov.w	ip, r9, lsl #2
 800d18e:	9300      	str	r3, [sp, #0]
 800d190:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 800d194:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d196:	429a      	cmp	r2, r3
 800d198:	ddd7      	ble.n	800d14a <pool_func_mp_array_f32+0x17a>
 800d19a:	9a00      	ldr	r2, [sp, #0]
 800d19c:	9906      	ldr	r1, [sp, #24]
 800d19e:	fa0f f882 	sxth.w	r8, r2
 800d1a2:	2900      	cmp	r1, #0
 800d1a4:	d062      	beq.n	800d26c <pool_func_mp_array_f32+0x29c>
 800d1a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d1a8:	fb01 f303 	mul.w	r3, r1, r3
 800d1ac:	1a12      	subs	r2, r2, r0
 800d1ae:	9305      	str	r3, [sp, #20]
 800d1b0:	b213      	sxth	r3, r2
 800d1b2:	9307      	str	r3, [sp, #28]
 800d1b4:	f1b9 0f00 	cmp.w	r9, #0
 800d1b8:	d058      	beq.n	800d26c <pool_func_mp_array_f32+0x29c>
 800d1ba:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d1bc:	fb02 f303 	mul.w	r3, r2, r3
 800d1c0:	2600      	movs	r6, #0
 800d1c2:	930c      	str	r3, [sp, #48]	; 0x30
 800d1c4:	9b04      	ldr	r3, [sp, #16]
 800d1c6:	9303      	str	r3, [sp, #12]
 800d1c8:	4637      	mov	r7, r6
 800d1ca:	46b2      	mov	sl, r6
 800d1cc:	9b05      	ldr	r3, [sp, #20]
 800d1ce:	9611      	str	r6, [sp, #68]	; 0x44
 800d1d0:	eb0a 0b03 	add.w	fp, sl, r3
 800d1d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d1d6:	f9bd 100c 	ldrsh.w	r1, [sp, #12]
 800d1da:	b235      	sxth	r5, r6
 800d1dc:	18eb      	adds	r3, r5, r3
 800d1de:	f04f 0a00 	mov.w	sl, #0
 800d1e2:	fb09 f303 	mul.w	r3, r9, r3
 800d1e6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800d1e8:	930a      	str	r3, [sp, #40]	; 0x28
 800d1ea:	fb09 fb0b 	mul.w	fp, r9, fp
 800d1ee:	46d6      	mov	lr, sl
 800d1f0:	9807      	ldr	r0, [sp, #28]
 800d1f2:	4580      	cmp	r8, r0
 800d1f4:	dd43      	ble.n	800d27e <pool_func_mp_array_f32+0x2ae>
 800d1f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d1f8:	eddf 7a22 	vldr	s15, [pc, #136]	; 800d284 <pool_func_mp_array_f32+0x2b4>
 800d1fc:	eb0e 0403 	add.w	r4, lr, r3
 800d200:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d202:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d206:	42a9      	cmp	r1, r5
 800d208:	dd0f      	ble.n	800d22a <pool_func_mp_array_f32+0x25a>
 800d20a:	4622      	mov	r2, r4
 800d20c:	462b      	mov	r3, r5
 800d20e:	ed92 7a00 	vldr	s14, [r2]
 800d212:	3301      	adds	r3, #1
 800d214:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d21c:	b21b      	sxth	r3, r3
 800d21e:	bfb8      	it	lt
 800d220:	eef0 7a47 	vmovlt.f32	s15, s14
 800d224:	4299      	cmp	r1, r3
 800d226:	4462      	add	r2, ip
 800d228:	d1f1      	bne.n	800d20e <pool_func_mp_array_f32+0x23e>
 800d22a:	3001      	adds	r0, #1
 800d22c:	b200      	sxth	r0, r0
 800d22e:	4580      	cmp	r8, r0
 800d230:	4434      	add	r4, r6
 800d232:	d1e8      	bne.n	800d206 <pool_func_mp_array_f32+0x236>
 800d234:	f10a 0a01 	add.w	sl, sl, #1
 800d238:	9a02      	ldr	r2, [sp, #8]
 800d23a:	eb0b 030e 	add.w	r3, fp, lr
 800d23e:	fa0f fa8a 	sxth.w	sl, sl
 800d242:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d246:	45ca      	cmp	sl, r9
 800d248:	edc3 7a00 	vstr	s15, [r3]
 800d24c:	46d6      	mov	lr, sl
 800d24e:	dbcf      	blt.n	800d1f0 <pool_func_mp_array_f32+0x220>
 800d250:	9b03      	ldr	r3, [sp, #12]
 800d252:	9a08      	ldr	r2, [sp, #32]
 800d254:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800d256:	4413      	add	r3, r2
 800d258:	b29b      	uxth	r3, r3
 800d25a:	3701      	adds	r7, #1
 800d25c:	9303      	str	r3, [sp, #12]
 800d25e:	9b06      	ldr	r3, [sp, #24]
 800d260:	b23f      	sxth	r7, r7
 800d262:	4416      	add	r6, r2
 800d264:	42bb      	cmp	r3, r7
 800d266:	b2b6      	uxth	r6, r6
 800d268:	46ba      	mov	sl, r7
 800d26a:	dcaf      	bgt.n	800d1cc <pool_func_mp_array_f32+0x1fc>
 800d26c:	9b00      	ldr	r3, [sp, #0]
 800d26e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d270:	4413      	add	r3, r2
 800d272:	b29b      	uxth	r3, r3
 800d274:	9300      	str	r3, [sp, #0]
 800d276:	9b01      	ldr	r3, [sp, #4]
 800d278:	3301      	adds	r3, #1
 800d27a:	9301      	str	r3, [sp, #4]
 800d27c:	e788      	b.n	800d190 <pool_func_mp_array_f32+0x1c0>
 800d27e:	eddf 7a01 	vldr	s15, [pc, #4]	; 800d284 <pool_func_mp_array_f32+0x2b4>
 800d282:	e7d7      	b.n	800d234 <pool_func_mp_array_f32+0x264>
 800d284:	cf000000 	.word	0xcf000000

0800d288 <ai_check_custom_types>:
 800d288:	4b13      	ldr	r3, [pc, #76]	; (800d2d8 <ai_check_custom_types+0x50>)
 800d28a:	b082      	sub	sp, #8
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	9301      	str	r3, [sp, #4]
 800d290:	b118      	cbz	r0, 800d29a <ai_check_custom_types+0x12>
 800d292:	7803      	ldrb	r3, [r0, #0]
 800d294:	2b03      	cmp	r3, #3
 800d296:	d002      	beq.n	800d29e <ai_check_custom_types+0x16>
 800d298:	2000      	movs	r0, #0
 800d29a:	b002      	add	sp, #8
 800d29c:	4770      	bx	lr
 800d29e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d2a2:	4293      	cmp	r3, r2
 800d2a4:	d004      	beq.n	800d2b0 <ai_check_custom_types+0x28>
 800d2a6:	2001      	movs	r0, #1
 800d2a8:	f080 0001 	eor.w	r0, r0, #1
 800d2ac:	b002      	add	sp, #8
 800d2ae:	4770      	bx	lr
 800d2b0:	7842      	ldrb	r2, [r0, #1]
 800d2b2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d2b6:	429a      	cmp	r2, r3
 800d2b8:	f100 0001 	add.w	r0, r0, #1
 800d2bc:	d1f3      	bne.n	800d2a6 <ai_check_custom_types+0x1e>
 800d2be:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800d2c2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d2c6:	429a      	cmp	r2, r3
 800d2c8:	d1ed      	bne.n	800d2a6 <ai_check_custom_types+0x1e>
 800d2ca:	7842      	ldrb	r2, [r0, #1]
 800d2cc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d2d0:	429a      	cmp	r2, r3
 800d2d2:	d1e8      	bne.n	800d2a6 <ai_check_custom_types+0x1e>
 800d2d4:	2000      	movs	r0, #0
 800d2d6:	e7e7      	b.n	800d2a8 <ai_check_custom_types+0x20>
 800d2d8:	0800ffac 	.word	0x0800ffac

0800d2dc <ai_layers_forward_all>:
 800d2dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2de:	6d86      	ldr	r6, [r0, #88]	; 0x58
 800d2e0:	6d05      	ldr	r5, [r0, #80]	; 0x50
 800d2e2:	4604      	mov	r4, r0
 800d2e4:	b31e      	cbz	r6, 800d32e <ai_layers_forward_all+0x52>
 800d2e6:	b1cd      	cbz	r5, 800d31c <ai_layers_forward_all+0x40>
 800d2e8:	6545      	str	r5, [r0, #84]	; 0x54
 800d2ea:	4629      	mov	r1, r5
 800d2ec:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800d2ee:	2001      	movs	r0, #1
 800d2f0:	47b0      	blx	r6
 800d2f2:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800d2f4:	2700      	movs	r7, #0
 800d2f6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800d2f8:	2002      	movs	r0, #2
 800d2fa:	47b0      	blx	r6
 800d2fc:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800d2fe:	692b      	ldr	r3, [r5, #16]
 800d300:	4628      	mov	r0, r5
 800d302:	4798      	blx	r3
 800d304:	68eb      	ldr	r3, [r5, #12]
 800d306:	429d      	cmp	r5, r3
 800d308:	f04f 0003 	mov.w	r0, #3
 800d30c:	4619      	mov	r1, r3
 800d30e:	d006      	beq.n	800d31e <ai_layers_forward_all+0x42>
 800d310:	6563      	str	r3, [r4, #84]	; 0x54
 800d312:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800d314:	47b0      	blx	r6
 800d316:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800d318:	2900      	cmp	r1, #0
 800d31a:	d1ec      	bne.n	800d2f6 <ai_layers_forward_all+0x1a>
 800d31c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d31e:	2100      	movs	r1, #0
 800d320:	6567      	str	r7, [r4, #84]	; 0x54
 800d322:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800d324:	47b0      	blx	r6
 800d326:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800d328:	2900      	cmp	r1, #0
 800d32a:	d1e4      	bne.n	800d2f6 <ai_layers_forward_all+0x1a>
 800d32c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d32e:	2d00      	cmp	r5, #0
 800d330:	d0f4      	beq.n	800d31c <ai_layers_forward_all+0x40>
 800d332:	6545      	str	r5, [r0, #84]	; 0x54
 800d334:	692b      	ldr	r3, [r5, #16]
 800d336:	4628      	mov	r0, r5
 800d338:	4798      	blx	r3
 800d33a:	68eb      	ldr	r3, [r5, #12]
 800d33c:	42ab      	cmp	r3, r5
 800d33e:	d004      	beq.n	800d34a <ai_layers_forward_all+0x6e>
 800d340:	6563      	str	r3, [r4, #84]	; 0x54
 800d342:	461d      	mov	r5, r3
 800d344:	2b00      	cmp	r3, #0
 800d346:	d1f5      	bne.n	800d334 <ai_layers_forward_all+0x58>
 800d348:	e7e8      	b.n	800d31c <ai_layers_forward_all+0x40>
 800d34a:	2300      	movs	r3, #0
 800d34c:	6563      	str	r3, [r4, #84]	; 0x54
 800d34e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d350 <ai_array_to_buffer_fmt>:
 800d350:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800d354:	2b02      	cmp	r3, #2
 800d356:	d01f      	beq.n	800d398 <ai_array_to_buffer_fmt+0x48>
 800d358:	4a1c      	ldr	r2, [pc, #112]	; (800d3cc <ai_array_to_buffer_fmt+0x7c>)
 800d35a:	f020 437e 	bic.w	r3, r0, #4261412864	; 0xfe000000
 800d35e:	4293      	cmp	r3, r2
 800d360:	d00a      	beq.n	800d378 <ai_array_to_buffer_fmt+0x28>
 800d362:	dc0d      	bgt.n	800d380 <ai_array_to_buffer_fmt+0x30>
 800d364:	4a1a      	ldr	r2, [pc, #104]	; (800d3d0 <ai_array_to_buffer_fmt+0x80>)
 800d366:	4293      	cmp	r3, r2
 800d368:	d006      	beq.n	800d378 <ai_array_to_buffer_fmt+0x28>
 800d36a:	dd1d      	ble.n	800d3a8 <ai_array_to_buffer_fmt+0x58>
 800d36c:	4a19      	ldr	r2, [pc, #100]	; (800d3d4 <ai_array_to_buffer_fmt+0x84>)
 800d36e:	4293      	cmp	r3, r2
 800d370:	d002      	beq.n	800d378 <ai_array_to_buffer_fmt+0x28>
 800d372:	320f      	adds	r2, #15
 800d374:	4293      	cmp	r3, r2
 800d376:	d10d      	bne.n	800d394 <ai_array_to_buffer_fmt+0x44>
 800d378:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800d37c:	4318      	orrs	r0, r3
 800d37e:	4770      	bx	lr
 800d380:	4a15      	ldr	r2, [pc, #84]	; (800d3d8 <ai_array_to_buffer_fmt+0x88>)
 800d382:	4293      	cmp	r3, r2
 800d384:	d0f8      	beq.n	800d378 <ai_array_to_buffer_fmt+0x28>
 800d386:	dd18      	ble.n	800d3ba <ai_array_to_buffer_fmt+0x6a>
 800d388:	4a14      	ldr	r2, [pc, #80]	; (800d3dc <ai_array_to_buffer_fmt+0x8c>)
 800d38a:	4293      	cmp	r3, r2
 800d38c:	d0f4      	beq.n	800d378 <ai_array_to_buffer_fmt+0x28>
 800d38e:	4a14      	ldr	r2, [pc, #80]	; (800d3e0 <ai_array_to_buffer_fmt+0x90>)
 800d390:	4293      	cmp	r3, r2
 800d392:	d0f1      	beq.n	800d378 <ai_array_to_buffer_fmt+0x28>
 800d394:	2340      	movs	r3, #64	; 0x40
 800d396:	e7ef      	b.n	800d378 <ai_array_to_buffer_fmt+0x28>
 800d398:	4b12      	ldr	r3, [pc, #72]	; (800d3e4 <ai_array_to_buffer_fmt+0x94>)
 800d39a:	4003      	ands	r3, r0
 800d39c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d3a0:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800d3a4:	4318      	orrs	r0, r3
 800d3a6:	4770      	bx	lr
 800d3a8:	f2a2 4207 	subw	r2, r2, #1031	; 0x407
 800d3ac:	4293      	cmp	r3, r2
 800d3ae:	d0e3      	beq.n	800d378 <ai_array_to_buffer_fmt+0x28>
 800d3b0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d3b4:	4293      	cmp	r3, r2
 800d3b6:	d0df      	beq.n	800d378 <ai_array_to_buffer_fmt+0x28>
 800d3b8:	e7ec      	b.n	800d394 <ai_array_to_buffer_fmt+0x44>
 800d3ba:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 800d3be:	4293      	cmp	r3, r2
 800d3c0:	d0da      	beq.n	800d378 <ai_array_to_buffer_fmt+0x28>
 800d3c2:	3207      	adds	r2, #7
 800d3c4:	4293      	cmp	r3, r2
 800d3c6:	d0d7      	beq.n	800d378 <ai_array_to_buffer_fmt+0x28>
 800d3c8:	e7e4      	b.n	800d394 <ai_array_to_buffer_fmt+0x44>
 800d3ca:	bf00      	nop
 800d3cc:	00840040 	.word	0x00840040
 800d3d0:	00040447 	.word	0x00040447
 800d3d4:	00040840 	.word	0x00040840
 800d3d8:	00840840 	.word	0x00840840
 800d3dc:	0084084f 	.word	0x0084084f
 800d3e0:	01821040 	.word	0x01821040
 800d3e4:	00803fff 	.word	0x00803fff

0800d3e8 <ai_array_get_byte_size>:
 800d3e8:	b1c1      	cbz	r1, 800d41c <ai_array_get_byte_size+0x34>
 800d3ea:	f3c0 3282 	ubfx	r2, r0, #14, #3
 800d3ee:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800d3f2:	4413      	add	r3, r2
 800d3f4:	fb01 f103 	mul.w	r1, r1, r3
 800d3f8:	f3c0 5241 	ubfx	r2, r0, #21, #2
 800d3fc:	3107      	adds	r1, #7
 800d3fe:	f3c0 4043 	ubfx	r0, r0, #17, #4
 800d402:	f021 0107 	bic.w	r1, r1, #7
 800d406:	2804      	cmp	r0, #4
 800d408:	fa21 f102 	lsr.w	r1, r1, r2
 800d40c:	d008      	beq.n	800d420 <ai_array_get_byte_size+0x38>
 800d40e:	2808      	cmp	r0, #8
 800d410:	d101      	bne.n	800d416 <ai_array_get_byte_size+0x2e>
 800d412:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 800d416:	3107      	adds	r1, #7
 800d418:	08c8      	lsrs	r0, r1, #3
 800d41a:	4770      	bx	lr
 800d41c:	4608      	mov	r0, r1
 800d41e:	4770      	bx	lr
 800d420:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800d424:	3107      	adds	r1, #7
 800d426:	08c8      	lsrs	r0, r1, #3
 800d428:	4770      	bx	lr
 800d42a:	bf00      	nop

0800d42c <__errno>:
 800d42c:	4b01      	ldr	r3, [pc, #4]	; (800d434 <__errno+0x8>)
 800d42e:	6818      	ldr	r0, [r3, #0]
 800d430:	4770      	bx	lr
 800d432:	bf00      	nop
 800d434:	20000620 	.word	0x20000620

0800d438 <__libc_init_array>:
 800d438:	b570      	push	{r4, r5, r6, lr}
 800d43a:	4e0d      	ldr	r6, [pc, #52]	; (800d470 <__libc_init_array+0x38>)
 800d43c:	4c0d      	ldr	r4, [pc, #52]	; (800d474 <__libc_init_array+0x3c>)
 800d43e:	1ba4      	subs	r4, r4, r6
 800d440:	10a4      	asrs	r4, r4, #2
 800d442:	2500      	movs	r5, #0
 800d444:	42a5      	cmp	r5, r4
 800d446:	d109      	bne.n	800d45c <__libc_init_array+0x24>
 800d448:	4e0b      	ldr	r6, [pc, #44]	; (800d478 <__libc_init_array+0x40>)
 800d44a:	4c0c      	ldr	r4, [pc, #48]	; (800d47c <__libc_init_array+0x44>)
 800d44c:	f002 fd06 	bl	800fe5c <_init>
 800d450:	1ba4      	subs	r4, r4, r6
 800d452:	10a4      	asrs	r4, r4, #2
 800d454:	2500      	movs	r5, #0
 800d456:	42a5      	cmp	r5, r4
 800d458:	d105      	bne.n	800d466 <__libc_init_array+0x2e>
 800d45a:	bd70      	pop	{r4, r5, r6, pc}
 800d45c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d460:	4798      	blx	r3
 800d462:	3501      	adds	r5, #1
 800d464:	e7ee      	b.n	800d444 <__libc_init_array+0xc>
 800d466:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d46a:	4798      	blx	r3
 800d46c:	3501      	adds	r5, #1
 800d46e:	e7f2      	b.n	800d456 <__libc_init_array+0x1e>
 800d470:	08013290 	.word	0x08013290
 800d474:	08013290 	.word	0x08013290
 800d478:	08013290 	.word	0x08013290
 800d47c:	08013294 	.word	0x08013294

0800d480 <malloc>:
 800d480:	4b02      	ldr	r3, [pc, #8]	; (800d48c <malloc+0xc>)
 800d482:	4601      	mov	r1, r0
 800d484:	6818      	ldr	r0, [r3, #0]
 800d486:	f000 b865 	b.w	800d554 <_malloc_r>
 800d48a:	bf00      	nop
 800d48c:	20000620 	.word	0x20000620

0800d490 <memcpy>:
 800d490:	b510      	push	{r4, lr}
 800d492:	1e43      	subs	r3, r0, #1
 800d494:	440a      	add	r2, r1
 800d496:	4291      	cmp	r1, r2
 800d498:	d100      	bne.n	800d49c <memcpy+0xc>
 800d49a:	bd10      	pop	{r4, pc}
 800d49c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d4a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d4a4:	e7f7      	b.n	800d496 <memcpy+0x6>

0800d4a6 <memset>:
 800d4a6:	4402      	add	r2, r0
 800d4a8:	4603      	mov	r3, r0
 800d4aa:	4293      	cmp	r3, r2
 800d4ac:	d100      	bne.n	800d4b0 <memset+0xa>
 800d4ae:	4770      	bx	lr
 800d4b0:	f803 1b01 	strb.w	r1, [r3], #1
 800d4b4:	e7f9      	b.n	800d4aa <memset+0x4>
	...

0800d4b8 <_free_r>:
 800d4b8:	b538      	push	{r3, r4, r5, lr}
 800d4ba:	4605      	mov	r5, r0
 800d4bc:	2900      	cmp	r1, #0
 800d4be:	d045      	beq.n	800d54c <_free_r+0x94>
 800d4c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d4c4:	1f0c      	subs	r4, r1, #4
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	bfb8      	it	lt
 800d4ca:	18e4      	addlt	r4, r4, r3
 800d4cc:	f001 fe74 	bl	800f1b8 <__malloc_lock>
 800d4d0:	4a1f      	ldr	r2, [pc, #124]	; (800d550 <_free_r+0x98>)
 800d4d2:	6813      	ldr	r3, [r2, #0]
 800d4d4:	4610      	mov	r0, r2
 800d4d6:	b933      	cbnz	r3, 800d4e6 <_free_r+0x2e>
 800d4d8:	6063      	str	r3, [r4, #4]
 800d4da:	6014      	str	r4, [r2, #0]
 800d4dc:	4628      	mov	r0, r5
 800d4de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4e2:	f001 be6a 	b.w	800f1ba <__malloc_unlock>
 800d4e6:	42a3      	cmp	r3, r4
 800d4e8:	d90c      	bls.n	800d504 <_free_r+0x4c>
 800d4ea:	6821      	ldr	r1, [r4, #0]
 800d4ec:	1862      	adds	r2, r4, r1
 800d4ee:	4293      	cmp	r3, r2
 800d4f0:	bf04      	itt	eq
 800d4f2:	681a      	ldreq	r2, [r3, #0]
 800d4f4:	685b      	ldreq	r3, [r3, #4]
 800d4f6:	6063      	str	r3, [r4, #4]
 800d4f8:	bf04      	itt	eq
 800d4fa:	1852      	addeq	r2, r2, r1
 800d4fc:	6022      	streq	r2, [r4, #0]
 800d4fe:	6004      	str	r4, [r0, #0]
 800d500:	e7ec      	b.n	800d4dc <_free_r+0x24>
 800d502:	4613      	mov	r3, r2
 800d504:	685a      	ldr	r2, [r3, #4]
 800d506:	b10a      	cbz	r2, 800d50c <_free_r+0x54>
 800d508:	42a2      	cmp	r2, r4
 800d50a:	d9fa      	bls.n	800d502 <_free_r+0x4a>
 800d50c:	6819      	ldr	r1, [r3, #0]
 800d50e:	1858      	adds	r0, r3, r1
 800d510:	42a0      	cmp	r0, r4
 800d512:	d10b      	bne.n	800d52c <_free_r+0x74>
 800d514:	6820      	ldr	r0, [r4, #0]
 800d516:	4401      	add	r1, r0
 800d518:	1858      	adds	r0, r3, r1
 800d51a:	4282      	cmp	r2, r0
 800d51c:	6019      	str	r1, [r3, #0]
 800d51e:	d1dd      	bne.n	800d4dc <_free_r+0x24>
 800d520:	6810      	ldr	r0, [r2, #0]
 800d522:	6852      	ldr	r2, [r2, #4]
 800d524:	605a      	str	r2, [r3, #4]
 800d526:	4401      	add	r1, r0
 800d528:	6019      	str	r1, [r3, #0]
 800d52a:	e7d7      	b.n	800d4dc <_free_r+0x24>
 800d52c:	d902      	bls.n	800d534 <_free_r+0x7c>
 800d52e:	230c      	movs	r3, #12
 800d530:	602b      	str	r3, [r5, #0]
 800d532:	e7d3      	b.n	800d4dc <_free_r+0x24>
 800d534:	6820      	ldr	r0, [r4, #0]
 800d536:	1821      	adds	r1, r4, r0
 800d538:	428a      	cmp	r2, r1
 800d53a:	bf04      	itt	eq
 800d53c:	6811      	ldreq	r1, [r2, #0]
 800d53e:	6852      	ldreq	r2, [r2, #4]
 800d540:	6062      	str	r2, [r4, #4]
 800d542:	bf04      	itt	eq
 800d544:	1809      	addeq	r1, r1, r0
 800d546:	6021      	streq	r1, [r4, #0]
 800d548:	605c      	str	r4, [r3, #4]
 800d54a:	e7c7      	b.n	800d4dc <_free_r+0x24>
 800d54c:	bd38      	pop	{r3, r4, r5, pc}
 800d54e:	bf00      	nop
 800d550:	20000cb4 	.word	0x20000cb4

0800d554 <_malloc_r>:
 800d554:	b570      	push	{r4, r5, r6, lr}
 800d556:	1ccd      	adds	r5, r1, #3
 800d558:	f025 0503 	bic.w	r5, r5, #3
 800d55c:	3508      	adds	r5, #8
 800d55e:	2d0c      	cmp	r5, #12
 800d560:	bf38      	it	cc
 800d562:	250c      	movcc	r5, #12
 800d564:	2d00      	cmp	r5, #0
 800d566:	4606      	mov	r6, r0
 800d568:	db01      	blt.n	800d56e <_malloc_r+0x1a>
 800d56a:	42a9      	cmp	r1, r5
 800d56c:	d903      	bls.n	800d576 <_malloc_r+0x22>
 800d56e:	230c      	movs	r3, #12
 800d570:	6033      	str	r3, [r6, #0]
 800d572:	2000      	movs	r0, #0
 800d574:	bd70      	pop	{r4, r5, r6, pc}
 800d576:	f001 fe1f 	bl	800f1b8 <__malloc_lock>
 800d57a:	4a21      	ldr	r2, [pc, #132]	; (800d600 <_malloc_r+0xac>)
 800d57c:	6814      	ldr	r4, [r2, #0]
 800d57e:	4621      	mov	r1, r4
 800d580:	b991      	cbnz	r1, 800d5a8 <_malloc_r+0x54>
 800d582:	4c20      	ldr	r4, [pc, #128]	; (800d604 <_malloc_r+0xb0>)
 800d584:	6823      	ldr	r3, [r4, #0]
 800d586:	b91b      	cbnz	r3, 800d590 <_malloc_r+0x3c>
 800d588:	4630      	mov	r0, r6
 800d58a:	f000 fd15 	bl	800dfb8 <_sbrk_r>
 800d58e:	6020      	str	r0, [r4, #0]
 800d590:	4629      	mov	r1, r5
 800d592:	4630      	mov	r0, r6
 800d594:	f000 fd10 	bl	800dfb8 <_sbrk_r>
 800d598:	1c43      	adds	r3, r0, #1
 800d59a:	d124      	bne.n	800d5e6 <_malloc_r+0x92>
 800d59c:	230c      	movs	r3, #12
 800d59e:	6033      	str	r3, [r6, #0]
 800d5a0:	4630      	mov	r0, r6
 800d5a2:	f001 fe0a 	bl	800f1ba <__malloc_unlock>
 800d5a6:	e7e4      	b.n	800d572 <_malloc_r+0x1e>
 800d5a8:	680b      	ldr	r3, [r1, #0]
 800d5aa:	1b5b      	subs	r3, r3, r5
 800d5ac:	d418      	bmi.n	800d5e0 <_malloc_r+0x8c>
 800d5ae:	2b0b      	cmp	r3, #11
 800d5b0:	d90f      	bls.n	800d5d2 <_malloc_r+0x7e>
 800d5b2:	600b      	str	r3, [r1, #0]
 800d5b4:	50cd      	str	r5, [r1, r3]
 800d5b6:	18cc      	adds	r4, r1, r3
 800d5b8:	4630      	mov	r0, r6
 800d5ba:	f001 fdfe 	bl	800f1ba <__malloc_unlock>
 800d5be:	f104 000b 	add.w	r0, r4, #11
 800d5c2:	1d23      	adds	r3, r4, #4
 800d5c4:	f020 0007 	bic.w	r0, r0, #7
 800d5c8:	1ac3      	subs	r3, r0, r3
 800d5ca:	d0d3      	beq.n	800d574 <_malloc_r+0x20>
 800d5cc:	425a      	negs	r2, r3
 800d5ce:	50e2      	str	r2, [r4, r3]
 800d5d0:	e7d0      	b.n	800d574 <_malloc_r+0x20>
 800d5d2:	428c      	cmp	r4, r1
 800d5d4:	684b      	ldr	r3, [r1, #4]
 800d5d6:	bf16      	itet	ne
 800d5d8:	6063      	strne	r3, [r4, #4]
 800d5da:	6013      	streq	r3, [r2, #0]
 800d5dc:	460c      	movne	r4, r1
 800d5de:	e7eb      	b.n	800d5b8 <_malloc_r+0x64>
 800d5e0:	460c      	mov	r4, r1
 800d5e2:	6849      	ldr	r1, [r1, #4]
 800d5e4:	e7cc      	b.n	800d580 <_malloc_r+0x2c>
 800d5e6:	1cc4      	adds	r4, r0, #3
 800d5e8:	f024 0403 	bic.w	r4, r4, #3
 800d5ec:	42a0      	cmp	r0, r4
 800d5ee:	d005      	beq.n	800d5fc <_malloc_r+0xa8>
 800d5f0:	1a21      	subs	r1, r4, r0
 800d5f2:	4630      	mov	r0, r6
 800d5f4:	f000 fce0 	bl	800dfb8 <_sbrk_r>
 800d5f8:	3001      	adds	r0, #1
 800d5fa:	d0cf      	beq.n	800d59c <_malloc_r+0x48>
 800d5fc:	6025      	str	r5, [r4, #0]
 800d5fe:	e7db      	b.n	800d5b8 <_malloc_r+0x64>
 800d600:	20000cb4 	.word	0x20000cb4
 800d604:	20000cb8 	.word	0x20000cb8

0800d608 <__cvt>:
 800d608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d60c:	ec55 4b10 	vmov	r4, r5, d0
 800d610:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800d612:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d616:	2d00      	cmp	r5, #0
 800d618:	460e      	mov	r6, r1
 800d61a:	4691      	mov	r9, r2
 800d61c:	4619      	mov	r1, r3
 800d61e:	bfb8      	it	lt
 800d620:	4622      	movlt	r2, r4
 800d622:	462b      	mov	r3, r5
 800d624:	f027 0720 	bic.w	r7, r7, #32
 800d628:	bfbb      	ittet	lt
 800d62a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d62e:	461d      	movlt	r5, r3
 800d630:	2300      	movge	r3, #0
 800d632:	232d      	movlt	r3, #45	; 0x2d
 800d634:	bfb8      	it	lt
 800d636:	4614      	movlt	r4, r2
 800d638:	2f46      	cmp	r7, #70	; 0x46
 800d63a:	700b      	strb	r3, [r1, #0]
 800d63c:	d004      	beq.n	800d648 <__cvt+0x40>
 800d63e:	2f45      	cmp	r7, #69	; 0x45
 800d640:	d100      	bne.n	800d644 <__cvt+0x3c>
 800d642:	3601      	adds	r6, #1
 800d644:	2102      	movs	r1, #2
 800d646:	e000      	b.n	800d64a <__cvt+0x42>
 800d648:	2103      	movs	r1, #3
 800d64a:	ab03      	add	r3, sp, #12
 800d64c:	9301      	str	r3, [sp, #4]
 800d64e:	ab02      	add	r3, sp, #8
 800d650:	9300      	str	r3, [sp, #0]
 800d652:	4632      	mov	r2, r6
 800d654:	4653      	mov	r3, sl
 800d656:	ec45 4b10 	vmov	d0, r4, r5
 800d65a:	f000 fe09 	bl	800e270 <_dtoa_r>
 800d65e:	2f47      	cmp	r7, #71	; 0x47
 800d660:	4680      	mov	r8, r0
 800d662:	d102      	bne.n	800d66a <__cvt+0x62>
 800d664:	f019 0f01 	tst.w	r9, #1
 800d668:	d026      	beq.n	800d6b8 <__cvt+0xb0>
 800d66a:	2f46      	cmp	r7, #70	; 0x46
 800d66c:	eb08 0906 	add.w	r9, r8, r6
 800d670:	d111      	bne.n	800d696 <__cvt+0x8e>
 800d672:	f898 3000 	ldrb.w	r3, [r8]
 800d676:	2b30      	cmp	r3, #48	; 0x30
 800d678:	d10a      	bne.n	800d690 <__cvt+0x88>
 800d67a:	2200      	movs	r2, #0
 800d67c:	2300      	movs	r3, #0
 800d67e:	4620      	mov	r0, r4
 800d680:	4629      	mov	r1, r5
 800d682:	f7f3 fa39 	bl	8000af8 <__aeabi_dcmpeq>
 800d686:	b918      	cbnz	r0, 800d690 <__cvt+0x88>
 800d688:	f1c6 0601 	rsb	r6, r6, #1
 800d68c:	f8ca 6000 	str.w	r6, [sl]
 800d690:	f8da 3000 	ldr.w	r3, [sl]
 800d694:	4499      	add	r9, r3
 800d696:	2200      	movs	r2, #0
 800d698:	2300      	movs	r3, #0
 800d69a:	4620      	mov	r0, r4
 800d69c:	4629      	mov	r1, r5
 800d69e:	f7f3 fa2b 	bl	8000af8 <__aeabi_dcmpeq>
 800d6a2:	b938      	cbnz	r0, 800d6b4 <__cvt+0xac>
 800d6a4:	2230      	movs	r2, #48	; 0x30
 800d6a6:	9b03      	ldr	r3, [sp, #12]
 800d6a8:	454b      	cmp	r3, r9
 800d6aa:	d205      	bcs.n	800d6b8 <__cvt+0xb0>
 800d6ac:	1c59      	adds	r1, r3, #1
 800d6ae:	9103      	str	r1, [sp, #12]
 800d6b0:	701a      	strb	r2, [r3, #0]
 800d6b2:	e7f8      	b.n	800d6a6 <__cvt+0x9e>
 800d6b4:	f8cd 900c 	str.w	r9, [sp, #12]
 800d6b8:	9b03      	ldr	r3, [sp, #12]
 800d6ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d6bc:	eba3 0308 	sub.w	r3, r3, r8
 800d6c0:	4640      	mov	r0, r8
 800d6c2:	6013      	str	r3, [r2, #0]
 800d6c4:	b004      	add	sp, #16
 800d6c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d6ca <__exponent>:
 800d6ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d6cc:	2900      	cmp	r1, #0
 800d6ce:	4604      	mov	r4, r0
 800d6d0:	bfba      	itte	lt
 800d6d2:	4249      	neglt	r1, r1
 800d6d4:	232d      	movlt	r3, #45	; 0x2d
 800d6d6:	232b      	movge	r3, #43	; 0x2b
 800d6d8:	2909      	cmp	r1, #9
 800d6da:	f804 2b02 	strb.w	r2, [r4], #2
 800d6de:	7043      	strb	r3, [r0, #1]
 800d6e0:	dd20      	ble.n	800d724 <__exponent+0x5a>
 800d6e2:	f10d 0307 	add.w	r3, sp, #7
 800d6e6:	461f      	mov	r7, r3
 800d6e8:	260a      	movs	r6, #10
 800d6ea:	fb91 f5f6 	sdiv	r5, r1, r6
 800d6ee:	fb06 1115 	mls	r1, r6, r5, r1
 800d6f2:	3130      	adds	r1, #48	; 0x30
 800d6f4:	2d09      	cmp	r5, #9
 800d6f6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d6fa:	f103 32ff 	add.w	r2, r3, #4294967295
 800d6fe:	4629      	mov	r1, r5
 800d700:	dc09      	bgt.n	800d716 <__exponent+0x4c>
 800d702:	3130      	adds	r1, #48	; 0x30
 800d704:	3b02      	subs	r3, #2
 800d706:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d70a:	42bb      	cmp	r3, r7
 800d70c:	4622      	mov	r2, r4
 800d70e:	d304      	bcc.n	800d71a <__exponent+0x50>
 800d710:	1a10      	subs	r0, r2, r0
 800d712:	b003      	add	sp, #12
 800d714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d716:	4613      	mov	r3, r2
 800d718:	e7e7      	b.n	800d6ea <__exponent+0x20>
 800d71a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d71e:	f804 2b01 	strb.w	r2, [r4], #1
 800d722:	e7f2      	b.n	800d70a <__exponent+0x40>
 800d724:	2330      	movs	r3, #48	; 0x30
 800d726:	4419      	add	r1, r3
 800d728:	7083      	strb	r3, [r0, #2]
 800d72a:	1d02      	adds	r2, r0, #4
 800d72c:	70c1      	strb	r1, [r0, #3]
 800d72e:	e7ef      	b.n	800d710 <__exponent+0x46>

0800d730 <_printf_float>:
 800d730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d734:	b08d      	sub	sp, #52	; 0x34
 800d736:	460c      	mov	r4, r1
 800d738:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800d73c:	4616      	mov	r6, r2
 800d73e:	461f      	mov	r7, r3
 800d740:	4605      	mov	r5, r0
 800d742:	f001 fcc7 	bl	800f0d4 <_localeconv_r>
 800d746:	6803      	ldr	r3, [r0, #0]
 800d748:	9304      	str	r3, [sp, #16]
 800d74a:	4618      	mov	r0, r3
 800d74c:	f7f2 fd58 	bl	8000200 <strlen>
 800d750:	2300      	movs	r3, #0
 800d752:	930a      	str	r3, [sp, #40]	; 0x28
 800d754:	f8d8 3000 	ldr.w	r3, [r8]
 800d758:	9005      	str	r0, [sp, #20]
 800d75a:	3307      	adds	r3, #7
 800d75c:	f023 0307 	bic.w	r3, r3, #7
 800d760:	f103 0208 	add.w	r2, r3, #8
 800d764:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d768:	f8d4 b000 	ldr.w	fp, [r4]
 800d76c:	f8c8 2000 	str.w	r2, [r8]
 800d770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d774:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d778:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d77c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d780:	9307      	str	r3, [sp, #28]
 800d782:	f8cd 8018 	str.w	r8, [sp, #24]
 800d786:	f04f 32ff 	mov.w	r2, #4294967295
 800d78a:	4ba7      	ldr	r3, [pc, #668]	; (800da28 <_printf_float+0x2f8>)
 800d78c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d790:	f7f3 f9e4 	bl	8000b5c <__aeabi_dcmpun>
 800d794:	bb70      	cbnz	r0, 800d7f4 <_printf_float+0xc4>
 800d796:	f04f 32ff 	mov.w	r2, #4294967295
 800d79a:	4ba3      	ldr	r3, [pc, #652]	; (800da28 <_printf_float+0x2f8>)
 800d79c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d7a0:	f7f3 f9be 	bl	8000b20 <__aeabi_dcmple>
 800d7a4:	bb30      	cbnz	r0, 800d7f4 <_printf_float+0xc4>
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	4640      	mov	r0, r8
 800d7ac:	4649      	mov	r1, r9
 800d7ae:	f7f3 f9ad 	bl	8000b0c <__aeabi_dcmplt>
 800d7b2:	b110      	cbz	r0, 800d7ba <_printf_float+0x8a>
 800d7b4:	232d      	movs	r3, #45	; 0x2d
 800d7b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d7ba:	4a9c      	ldr	r2, [pc, #624]	; (800da2c <_printf_float+0x2fc>)
 800d7bc:	4b9c      	ldr	r3, [pc, #624]	; (800da30 <_printf_float+0x300>)
 800d7be:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d7c2:	bf8c      	ite	hi
 800d7c4:	4690      	movhi	r8, r2
 800d7c6:	4698      	movls	r8, r3
 800d7c8:	2303      	movs	r3, #3
 800d7ca:	f02b 0204 	bic.w	r2, fp, #4
 800d7ce:	6123      	str	r3, [r4, #16]
 800d7d0:	6022      	str	r2, [r4, #0]
 800d7d2:	f04f 0900 	mov.w	r9, #0
 800d7d6:	9700      	str	r7, [sp, #0]
 800d7d8:	4633      	mov	r3, r6
 800d7da:	aa0b      	add	r2, sp, #44	; 0x2c
 800d7dc:	4621      	mov	r1, r4
 800d7de:	4628      	mov	r0, r5
 800d7e0:	f000 f9e6 	bl	800dbb0 <_printf_common>
 800d7e4:	3001      	adds	r0, #1
 800d7e6:	f040 808d 	bne.w	800d904 <_printf_float+0x1d4>
 800d7ea:	f04f 30ff 	mov.w	r0, #4294967295
 800d7ee:	b00d      	add	sp, #52	; 0x34
 800d7f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7f4:	4642      	mov	r2, r8
 800d7f6:	464b      	mov	r3, r9
 800d7f8:	4640      	mov	r0, r8
 800d7fa:	4649      	mov	r1, r9
 800d7fc:	f7f3 f9ae 	bl	8000b5c <__aeabi_dcmpun>
 800d800:	b110      	cbz	r0, 800d808 <_printf_float+0xd8>
 800d802:	4a8c      	ldr	r2, [pc, #560]	; (800da34 <_printf_float+0x304>)
 800d804:	4b8c      	ldr	r3, [pc, #560]	; (800da38 <_printf_float+0x308>)
 800d806:	e7da      	b.n	800d7be <_printf_float+0x8e>
 800d808:	6861      	ldr	r1, [r4, #4]
 800d80a:	1c4b      	adds	r3, r1, #1
 800d80c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800d810:	a80a      	add	r0, sp, #40	; 0x28
 800d812:	d13e      	bne.n	800d892 <_printf_float+0x162>
 800d814:	2306      	movs	r3, #6
 800d816:	6063      	str	r3, [r4, #4]
 800d818:	2300      	movs	r3, #0
 800d81a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d81e:	ab09      	add	r3, sp, #36	; 0x24
 800d820:	9300      	str	r3, [sp, #0]
 800d822:	ec49 8b10 	vmov	d0, r8, r9
 800d826:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d82a:	6022      	str	r2, [r4, #0]
 800d82c:	f8cd a004 	str.w	sl, [sp, #4]
 800d830:	6861      	ldr	r1, [r4, #4]
 800d832:	4628      	mov	r0, r5
 800d834:	f7ff fee8 	bl	800d608 <__cvt>
 800d838:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800d83c:	2b47      	cmp	r3, #71	; 0x47
 800d83e:	4680      	mov	r8, r0
 800d840:	d109      	bne.n	800d856 <_printf_float+0x126>
 800d842:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d844:	1cd8      	adds	r0, r3, #3
 800d846:	db02      	blt.n	800d84e <_printf_float+0x11e>
 800d848:	6862      	ldr	r2, [r4, #4]
 800d84a:	4293      	cmp	r3, r2
 800d84c:	dd47      	ble.n	800d8de <_printf_float+0x1ae>
 800d84e:	f1aa 0a02 	sub.w	sl, sl, #2
 800d852:	fa5f fa8a 	uxtb.w	sl, sl
 800d856:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d85a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d85c:	d824      	bhi.n	800d8a8 <_printf_float+0x178>
 800d85e:	3901      	subs	r1, #1
 800d860:	4652      	mov	r2, sl
 800d862:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d866:	9109      	str	r1, [sp, #36]	; 0x24
 800d868:	f7ff ff2f 	bl	800d6ca <__exponent>
 800d86c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d86e:	1813      	adds	r3, r2, r0
 800d870:	2a01      	cmp	r2, #1
 800d872:	4681      	mov	r9, r0
 800d874:	6123      	str	r3, [r4, #16]
 800d876:	dc02      	bgt.n	800d87e <_printf_float+0x14e>
 800d878:	6822      	ldr	r2, [r4, #0]
 800d87a:	07d1      	lsls	r1, r2, #31
 800d87c:	d501      	bpl.n	800d882 <_printf_float+0x152>
 800d87e:	3301      	adds	r3, #1
 800d880:	6123      	str	r3, [r4, #16]
 800d882:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d886:	2b00      	cmp	r3, #0
 800d888:	d0a5      	beq.n	800d7d6 <_printf_float+0xa6>
 800d88a:	232d      	movs	r3, #45	; 0x2d
 800d88c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d890:	e7a1      	b.n	800d7d6 <_printf_float+0xa6>
 800d892:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800d896:	f000 8177 	beq.w	800db88 <_printf_float+0x458>
 800d89a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d89e:	d1bb      	bne.n	800d818 <_printf_float+0xe8>
 800d8a0:	2900      	cmp	r1, #0
 800d8a2:	d1b9      	bne.n	800d818 <_printf_float+0xe8>
 800d8a4:	2301      	movs	r3, #1
 800d8a6:	e7b6      	b.n	800d816 <_printf_float+0xe6>
 800d8a8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800d8ac:	d119      	bne.n	800d8e2 <_printf_float+0x1b2>
 800d8ae:	2900      	cmp	r1, #0
 800d8b0:	6863      	ldr	r3, [r4, #4]
 800d8b2:	dd0c      	ble.n	800d8ce <_printf_float+0x19e>
 800d8b4:	6121      	str	r1, [r4, #16]
 800d8b6:	b913      	cbnz	r3, 800d8be <_printf_float+0x18e>
 800d8b8:	6822      	ldr	r2, [r4, #0]
 800d8ba:	07d2      	lsls	r2, r2, #31
 800d8bc:	d502      	bpl.n	800d8c4 <_printf_float+0x194>
 800d8be:	3301      	adds	r3, #1
 800d8c0:	440b      	add	r3, r1
 800d8c2:	6123      	str	r3, [r4, #16]
 800d8c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d8c6:	65a3      	str	r3, [r4, #88]	; 0x58
 800d8c8:	f04f 0900 	mov.w	r9, #0
 800d8cc:	e7d9      	b.n	800d882 <_printf_float+0x152>
 800d8ce:	b913      	cbnz	r3, 800d8d6 <_printf_float+0x1a6>
 800d8d0:	6822      	ldr	r2, [r4, #0]
 800d8d2:	07d0      	lsls	r0, r2, #31
 800d8d4:	d501      	bpl.n	800d8da <_printf_float+0x1aa>
 800d8d6:	3302      	adds	r3, #2
 800d8d8:	e7f3      	b.n	800d8c2 <_printf_float+0x192>
 800d8da:	2301      	movs	r3, #1
 800d8dc:	e7f1      	b.n	800d8c2 <_printf_float+0x192>
 800d8de:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800d8e2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800d8e6:	4293      	cmp	r3, r2
 800d8e8:	db05      	blt.n	800d8f6 <_printf_float+0x1c6>
 800d8ea:	6822      	ldr	r2, [r4, #0]
 800d8ec:	6123      	str	r3, [r4, #16]
 800d8ee:	07d1      	lsls	r1, r2, #31
 800d8f0:	d5e8      	bpl.n	800d8c4 <_printf_float+0x194>
 800d8f2:	3301      	adds	r3, #1
 800d8f4:	e7e5      	b.n	800d8c2 <_printf_float+0x192>
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	bfd4      	ite	le
 800d8fa:	f1c3 0302 	rsble	r3, r3, #2
 800d8fe:	2301      	movgt	r3, #1
 800d900:	4413      	add	r3, r2
 800d902:	e7de      	b.n	800d8c2 <_printf_float+0x192>
 800d904:	6823      	ldr	r3, [r4, #0]
 800d906:	055a      	lsls	r2, r3, #21
 800d908:	d407      	bmi.n	800d91a <_printf_float+0x1ea>
 800d90a:	6923      	ldr	r3, [r4, #16]
 800d90c:	4642      	mov	r2, r8
 800d90e:	4631      	mov	r1, r6
 800d910:	4628      	mov	r0, r5
 800d912:	47b8      	blx	r7
 800d914:	3001      	adds	r0, #1
 800d916:	d12b      	bne.n	800d970 <_printf_float+0x240>
 800d918:	e767      	b.n	800d7ea <_printf_float+0xba>
 800d91a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d91e:	f240 80dc 	bls.w	800dada <_printf_float+0x3aa>
 800d922:	2200      	movs	r2, #0
 800d924:	2300      	movs	r3, #0
 800d926:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d92a:	f7f3 f8e5 	bl	8000af8 <__aeabi_dcmpeq>
 800d92e:	2800      	cmp	r0, #0
 800d930:	d033      	beq.n	800d99a <_printf_float+0x26a>
 800d932:	2301      	movs	r3, #1
 800d934:	4a41      	ldr	r2, [pc, #260]	; (800da3c <_printf_float+0x30c>)
 800d936:	4631      	mov	r1, r6
 800d938:	4628      	mov	r0, r5
 800d93a:	47b8      	blx	r7
 800d93c:	3001      	adds	r0, #1
 800d93e:	f43f af54 	beq.w	800d7ea <_printf_float+0xba>
 800d942:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d946:	429a      	cmp	r2, r3
 800d948:	db02      	blt.n	800d950 <_printf_float+0x220>
 800d94a:	6823      	ldr	r3, [r4, #0]
 800d94c:	07d8      	lsls	r0, r3, #31
 800d94e:	d50f      	bpl.n	800d970 <_printf_float+0x240>
 800d950:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d954:	4631      	mov	r1, r6
 800d956:	4628      	mov	r0, r5
 800d958:	47b8      	blx	r7
 800d95a:	3001      	adds	r0, #1
 800d95c:	f43f af45 	beq.w	800d7ea <_printf_float+0xba>
 800d960:	f04f 0800 	mov.w	r8, #0
 800d964:	f104 091a 	add.w	r9, r4, #26
 800d968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d96a:	3b01      	subs	r3, #1
 800d96c:	4543      	cmp	r3, r8
 800d96e:	dc09      	bgt.n	800d984 <_printf_float+0x254>
 800d970:	6823      	ldr	r3, [r4, #0]
 800d972:	079b      	lsls	r3, r3, #30
 800d974:	f100 8103 	bmi.w	800db7e <_printf_float+0x44e>
 800d978:	68e0      	ldr	r0, [r4, #12]
 800d97a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d97c:	4298      	cmp	r0, r3
 800d97e:	bfb8      	it	lt
 800d980:	4618      	movlt	r0, r3
 800d982:	e734      	b.n	800d7ee <_printf_float+0xbe>
 800d984:	2301      	movs	r3, #1
 800d986:	464a      	mov	r2, r9
 800d988:	4631      	mov	r1, r6
 800d98a:	4628      	mov	r0, r5
 800d98c:	47b8      	blx	r7
 800d98e:	3001      	adds	r0, #1
 800d990:	f43f af2b 	beq.w	800d7ea <_printf_float+0xba>
 800d994:	f108 0801 	add.w	r8, r8, #1
 800d998:	e7e6      	b.n	800d968 <_printf_float+0x238>
 800d99a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	dc2b      	bgt.n	800d9f8 <_printf_float+0x2c8>
 800d9a0:	2301      	movs	r3, #1
 800d9a2:	4a26      	ldr	r2, [pc, #152]	; (800da3c <_printf_float+0x30c>)
 800d9a4:	4631      	mov	r1, r6
 800d9a6:	4628      	mov	r0, r5
 800d9a8:	47b8      	blx	r7
 800d9aa:	3001      	adds	r0, #1
 800d9ac:	f43f af1d 	beq.w	800d7ea <_printf_float+0xba>
 800d9b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9b2:	b923      	cbnz	r3, 800d9be <_printf_float+0x28e>
 800d9b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9b6:	b913      	cbnz	r3, 800d9be <_printf_float+0x28e>
 800d9b8:	6823      	ldr	r3, [r4, #0]
 800d9ba:	07d9      	lsls	r1, r3, #31
 800d9bc:	d5d8      	bpl.n	800d970 <_printf_float+0x240>
 800d9be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d9c2:	4631      	mov	r1, r6
 800d9c4:	4628      	mov	r0, r5
 800d9c6:	47b8      	blx	r7
 800d9c8:	3001      	adds	r0, #1
 800d9ca:	f43f af0e 	beq.w	800d7ea <_printf_float+0xba>
 800d9ce:	f04f 0900 	mov.w	r9, #0
 800d9d2:	f104 0a1a 	add.w	sl, r4, #26
 800d9d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9d8:	425b      	negs	r3, r3
 800d9da:	454b      	cmp	r3, r9
 800d9dc:	dc01      	bgt.n	800d9e2 <_printf_float+0x2b2>
 800d9de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9e0:	e794      	b.n	800d90c <_printf_float+0x1dc>
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	4652      	mov	r2, sl
 800d9e6:	4631      	mov	r1, r6
 800d9e8:	4628      	mov	r0, r5
 800d9ea:	47b8      	blx	r7
 800d9ec:	3001      	adds	r0, #1
 800d9ee:	f43f aefc 	beq.w	800d7ea <_printf_float+0xba>
 800d9f2:	f109 0901 	add.w	r9, r9, #1
 800d9f6:	e7ee      	b.n	800d9d6 <_printf_float+0x2a6>
 800d9f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d9fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d9fc:	429a      	cmp	r2, r3
 800d9fe:	bfa8      	it	ge
 800da00:	461a      	movge	r2, r3
 800da02:	2a00      	cmp	r2, #0
 800da04:	4691      	mov	r9, r2
 800da06:	dd07      	ble.n	800da18 <_printf_float+0x2e8>
 800da08:	4613      	mov	r3, r2
 800da0a:	4631      	mov	r1, r6
 800da0c:	4642      	mov	r2, r8
 800da0e:	4628      	mov	r0, r5
 800da10:	47b8      	blx	r7
 800da12:	3001      	adds	r0, #1
 800da14:	f43f aee9 	beq.w	800d7ea <_printf_float+0xba>
 800da18:	f104 031a 	add.w	r3, r4, #26
 800da1c:	f04f 0b00 	mov.w	fp, #0
 800da20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800da24:	9306      	str	r3, [sp, #24]
 800da26:	e015      	b.n	800da54 <_printf_float+0x324>
 800da28:	7fefffff 	.word	0x7fefffff
 800da2c:	08012fb0 	.word	0x08012fb0
 800da30:	08012fac 	.word	0x08012fac
 800da34:	08012fb8 	.word	0x08012fb8
 800da38:	08012fb4 	.word	0x08012fb4
 800da3c:	08012fbc 	.word	0x08012fbc
 800da40:	2301      	movs	r3, #1
 800da42:	9a06      	ldr	r2, [sp, #24]
 800da44:	4631      	mov	r1, r6
 800da46:	4628      	mov	r0, r5
 800da48:	47b8      	blx	r7
 800da4a:	3001      	adds	r0, #1
 800da4c:	f43f aecd 	beq.w	800d7ea <_printf_float+0xba>
 800da50:	f10b 0b01 	add.w	fp, fp, #1
 800da54:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800da58:	ebaa 0309 	sub.w	r3, sl, r9
 800da5c:	455b      	cmp	r3, fp
 800da5e:	dcef      	bgt.n	800da40 <_printf_float+0x310>
 800da60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800da64:	429a      	cmp	r2, r3
 800da66:	44d0      	add	r8, sl
 800da68:	db15      	blt.n	800da96 <_printf_float+0x366>
 800da6a:	6823      	ldr	r3, [r4, #0]
 800da6c:	07da      	lsls	r2, r3, #31
 800da6e:	d412      	bmi.n	800da96 <_printf_float+0x366>
 800da70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da72:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da74:	eba3 020a 	sub.w	r2, r3, sl
 800da78:	eba3 0a01 	sub.w	sl, r3, r1
 800da7c:	4592      	cmp	sl, r2
 800da7e:	bfa8      	it	ge
 800da80:	4692      	movge	sl, r2
 800da82:	f1ba 0f00 	cmp.w	sl, #0
 800da86:	dc0e      	bgt.n	800daa6 <_printf_float+0x376>
 800da88:	f04f 0800 	mov.w	r8, #0
 800da8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800da90:	f104 091a 	add.w	r9, r4, #26
 800da94:	e019      	b.n	800daca <_printf_float+0x39a>
 800da96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800da9a:	4631      	mov	r1, r6
 800da9c:	4628      	mov	r0, r5
 800da9e:	47b8      	blx	r7
 800daa0:	3001      	adds	r0, #1
 800daa2:	d1e5      	bne.n	800da70 <_printf_float+0x340>
 800daa4:	e6a1      	b.n	800d7ea <_printf_float+0xba>
 800daa6:	4653      	mov	r3, sl
 800daa8:	4642      	mov	r2, r8
 800daaa:	4631      	mov	r1, r6
 800daac:	4628      	mov	r0, r5
 800daae:	47b8      	blx	r7
 800dab0:	3001      	adds	r0, #1
 800dab2:	d1e9      	bne.n	800da88 <_printf_float+0x358>
 800dab4:	e699      	b.n	800d7ea <_printf_float+0xba>
 800dab6:	2301      	movs	r3, #1
 800dab8:	464a      	mov	r2, r9
 800daba:	4631      	mov	r1, r6
 800dabc:	4628      	mov	r0, r5
 800dabe:	47b8      	blx	r7
 800dac0:	3001      	adds	r0, #1
 800dac2:	f43f ae92 	beq.w	800d7ea <_printf_float+0xba>
 800dac6:	f108 0801 	add.w	r8, r8, #1
 800daca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dace:	1a9b      	subs	r3, r3, r2
 800dad0:	eba3 030a 	sub.w	r3, r3, sl
 800dad4:	4543      	cmp	r3, r8
 800dad6:	dcee      	bgt.n	800dab6 <_printf_float+0x386>
 800dad8:	e74a      	b.n	800d970 <_printf_float+0x240>
 800dada:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dadc:	2a01      	cmp	r2, #1
 800dade:	dc01      	bgt.n	800dae4 <_printf_float+0x3b4>
 800dae0:	07db      	lsls	r3, r3, #31
 800dae2:	d53a      	bpl.n	800db5a <_printf_float+0x42a>
 800dae4:	2301      	movs	r3, #1
 800dae6:	4642      	mov	r2, r8
 800dae8:	4631      	mov	r1, r6
 800daea:	4628      	mov	r0, r5
 800daec:	47b8      	blx	r7
 800daee:	3001      	adds	r0, #1
 800daf0:	f43f ae7b 	beq.w	800d7ea <_printf_float+0xba>
 800daf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800daf8:	4631      	mov	r1, r6
 800dafa:	4628      	mov	r0, r5
 800dafc:	47b8      	blx	r7
 800dafe:	3001      	adds	r0, #1
 800db00:	f108 0801 	add.w	r8, r8, #1
 800db04:	f43f ae71 	beq.w	800d7ea <_printf_float+0xba>
 800db08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db0a:	2200      	movs	r2, #0
 800db0c:	f103 3aff 	add.w	sl, r3, #4294967295
 800db10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800db14:	2300      	movs	r3, #0
 800db16:	f7f2 ffef 	bl	8000af8 <__aeabi_dcmpeq>
 800db1a:	b9c8      	cbnz	r0, 800db50 <_printf_float+0x420>
 800db1c:	4653      	mov	r3, sl
 800db1e:	4642      	mov	r2, r8
 800db20:	4631      	mov	r1, r6
 800db22:	4628      	mov	r0, r5
 800db24:	47b8      	blx	r7
 800db26:	3001      	adds	r0, #1
 800db28:	d10e      	bne.n	800db48 <_printf_float+0x418>
 800db2a:	e65e      	b.n	800d7ea <_printf_float+0xba>
 800db2c:	2301      	movs	r3, #1
 800db2e:	4652      	mov	r2, sl
 800db30:	4631      	mov	r1, r6
 800db32:	4628      	mov	r0, r5
 800db34:	47b8      	blx	r7
 800db36:	3001      	adds	r0, #1
 800db38:	f43f ae57 	beq.w	800d7ea <_printf_float+0xba>
 800db3c:	f108 0801 	add.w	r8, r8, #1
 800db40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db42:	3b01      	subs	r3, #1
 800db44:	4543      	cmp	r3, r8
 800db46:	dcf1      	bgt.n	800db2c <_printf_float+0x3fc>
 800db48:	464b      	mov	r3, r9
 800db4a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800db4e:	e6de      	b.n	800d90e <_printf_float+0x1de>
 800db50:	f04f 0800 	mov.w	r8, #0
 800db54:	f104 0a1a 	add.w	sl, r4, #26
 800db58:	e7f2      	b.n	800db40 <_printf_float+0x410>
 800db5a:	2301      	movs	r3, #1
 800db5c:	e7df      	b.n	800db1e <_printf_float+0x3ee>
 800db5e:	2301      	movs	r3, #1
 800db60:	464a      	mov	r2, r9
 800db62:	4631      	mov	r1, r6
 800db64:	4628      	mov	r0, r5
 800db66:	47b8      	blx	r7
 800db68:	3001      	adds	r0, #1
 800db6a:	f43f ae3e 	beq.w	800d7ea <_printf_float+0xba>
 800db6e:	f108 0801 	add.w	r8, r8, #1
 800db72:	68e3      	ldr	r3, [r4, #12]
 800db74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800db76:	1a9b      	subs	r3, r3, r2
 800db78:	4543      	cmp	r3, r8
 800db7a:	dcf0      	bgt.n	800db5e <_printf_float+0x42e>
 800db7c:	e6fc      	b.n	800d978 <_printf_float+0x248>
 800db7e:	f04f 0800 	mov.w	r8, #0
 800db82:	f104 0919 	add.w	r9, r4, #25
 800db86:	e7f4      	b.n	800db72 <_printf_float+0x442>
 800db88:	2900      	cmp	r1, #0
 800db8a:	f43f ae8b 	beq.w	800d8a4 <_printf_float+0x174>
 800db8e:	2300      	movs	r3, #0
 800db90:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800db94:	ab09      	add	r3, sp, #36	; 0x24
 800db96:	9300      	str	r3, [sp, #0]
 800db98:	ec49 8b10 	vmov	d0, r8, r9
 800db9c:	6022      	str	r2, [r4, #0]
 800db9e:	f8cd a004 	str.w	sl, [sp, #4]
 800dba2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800dba6:	4628      	mov	r0, r5
 800dba8:	f7ff fd2e 	bl	800d608 <__cvt>
 800dbac:	4680      	mov	r8, r0
 800dbae:	e648      	b.n	800d842 <_printf_float+0x112>

0800dbb0 <_printf_common>:
 800dbb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbb4:	4691      	mov	r9, r2
 800dbb6:	461f      	mov	r7, r3
 800dbb8:	688a      	ldr	r2, [r1, #8]
 800dbba:	690b      	ldr	r3, [r1, #16]
 800dbbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dbc0:	4293      	cmp	r3, r2
 800dbc2:	bfb8      	it	lt
 800dbc4:	4613      	movlt	r3, r2
 800dbc6:	f8c9 3000 	str.w	r3, [r9]
 800dbca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dbce:	4606      	mov	r6, r0
 800dbd0:	460c      	mov	r4, r1
 800dbd2:	b112      	cbz	r2, 800dbda <_printf_common+0x2a>
 800dbd4:	3301      	adds	r3, #1
 800dbd6:	f8c9 3000 	str.w	r3, [r9]
 800dbda:	6823      	ldr	r3, [r4, #0]
 800dbdc:	0699      	lsls	r1, r3, #26
 800dbde:	bf42      	ittt	mi
 800dbe0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800dbe4:	3302      	addmi	r3, #2
 800dbe6:	f8c9 3000 	strmi.w	r3, [r9]
 800dbea:	6825      	ldr	r5, [r4, #0]
 800dbec:	f015 0506 	ands.w	r5, r5, #6
 800dbf0:	d107      	bne.n	800dc02 <_printf_common+0x52>
 800dbf2:	f104 0a19 	add.w	sl, r4, #25
 800dbf6:	68e3      	ldr	r3, [r4, #12]
 800dbf8:	f8d9 2000 	ldr.w	r2, [r9]
 800dbfc:	1a9b      	subs	r3, r3, r2
 800dbfe:	42ab      	cmp	r3, r5
 800dc00:	dc28      	bgt.n	800dc54 <_printf_common+0xa4>
 800dc02:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800dc06:	6822      	ldr	r2, [r4, #0]
 800dc08:	3300      	adds	r3, #0
 800dc0a:	bf18      	it	ne
 800dc0c:	2301      	movne	r3, #1
 800dc0e:	0692      	lsls	r2, r2, #26
 800dc10:	d42d      	bmi.n	800dc6e <_printf_common+0xbe>
 800dc12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dc16:	4639      	mov	r1, r7
 800dc18:	4630      	mov	r0, r6
 800dc1a:	47c0      	blx	r8
 800dc1c:	3001      	adds	r0, #1
 800dc1e:	d020      	beq.n	800dc62 <_printf_common+0xb2>
 800dc20:	6823      	ldr	r3, [r4, #0]
 800dc22:	68e5      	ldr	r5, [r4, #12]
 800dc24:	f8d9 2000 	ldr.w	r2, [r9]
 800dc28:	f003 0306 	and.w	r3, r3, #6
 800dc2c:	2b04      	cmp	r3, #4
 800dc2e:	bf08      	it	eq
 800dc30:	1aad      	subeq	r5, r5, r2
 800dc32:	68a3      	ldr	r3, [r4, #8]
 800dc34:	6922      	ldr	r2, [r4, #16]
 800dc36:	bf0c      	ite	eq
 800dc38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dc3c:	2500      	movne	r5, #0
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	bfc4      	itt	gt
 800dc42:	1a9b      	subgt	r3, r3, r2
 800dc44:	18ed      	addgt	r5, r5, r3
 800dc46:	f04f 0900 	mov.w	r9, #0
 800dc4a:	341a      	adds	r4, #26
 800dc4c:	454d      	cmp	r5, r9
 800dc4e:	d11a      	bne.n	800dc86 <_printf_common+0xd6>
 800dc50:	2000      	movs	r0, #0
 800dc52:	e008      	b.n	800dc66 <_printf_common+0xb6>
 800dc54:	2301      	movs	r3, #1
 800dc56:	4652      	mov	r2, sl
 800dc58:	4639      	mov	r1, r7
 800dc5a:	4630      	mov	r0, r6
 800dc5c:	47c0      	blx	r8
 800dc5e:	3001      	adds	r0, #1
 800dc60:	d103      	bne.n	800dc6a <_printf_common+0xba>
 800dc62:	f04f 30ff 	mov.w	r0, #4294967295
 800dc66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc6a:	3501      	adds	r5, #1
 800dc6c:	e7c3      	b.n	800dbf6 <_printf_common+0x46>
 800dc6e:	18e1      	adds	r1, r4, r3
 800dc70:	1c5a      	adds	r2, r3, #1
 800dc72:	2030      	movs	r0, #48	; 0x30
 800dc74:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dc78:	4422      	add	r2, r4
 800dc7a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dc7e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dc82:	3302      	adds	r3, #2
 800dc84:	e7c5      	b.n	800dc12 <_printf_common+0x62>
 800dc86:	2301      	movs	r3, #1
 800dc88:	4622      	mov	r2, r4
 800dc8a:	4639      	mov	r1, r7
 800dc8c:	4630      	mov	r0, r6
 800dc8e:	47c0      	blx	r8
 800dc90:	3001      	adds	r0, #1
 800dc92:	d0e6      	beq.n	800dc62 <_printf_common+0xb2>
 800dc94:	f109 0901 	add.w	r9, r9, #1
 800dc98:	e7d8      	b.n	800dc4c <_printf_common+0x9c>
	...

0800dc9c <_printf_i>:
 800dc9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dca0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800dca4:	460c      	mov	r4, r1
 800dca6:	7e09      	ldrb	r1, [r1, #24]
 800dca8:	b085      	sub	sp, #20
 800dcaa:	296e      	cmp	r1, #110	; 0x6e
 800dcac:	4617      	mov	r7, r2
 800dcae:	4606      	mov	r6, r0
 800dcb0:	4698      	mov	r8, r3
 800dcb2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dcb4:	f000 80b3 	beq.w	800de1e <_printf_i+0x182>
 800dcb8:	d822      	bhi.n	800dd00 <_printf_i+0x64>
 800dcba:	2963      	cmp	r1, #99	; 0x63
 800dcbc:	d036      	beq.n	800dd2c <_printf_i+0x90>
 800dcbe:	d80a      	bhi.n	800dcd6 <_printf_i+0x3a>
 800dcc0:	2900      	cmp	r1, #0
 800dcc2:	f000 80b9 	beq.w	800de38 <_printf_i+0x19c>
 800dcc6:	2958      	cmp	r1, #88	; 0x58
 800dcc8:	f000 8083 	beq.w	800ddd2 <_printf_i+0x136>
 800dccc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dcd0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800dcd4:	e032      	b.n	800dd3c <_printf_i+0xa0>
 800dcd6:	2964      	cmp	r1, #100	; 0x64
 800dcd8:	d001      	beq.n	800dcde <_printf_i+0x42>
 800dcda:	2969      	cmp	r1, #105	; 0x69
 800dcdc:	d1f6      	bne.n	800dccc <_printf_i+0x30>
 800dcde:	6820      	ldr	r0, [r4, #0]
 800dce0:	6813      	ldr	r3, [r2, #0]
 800dce2:	0605      	lsls	r5, r0, #24
 800dce4:	f103 0104 	add.w	r1, r3, #4
 800dce8:	d52a      	bpl.n	800dd40 <_printf_i+0xa4>
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	6011      	str	r1, [r2, #0]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	da03      	bge.n	800dcfa <_printf_i+0x5e>
 800dcf2:	222d      	movs	r2, #45	; 0x2d
 800dcf4:	425b      	negs	r3, r3
 800dcf6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800dcfa:	486f      	ldr	r0, [pc, #444]	; (800deb8 <_printf_i+0x21c>)
 800dcfc:	220a      	movs	r2, #10
 800dcfe:	e039      	b.n	800dd74 <_printf_i+0xd8>
 800dd00:	2973      	cmp	r1, #115	; 0x73
 800dd02:	f000 809d 	beq.w	800de40 <_printf_i+0x1a4>
 800dd06:	d808      	bhi.n	800dd1a <_printf_i+0x7e>
 800dd08:	296f      	cmp	r1, #111	; 0x6f
 800dd0a:	d020      	beq.n	800dd4e <_printf_i+0xb2>
 800dd0c:	2970      	cmp	r1, #112	; 0x70
 800dd0e:	d1dd      	bne.n	800dccc <_printf_i+0x30>
 800dd10:	6823      	ldr	r3, [r4, #0]
 800dd12:	f043 0320 	orr.w	r3, r3, #32
 800dd16:	6023      	str	r3, [r4, #0]
 800dd18:	e003      	b.n	800dd22 <_printf_i+0x86>
 800dd1a:	2975      	cmp	r1, #117	; 0x75
 800dd1c:	d017      	beq.n	800dd4e <_printf_i+0xb2>
 800dd1e:	2978      	cmp	r1, #120	; 0x78
 800dd20:	d1d4      	bne.n	800dccc <_printf_i+0x30>
 800dd22:	2378      	movs	r3, #120	; 0x78
 800dd24:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dd28:	4864      	ldr	r0, [pc, #400]	; (800debc <_printf_i+0x220>)
 800dd2a:	e055      	b.n	800ddd8 <_printf_i+0x13c>
 800dd2c:	6813      	ldr	r3, [r2, #0]
 800dd2e:	1d19      	adds	r1, r3, #4
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	6011      	str	r1, [r2, #0]
 800dd34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dd38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dd3c:	2301      	movs	r3, #1
 800dd3e:	e08c      	b.n	800de5a <_printf_i+0x1be>
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	6011      	str	r1, [r2, #0]
 800dd44:	f010 0f40 	tst.w	r0, #64	; 0x40
 800dd48:	bf18      	it	ne
 800dd4a:	b21b      	sxthne	r3, r3
 800dd4c:	e7cf      	b.n	800dcee <_printf_i+0x52>
 800dd4e:	6813      	ldr	r3, [r2, #0]
 800dd50:	6825      	ldr	r5, [r4, #0]
 800dd52:	1d18      	adds	r0, r3, #4
 800dd54:	6010      	str	r0, [r2, #0]
 800dd56:	0628      	lsls	r0, r5, #24
 800dd58:	d501      	bpl.n	800dd5e <_printf_i+0xc2>
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	e002      	b.n	800dd64 <_printf_i+0xc8>
 800dd5e:	0668      	lsls	r0, r5, #25
 800dd60:	d5fb      	bpl.n	800dd5a <_printf_i+0xbe>
 800dd62:	881b      	ldrh	r3, [r3, #0]
 800dd64:	4854      	ldr	r0, [pc, #336]	; (800deb8 <_printf_i+0x21c>)
 800dd66:	296f      	cmp	r1, #111	; 0x6f
 800dd68:	bf14      	ite	ne
 800dd6a:	220a      	movne	r2, #10
 800dd6c:	2208      	moveq	r2, #8
 800dd6e:	2100      	movs	r1, #0
 800dd70:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dd74:	6865      	ldr	r5, [r4, #4]
 800dd76:	60a5      	str	r5, [r4, #8]
 800dd78:	2d00      	cmp	r5, #0
 800dd7a:	f2c0 8095 	blt.w	800dea8 <_printf_i+0x20c>
 800dd7e:	6821      	ldr	r1, [r4, #0]
 800dd80:	f021 0104 	bic.w	r1, r1, #4
 800dd84:	6021      	str	r1, [r4, #0]
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d13d      	bne.n	800de06 <_printf_i+0x16a>
 800dd8a:	2d00      	cmp	r5, #0
 800dd8c:	f040 808e 	bne.w	800deac <_printf_i+0x210>
 800dd90:	4665      	mov	r5, ip
 800dd92:	2a08      	cmp	r2, #8
 800dd94:	d10b      	bne.n	800ddae <_printf_i+0x112>
 800dd96:	6823      	ldr	r3, [r4, #0]
 800dd98:	07db      	lsls	r3, r3, #31
 800dd9a:	d508      	bpl.n	800ddae <_printf_i+0x112>
 800dd9c:	6923      	ldr	r3, [r4, #16]
 800dd9e:	6862      	ldr	r2, [r4, #4]
 800dda0:	429a      	cmp	r2, r3
 800dda2:	bfde      	ittt	le
 800dda4:	2330      	movle	r3, #48	; 0x30
 800dda6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ddaa:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ddae:	ebac 0305 	sub.w	r3, ip, r5
 800ddb2:	6123      	str	r3, [r4, #16]
 800ddb4:	f8cd 8000 	str.w	r8, [sp]
 800ddb8:	463b      	mov	r3, r7
 800ddba:	aa03      	add	r2, sp, #12
 800ddbc:	4621      	mov	r1, r4
 800ddbe:	4630      	mov	r0, r6
 800ddc0:	f7ff fef6 	bl	800dbb0 <_printf_common>
 800ddc4:	3001      	adds	r0, #1
 800ddc6:	d14d      	bne.n	800de64 <_printf_i+0x1c8>
 800ddc8:	f04f 30ff 	mov.w	r0, #4294967295
 800ddcc:	b005      	add	sp, #20
 800ddce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ddd2:	4839      	ldr	r0, [pc, #228]	; (800deb8 <_printf_i+0x21c>)
 800ddd4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ddd8:	6813      	ldr	r3, [r2, #0]
 800ddda:	6821      	ldr	r1, [r4, #0]
 800dddc:	1d1d      	adds	r5, r3, #4
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	6015      	str	r5, [r2, #0]
 800dde2:	060a      	lsls	r2, r1, #24
 800dde4:	d50b      	bpl.n	800ddfe <_printf_i+0x162>
 800dde6:	07ca      	lsls	r2, r1, #31
 800dde8:	bf44      	itt	mi
 800ddea:	f041 0120 	orrmi.w	r1, r1, #32
 800ddee:	6021      	strmi	r1, [r4, #0]
 800ddf0:	b91b      	cbnz	r3, 800ddfa <_printf_i+0x15e>
 800ddf2:	6822      	ldr	r2, [r4, #0]
 800ddf4:	f022 0220 	bic.w	r2, r2, #32
 800ddf8:	6022      	str	r2, [r4, #0]
 800ddfa:	2210      	movs	r2, #16
 800ddfc:	e7b7      	b.n	800dd6e <_printf_i+0xd2>
 800ddfe:	064d      	lsls	r5, r1, #25
 800de00:	bf48      	it	mi
 800de02:	b29b      	uxthmi	r3, r3
 800de04:	e7ef      	b.n	800dde6 <_printf_i+0x14a>
 800de06:	4665      	mov	r5, ip
 800de08:	fbb3 f1f2 	udiv	r1, r3, r2
 800de0c:	fb02 3311 	mls	r3, r2, r1, r3
 800de10:	5cc3      	ldrb	r3, [r0, r3]
 800de12:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800de16:	460b      	mov	r3, r1
 800de18:	2900      	cmp	r1, #0
 800de1a:	d1f5      	bne.n	800de08 <_printf_i+0x16c>
 800de1c:	e7b9      	b.n	800dd92 <_printf_i+0xf6>
 800de1e:	6813      	ldr	r3, [r2, #0]
 800de20:	6825      	ldr	r5, [r4, #0]
 800de22:	6961      	ldr	r1, [r4, #20]
 800de24:	1d18      	adds	r0, r3, #4
 800de26:	6010      	str	r0, [r2, #0]
 800de28:	0628      	lsls	r0, r5, #24
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	d501      	bpl.n	800de32 <_printf_i+0x196>
 800de2e:	6019      	str	r1, [r3, #0]
 800de30:	e002      	b.n	800de38 <_printf_i+0x19c>
 800de32:	066a      	lsls	r2, r5, #25
 800de34:	d5fb      	bpl.n	800de2e <_printf_i+0x192>
 800de36:	8019      	strh	r1, [r3, #0]
 800de38:	2300      	movs	r3, #0
 800de3a:	6123      	str	r3, [r4, #16]
 800de3c:	4665      	mov	r5, ip
 800de3e:	e7b9      	b.n	800ddb4 <_printf_i+0x118>
 800de40:	6813      	ldr	r3, [r2, #0]
 800de42:	1d19      	adds	r1, r3, #4
 800de44:	6011      	str	r1, [r2, #0]
 800de46:	681d      	ldr	r5, [r3, #0]
 800de48:	6862      	ldr	r2, [r4, #4]
 800de4a:	2100      	movs	r1, #0
 800de4c:	4628      	mov	r0, r5
 800de4e:	f7f2 f9df 	bl	8000210 <memchr>
 800de52:	b108      	cbz	r0, 800de58 <_printf_i+0x1bc>
 800de54:	1b40      	subs	r0, r0, r5
 800de56:	6060      	str	r0, [r4, #4]
 800de58:	6863      	ldr	r3, [r4, #4]
 800de5a:	6123      	str	r3, [r4, #16]
 800de5c:	2300      	movs	r3, #0
 800de5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de62:	e7a7      	b.n	800ddb4 <_printf_i+0x118>
 800de64:	6923      	ldr	r3, [r4, #16]
 800de66:	462a      	mov	r2, r5
 800de68:	4639      	mov	r1, r7
 800de6a:	4630      	mov	r0, r6
 800de6c:	47c0      	blx	r8
 800de6e:	3001      	adds	r0, #1
 800de70:	d0aa      	beq.n	800ddc8 <_printf_i+0x12c>
 800de72:	6823      	ldr	r3, [r4, #0]
 800de74:	079b      	lsls	r3, r3, #30
 800de76:	d413      	bmi.n	800dea0 <_printf_i+0x204>
 800de78:	68e0      	ldr	r0, [r4, #12]
 800de7a:	9b03      	ldr	r3, [sp, #12]
 800de7c:	4298      	cmp	r0, r3
 800de7e:	bfb8      	it	lt
 800de80:	4618      	movlt	r0, r3
 800de82:	e7a3      	b.n	800ddcc <_printf_i+0x130>
 800de84:	2301      	movs	r3, #1
 800de86:	464a      	mov	r2, r9
 800de88:	4639      	mov	r1, r7
 800de8a:	4630      	mov	r0, r6
 800de8c:	47c0      	blx	r8
 800de8e:	3001      	adds	r0, #1
 800de90:	d09a      	beq.n	800ddc8 <_printf_i+0x12c>
 800de92:	3501      	adds	r5, #1
 800de94:	68e3      	ldr	r3, [r4, #12]
 800de96:	9a03      	ldr	r2, [sp, #12]
 800de98:	1a9b      	subs	r3, r3, r2
 800de9a:	42ab      	cmp	r3, r5
 800de9c:	dcf2      	bgt.n	800de84 <_printf_i+0x1e8>
 800de9e:	e7eb      	b.n	800de78 <_printf_i+0x1dc>
 800dea0:	2500      	movs	r5, #0
 800dea2:	f104 0919 	add.w	r9, r4, #25
 800dea6:	e7f5      	b.n	800de94 <_printf_i+0x1f8>
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d1ac      	bne.n	800de06 <_printf_i+0x16a>
 800deac:	7803      	ldrb	r3, [r0, #0]
 800deae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800deb2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800deb6:	e76c      	b.n	800dd92 <_printf_i+0xf6>
 800deb8:	08012fbe 	.word	0x08012fbe
 800debc:	08012fcf 	.word	0x08012fcf

0800dec0 <iprintf>:
 800dec0:	b40f      	push	{r0, r1, r2, r3}
 800dec2:	4b0a      	ldr	r3, [pc, #40]	; (800deec <iprintf+0x2c>)
 800dec4:	b513      	push	{r0, r1, r4, lr}
 800dec6:	681c      	ldr	r4, [r3, #0]
 800dec8:	b124      	cbz	r4, 800ded4 <iprintf+0x14>
 800deca:	69a3      	ldr	r3, [r4, #24]
 800decc:	b913      	cbnz	r3, 800ded4 <iprintf+0x14>
 800dece:	4620      	mov	r0, r4
 800ded0:	f001 f876 	bl	800efc0 <__sinit>
 800ded4:	ab05      	add	r3, sp, #20
 800ded6:	9a04      	ldr	r2, [sp, #16]
 800ded8:	68a1      	ldr	r1, [r4, #8]
 800deda:	9301      	str	r3, [sp, #4]
 800dedc:	4620      	mov	r0, r4
 800dede:	f001 fc81 	bl	800f7e4 <_vfiprintf_r>
 800dee2:	b002      	add	sp, #8
 800dee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dee8:	b004      	add	sp, #16
 800deea:	4770      	bx	lr
 800deec:	20000620 	.word	0x20000620

0800def0 <_puts_r>:
 800def0:	b570      	push	{r4, r5, r6, lr}
 800def2:	460e      	mov	r6, r1
 800def4:	4605      	mov	r5, r0
 800def6:	b118      	cbz	r0, 800df00 <_puts_r+0x10>
 800def8:	6983      	ldr	r3, [r0, #24]
 800defa:	b90b      	cbnz	r3, 800df00 <_puts_r+0x10>
 800defc:	f001 f860 	bl	800efc0 <__sinit>
 800df00:	69ab      	ldr	r3, [r5, #24]
 800df02:	68ac      	ldr	r4, [r5, #8]
 800df04:	b913      	cbnz	r3, 800df0c <_puts_r+0x1c>
 800df06:	4628      	mov	r0, r5
 800df08:	f001 f85a 	bl	800efc0 <__sinit>
 800df0c:	4b23      	ldr	r3, [pc, #140]	; (800df9c <_puts_r+0xac>)
 800df0e:	429c      	cmp	r4, r3
 800df10:	d117      	bne.n	800df42 <_puts_r+0x52>
 800df12:	686c      	ldr	r4, [r5, #4]
 800df14:	89a3      	ldrh	r3, [r4, #12]
 800df16:	071b      	lsls	r3, r3, #28
 800df18:	d51d      	bpl.n	800df56 <_puts_r+0x66>
 800df1a:	6923      	ldr	r3, [r4, #16]
 800df1c:	b1db      	cbz	r3, 800df56 <_puts_r+0x66>
 800df1e:	3e01      	subs	r6, #1
 800df20:	68a3      	ldr	r3, [r4, #8]
 800df22:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800df26:	3b01      	subs	r3, #1
 800df28:	60a3      	str	r3, [r4, #8]
 800df2a:	b9e9      	cbnz	r1, 800df68 <_puts_r+0x78>
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	da2e      	bge.n	800df8e <_puts_r+0x9e>
 800df30:	4622      	mov	r2, r4
 800df32:	210a      	movs	r1, #10
 800df34:	4628      	mov	r0, r5
 800df36:	f000 f84f 	bl	800dfd8 <__swbuf_r>
 800df3a:	3001      	adds	r0, #1
 800df3c:	d011      	beq.n	800df62 <_puts_r+0x72>
 800df3e:	200a      	movs	r0, #10
 800df40:	e011      	b.n	800df66 <_puts_r+0x76>
 800df42:	4b17      	ldr	r3, [pc, #92]	; (800dfa0 <_puts_r+0xb0>)
 800df44:	429c      	cmp	r4, r3
 800df46:	d101      	bne.n	800df4c <_puts_r+0x5c>
 800df48:	68ac      	ldr	r4, [r5, #8]
 800df4a:	e7e3      	b.n	800df14 <_puts_r+0x24>
 800df4c:	4b15      	ldr	r3, [pc, #84]	; (800dfa4 <_puts_r+0xb4>)
 800df4e:	429c      	cmp	r4, r3
 800df50:	bf08      	it	eq
 800df52:	68ec      	ldreq	r4, [r5, #12]
 800df54:	e7de      	b.n	800df14 <_puts_r+0x24>
 800df56:	4621      	mov	r1, r4
 800df58:	4628      	mov	r0, r5
 800df5a:	f000 f88f 	bl	800e07c <__swsetup_r>
 800df5e:	2800      	cmp	r0, #0
 800df60:	d0dd      	beq.n	800df1e <_puts_r+0x2e>
 800df62:	f04f 30ff 	mov.w	r0, #4294967295
 800df66:	bd70      	pop	{r4, r5, r6, pc}
 800df68:	2b00      	cmp	r3, #0
 800df6a:	da04      	bge.n	800df76 <_puts_r+0x86>
 800df6c:	69a2      	ldr	r2, [r4, #24]
 800df6e:	429a      	cmp	r2, r3
 800df70:	dc06      	bgt.n	800df80 <_puts_r+0x90>
 800df72:	290a      	cmp	r1, #10
 800df74:	d004      	beq.n	800df80 <_puts_r+0x90>
 800df76:	6823      	ldr	r3, [r4, #0]
 800df78:	1c5a      	adds	r2, r3, #1
 800df7a:	6022      	str	r2, [r4, #0]
 800df7c:	7019      	strb	r1, [r3, #0]
 800df7e:	e7cf      	b.n	800df20 <_puts_r+0x30>
 800df80:	4622      	mov	r2, r4
 800df82:	4628      	mov	r0, r5
 800df84:	f000 f828 	bl	800dfd8 <__swbuf_r>
 800df88:	3001      	adds	r0, #1
 800df8a:	d1c9      	bne.n	800df20 <_puts_r+0x30>
 800df8c:	e7e9      	b.n	800df62 <_puts_r+0x72>
 800df8e:	6823      	ldr	r3, [r4, #0]
 800df90:	200a      	movs	r0, #10
 800df92:	1c5a      	adds	r2, r3, #1
 800df94:	6022      	str	r2, [r4, #0]
 800df96:	7018      	strb	r0, [r3, #0]
 800df98:	e7e5      	b.n	800df66 <_puts_r+0x76>
 800df9a:	bf00      	nop
 800df9c:	08013010 	.word	0x08013010
 800dfa0:	08013030 	.word	0x08013030
 800dfa4:	08012ff0 	.word	0x08012ff0

0800dfa8 <puts>:
 800dfa8:	4b02      	ldr	r3, [pc, #8]	; (800dfb4 <puts+0xc>)
 800dfaa:	4601      	mov	r1, r0
 800dfac:	6818      	ldr	r0, [r3, #0]
 800dfae:	f7ff bf9f 	b.w	800def0 <_puts_r>
 800dfb2:	bf00      	nop
 800dfb4:	20000620 	.word	0x20000620

0800dfb8 <_sbrk_r>:
 800dfb8:	b538      	push	{r3, r4, r5, lr}
 800dfba:	4c06      	ldr	r4, [pc, #24]	; (800dfd4 <_sbrk_r+0x1c>)
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	4605      	mov	r5, r0
 800dfc0:	4608      	mov	r0, r1
 800dfc2:	6023      	str	r3, [r4, #0]
 800dfc4:	f7f4 fb56 	bl	8002674 <_sbrk>
 800dfc8:	1c43      	adds	r3, r0, #1
 800dfca:	d102      	bne.n	800dfd2 <_sbrk_r+0x1a>
 800dfcc:	6823      	ldr	r3, [r4, #0]
 800dfce:	b103      	cbz	r3, 800dfd2 <_sbrk_r+0x1a>
 800dfd0:	602b      	str	r3, [r5, #0]
 800dfd2:	bd38      	pop	{r3, r4, r5, pc}
 800dfd4:	200017f8 	.word	0x200017f8

0800dfd8 <__swbuf_r>:
 800dfd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfda:	460e      	mov	r6, r1
 800dfdc:	4614      	mov	r4, r2
 800dfde:	4605      	mov	r5, r0
 800dfe0:	b118      	cbz	r0, 800dfea <__swbuf_r+0x12>
 800dfe2:	6983      	ldr	r3, [r0, #24]
 800dfe4:	b90b      	cbnz	r3, 800dfea <__swbuf_r+0x12>
 800dfe6:	f000 ffeb 	bl	800efc0 <__sinit>
 800dfea:	4b21      	ldr	r3, [pc, #132]	; (800e070 <__swbuf_r+0x98>)
 800dfec:	429c      	cmp	r4, r3
 800dfee:	d12a      	bne.n	800e046 <__swbuf_r+0x6e>
 800dff0:	686c      	ldr	r4, [r5, #4]
 800dff2:	69a3      	ldr	r3, [r4, #24]
 800dff4:	60a3      	str	r3, [r4, #8]
 800dff6:	89a3      	ldrh	r3, [r4, #12]
 800dff8:	071a      	lsls	r2, r3, #28
 800dffa:	d52e      	bpl.n	800e05a <__swbuf_r+0x82>
 800dffc:	6923      	ldr	r3, [r4, #16]
 800dffe:	b363      	cbz	r3, 800e05a <__swbuf_r+0x82>
 800e000:	6923      	ldr	r3, [r4, #16]
 800e002:	6820      	ldr	r0, [r4, #0]
 800e004:	1ac0      	subs	r0, r0, r3
 800e006:	6963      	ldr	r3, [r4, #20]
 800e008:	b2f6      	uxtb	r6, r6
 800e00a:	4283      	cmp	r3, r0
 800e00c:	4637      	mov	r7, r6
 800e00e:	dc04      	bgt.n	800e01a <__swbuf_r+0x42>
 800e010:	4621      	mov	r1, r4
 800e012:	4628      	mov	r0, r5
 800e014:	f000 ff6a 	bl	800eeec <_fflush_r>
 800e018:	bb28      	cbnz	r0, 800e066 <__swbuf_r+0x8e>
 800e01a:	68a3      	ldr	r3, [r4, #8]
 800e01c:	3b01      	subs	r3, #1
 800e01e:	60a3      	str	r3, [r4, #8]
 800e020:	6823      	ldr	r3, [r4, #0]
 800e022:	1c5a      	adds	r2, r3, #1
 800e024:	6022      	str	r2, [r4, #0]
 800e026:	701e      	strb	r6, [r3, #0]
 800e028:	6963      	ldr	r3, [r4, #20]
 800e02a:	3001      	adds	r0, #1
 800e02c:	4283      	cmp	r3, r0
 800e02e:	d004      	beq.n	800e03a <__swbuf_r+0x62>
 800e030:	89a3      	ldrh	r3, [r4, #12]
 800e032:	07db      	lsls	r3, r3, #31
 800e034:	d519      	bpl.n	800e06a <__swbuf_r+0x92>
 800e036:	2e0a      	cmp	r6, #10
 800e038:	d117      	bne.n	800e06a <__swbuf_r+0x92>
 800e03a:	4621      	mov	r1, r4
 800e03c:	4628      	mov	r0, r5
 800e03e:	f000 ff55 	bl	800eeec <_fflush_r>
 800e042:	b190      	cbz	r0, 800e06a <__swbuf_r+0x92>
 800e044:	e00f      	b.n	800e066 <__swbuf_r+0x8e>
 800e046:	4b0b      	ldr	r3, [pc, #44]	; (800e074 <__swbuf_r+0x9c>)
 800e048:	429c      	cmp	r4, r3
 800e04a:	d101      	bne.n	800e050 <__swbuf_r+0x78>
 800e04c:	68ac      	ldr	r4, [r5, #8]
 800e04e:	e7d0      	b.n	800dff2 <__swbuf_r+0x1a>
 800e050:	4b09      	ldr	r3, [pc, #36]	; (800e078 <__swbuf_r+0xa0>)
 800e052:	429c      	cmp	r4, r3
 800e054:	bf08      	it	eq
 800e056:	68ec      	ldreq	r4, [r5, #12]
 800e058:	e7cb      	b.n	800dff2 <__swbuf_r+0x1a>
 800e05a:	4621      	mov	r1, r4
 800e05c:	4628      	mov	r0, r5
 800e05e:	f000 f80d 	bl	800e07c <__swsetup_r>
 800e062:	2800      	cmp	r0, #0
 800e064:	d0cc      	beq.n	800e000 <__swbuf_r+0x28>
 800e066:	f04f 37ff 	mov.w	r7, #4294967295
 800e06a:	4638      	mov	r0, r7
 800e06c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e06e:	bf00      	nop
 800e070:	08013010 	.word	0x08013010
 800e074:	08013030 	.word	0x08013030
 800e078:	08012ff0 	.word	0x08012ff0

0800e07c <__swsetup_r>:
 800e07c:	4b32      	ldr	r3, [pc, #200]	; (800e148 <__swsetup_r+0xcc>)
 800e07e:	b570      	push	{r4, r5, r6, lr}
 800e080:	681d      	ldr	r5, [r3, #0]
 800e082:	4606      	mov	r6, r0
 800e084:	460c      	mov	r4, r1
 800e086:	b125      	cbz	r5, 800e092 <__swsetup_r+0x16>
 800e088:	69ab      	ldr	r3, [r5, #24]
 800e08a:	b913      	cbnz	r3, 800e092 <__swsetup_r+0x16>
 800e08c:	4628      	mov	r0, r5
 800e08e:	f000 ff97 	bl	800efc0 <__sinit>
 800e092:	4b2e      	ldr	r3, [pc, #184]	; (800e14c <__swsetup_r+0xd0>)
 800e094:	429c      	cmp	r4, r3
 800e096:	d10f      	bne.n	800e0b8 <__swsetup_r+0x3c>
 800e098:	686c      	ldr	r4, [r5, #4]
 800e09a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e09e:	b29a      	uxth	r2, r3
 800e0a0:	0715      	lsls	r5, r2, #28
 800e0a2:	d42c      	bmi.n	800e0fe <__swsetup_r+0x82>
 800e0a4:	06d0      	lsls	r0, r2, #27
 800e0a6:	d411      	bmi.n	800e0cc <__swsetup_r+0x50>
 800e0a8:	2209      	movs	r2, #9
 800e0aa:	6032      	str	r2, [r6, #0]
 800e0ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e0b0:	81a3      	strh	r3, [r4, #12]
 800e0b2:	f04f 30ff 	mov.w	r0, #4294967295
 800e0b6:	e03e      	b.n	800e136 <__swsetup_r+0xba>
 800e0b8:	4b25      	ldr	r3, [pc, #148]	; (800e150 <__swsetup_r+0xd4>)
 800e0ba:	429c      	cmp	r4, r3
 800e0bc:	d101      	bne.n	800e0c2 <__swsetup_r+0x46>
 800e0be:	68ac      	ldr	r4, [r5, #8]
 800e0c0:	e7eb      	b.n	800e09a <__swsetup_r+0x1e>
 800e0c2:	4b24      	ldr	r3, [pc, #144]	; (800e154 <__swsetup_r+0xd8>)
 800e0c4:	429c      	cmp	r4, r3
 800e0c6:	bf08      	it	eq
 800e0c8:	68ec      	ldreq	r4, [r5, #12]
 800e0ca:	e7e6      	b.n	800e09a <__swsetup_r+0x1e>
 800e0cc:	0751      	lsls	r1, r2, #29
 800e0ce:	d512      	bpl.n	800e0f6 <__swsetup_r+0x7a>
 800e0d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e0d2:	b141      	cbz	r1, 800e0e6 <__swsetup_r+0x6a>
 800e0d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e0d8:	4299      	cmp	r1, r3
 800e0da:	d002      	beq.n	800e0e2 <__swsetup_r+0x66>
 800e0dc:	4630      	mov	r0, r6
 800e0de:	f7ff f9eb 	bl	800d4b8 <_free_r>
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	6363      	str	r3, [r4, #52]	; 0x34
 800e0e6:	89a3      	ldrh	r3, [r4, #12]
 800e0e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e0ec:	81a3      	strh	r3, [r4, #12]
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	6063      	str	r3, [r4, #4]
 800e0f2:	6923      	ldr	r3, [r4, #16]
 800e0f4:	6023      	str	r3, [r4, #0]
 800e0f6:	89a3      	ldrh	r3, [r4, #12]
 800e0f8:	f043 0308 	orr.w	r3, r3, #8
 800e0fc:	81a3      	strh	r3, [r4, #12]
 800e0fe:	6923      	ldr	r3, [r4, #16]
 800e100:	b94b      	cbnz	r3, 800e116 <__swsetup_r+0x9a>
 800e102:	89a3      	ldrh	r3, [r4, #12]
 800e104:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e108:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e10c:	d003      	beq.n	800e116 <__swsetup_r+0x9a>
 800e10e:	4621      	mov	r1, r4
 800e110:	4630      	mov	r0, r6
 800e112:	f001 f811 	bl	800f138 <__smakebuf_r>
 800e116:	89a2      	ldrh	r2, [r4, #12]
 800e118:	f012 0301 	ands.w	r3, r2, #1
 800e11c:	d00c      	beq.n	800e138 <__swsetup_r+0xbc>
 800e11e:	2300      	movs	r3, #0
 800e120:	60a3      	str	r3, [r4, #8]
 800e122:	6963      	ldr	r3, [r4, #20]
 800e124:	425b      	negs	r3, r3
 800e126:	61a3      	str	r3, [r4, #24]
 800e128:	6923      	ldr	r3, [r4, #16]
 800e12a:	b953      	cbnz	r3, 800e142 <__swsetup_r+0xc6>
 800e12c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e130:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800e134:	d1ba      	bne.n	800e0ac <__swsetup_r+0x30>
 800e136:	bd70      	pop	{r4, r5, r6, pc}
 800e138:	0792      	lsls	r2, r2, #30
 800e13a:	bf58      	it	pl
 800e13c:	6963      	ldrpl	r3, [r4, #20]
 800e13e:	60a3      	str	r3, [r4, #8]
 800e140:	e7f2      	b.n	800e128 <__swsetup_r+0xac>
 800e142:	2000      	movs	r0, #0
 800e144:	e7f7      	b.n	800e136 <__swsetup_r+0xba>
 800e146:	bf00      	nop
 800e148:	20000620 	.word	0x20000620
 800e14c:	08013010 	.word	0x08013010
 800e150:	08013030 	.word	0x08013030
 800e154:	08012ff0 	.word	0x08012ff0

0800e158 <quorem>:
 800e158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e15c:	6903      	ldr	r3, [r0, #16]
 800e15e:	690c      	ldr	r4, [r1, #16]
 800e160:	42a3      	cmp	r3, r4
 800e162:	4680      	mov	r8, r0
 800e164:	f2c0 8082 	blt.w	800e26c <quorem+0x114>
 800e168:	3c01      	subs	r4, #1
 800e16a:	f101 0714 	add.w	r7, r1, #20
 800e16e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800e172:	f100 0614 	add.w	r6, r0, #20
 800e176:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e17a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e17e:	eb06 030c 	add.w	r3, r6, ip
 800e182:	3501      	adds	r5, #1
 800e184:	eb07 090c 	add.w	r9, r7, ip
 800e188:	9301      	str	r3, [sp, #4]
 800e18a:	fbb0 f5f5 	udiv	r5, r0, r5
 800e18e:	b395      	cbz	r5, 800e1f6 <quorem+0x9e>
 800e190:	f04f 0a00 	mov.w	sl, #0
 800e194:	4638      	mov	r0, r7
 800e196:	46b6      	mov	lr, r6
 800e198:	46d3      	mov	fp, sl
 800e19a:	f850 2b04 	ldr.w	r2, [r0], #4
 800e19e:	b293      	uxth	r3, r2
 800e1a0:	fb05 a303 	mla	r3, r5, r3, sl
 800e1a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e1a8:	b29b      	uxth	r3, r3
 800e1aa:	ebab 0303 	sub.w	r3, fp, r3
 800e1ae:	0c12      	lsrs	r2, r2, #16
 800e1b0:	f8de b000 	ldr.w	fp, [lr]
 800e1b4:	fb05 a202 	mla	r2, r5, r2, sl
 800e1b8:	fa13 f38b 	uxtah	r3, r3, fp
 800e1bc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e1c0:	fa1f fb82 	uxth.w	fp, r2
 800e1c4:	f8de 2000 	ldr.w	r2, [lr]
 800e1c8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e1cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e1d0:	b29b      	uxth	r3, r3
 800e1d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e1d6:	4581      	cmp	r9, r0
 800e1d8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e1dc:	f84e 3b04 	str.w	r3, [lr], #4
 800e1e0:	d2db      	bcs.n	800e19a <quorem+0x42>
 800e1e2:	f856 300c 	ldr.w	r3, [r6, ip]
 800e1e6:	b933      	cbnz	r3, 800e1f6 <quorem+0x9e>
 800e1e8:	9b01      	ldr	r3, [sp, #4]
 800e1ea:	3b04      	subs	r3, #4
 800e1ec:	429e      	cmp	r6, r3
 800e1ee:	461a      	mov	r2, r3
 800e1f0:	d330      	bcc.n	800e254 <quorem+0xfc>
 800e1f2:	f8c8 4010 	str.w	r4, [r8, #16]
 800e1f6:	4640      	mov	r0, r8
 800e1f8:	f001 f9f6 	bl	800f5e8 <__mcmp>
 800e1fc:	2800      	cmp	r0, #0
 800e1fe:	db25      	blt.n	800e24c <quorem+0xf4>
 800e200:	3501      	adds	r5, #1
 800e202:	4630      	mov	r0, r6
 800e204:	f04f 0c00 	mov.w	ip, #0
 800e208:	f857 2b04 	ldr.w	r2, [r7], #4
 800e20c:	f8d0 e000 	ldr.w	lr, [r0]
 800e210:	b293      	uxth	r3, r2
 800e212:	ebac 0303 	sub.w	r3, ip, r3
 800e216:	0c12      	lsrs	r2, r2, #16
 800e218:	fa13 f38e 	uxtah	r3, r3, lr
 800e21c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e220:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e224:	b29b      	uxth	r3, r3
 800e226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e22a:	45b9      	cmp	r9, r7
 800e22c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e230:	f840 3b04 	str.w	r3, [r0], #4
 800e234:	d2e8      	bcs.n	800e208 <quorem+0xb0>
 800e236:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800e23a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800e23e:	b92a      	cbnz	r2, 800e24c <quorem+0xf4>
 800e240:	3b04      	subs	r3, #4
 800e242:	429e      	cmp	r6, r3
 800e244:	461a      	mov	r2, r3
 800e246:	d30b      	bcc.n	800e260 <quorem+0x108>
 800e248:	f8c8 4010 	str.w	r4, [r8, #16]
 800e24c:	4628      	mov	r0, r5
 800e24e:	b003      	add	sp, #12
 800e250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e254:	6812      	ldr	r2, [r2, #0]
 800e256:	3b04      	subs	r3, #4
 800e258:	2a00      	cmp	r2, #0
 800e25a:	d1ca      	bne.n	800e1f2 <quorem+0x9a>
 800e25c:	3c01      	subs	r4, #1
 800e25e:	e7c5      	b.n	800e1ec <quorem+0x94>
 800e260:	6812      	ldr	r2, [r2, #0]
 800e262:	3b04      	subs	r3, #4
 800e264:	2a00      	cmp	r2, #0
 800e266:	d1ef      	bne.n	800e248 <quorem+0xf0>
 800e268:	3c01      	subs	r4, #1
 800e26a:	e7ea      	b.n	800e242 <quorem+0xea>
 800e26c:	2000      	movs	r0, #0
 800e26e:	e7ee      	b.n	800e24e <quorem+0xf6>

0800e270 <_dtoa_r>:
 800e270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e274:	ec57 6b10 	vmov	r6, r7, d0
 800e278:	b097      	sub	sp, #92	; 0x5c
 800e27a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e27c:	9106      	str	r1, [sp, #24]
 800e27e:	4604      	mov	r4, r0
 800e280:	920b      	str	r2, [sp, #44]	; 0x2c
 800e282:	9312      	str	r3, [sp, #72]	; 0x48
 800e284:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e288:	e9cd 6700 	strd	r6, r7, [sp]
 800e28c:	b93d      	cbnz	r5, 800e29e <_dtoa_r+0x2e>
 800e28e:	2010      	movs	r0, #16
 800e290:	f7ff f8f6 	bl	800d480 <malloc>
 800e294:	6260      	str	r0, [r4, #36]	; 0x24
 800e296:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e29a:	6005      	str	r5, [r0, #0]
 800e29c:	60c5      	str	r5, [r0, #12]
 800e29e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e2a0:	6819      	ldr	r1, [r3, #0]
 800e2a2:	b151      	cbz	r1, 800e2ba <_dtoa_r+0x4a>
 800e2a4:	685a      	ldr	r2, [r3, #4]
 800e2a6:	604a      	str	r2, [r1, #4]
 800e2a8:	2301      	movs	r3, #1
 800e2aa:	4093      	lsls	r3, r2
 800e2ac:	608b      	str	r3, [r1, #8]
 800e2ae:	4620      	mov	r0, r4
 800e2b0:	f000 ffb8 	bl	800f224 <_Bfree>
 800e2b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e2b6:	2200      	movs	r2, #0
 800e2b8:	601a      	str	r2, [r3, #0]
 800e2ba:	1e3b      	subs	r3, r7, #0
 800e2bc:	bfbb      	ittet	lt
 800e2be:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e2c2:	9301      	strlt	r3, [sp, #4]
 800e2c4:	2300      	movge	r3, #0
 800e2c6:	2201      	movlt	r2, #1
 800e2c8:	bfac      	ite	ge
 800e2ca:	f8c8 3000 	strge.w	r3, [r8]
 800e2ce:	f8c8 2000 	strlt.w	r2, [r8]
 800e2d2:	4baf      	ldr	r3, [pc, #700]	; (800e590 <_dtoa_r+0x320>)
 800e2d4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e2d8:	ea33 0308 	bics.w	r3, r3, r8
 800e2dc:	d114      	bne.n	800e308 <_dtoa_r+0x98>
 800e2de:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e2e0:	f242 730f 	movw	r3, #9999	; 0x270f
 800e2e4:	6013      	str	r3, [r2, #0]
 800e2e6:	9b00      	ldr	r3, [sp, #0]
 800e2e8:	b923      	cbnz	r3, 800e2f4 <_dtoa_r+0x84>
 800e2ea:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e2ee:	2800      	cmp	r0, #0
 800e2f0:	f000 8542 	beq.w	800ed78 <_dtoa_r+0xb08>
 800e2f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e2f6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800e5a4 <_dtoa_r+0x334>
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	f000 8544 	beq.w	800ed88 <_dtoa_r+0xb18>
 800e300:	f10b 0303 	add.w	r3, fp, #3
 800e304:	f000 bd3e 	b.w	800ed84 <_dtoa_r+0xb14>
 800e308:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e30c:	2200      	movs	r2, #0
 800e30e:	2300      	movs	r3, #0
 800e310:	4630      	mov	r0, r6
 800e312:	4639      	mov	r1, r7
 800e314:	f7f2 fbf0 	bl	8000af8 <__aeabi_dcmpeq>
 800e318:	4681      	mov	r9, r0
 800e31a:	b168      	cbz	r0, 800e338 <_dtoa_r+0xc8>
 800e31c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e31e:	2301      	movs	r3, #1
 800e320:	6013      	str	r3, [r2, #0]
 800e322:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e324:	2b00      	cmp	r3, #0
 800e326:	f000 8524 	beq.w	800ed72 <_dtoa_r+0xb02>
 800e32a:	4b9a      	ldr	r3, [pc, #616]	; (800e594 <_dtoa_r+0x324>)
 800e32c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e32e:	f103 3bff 	add.w	fp, r3, #4294967295
 800e332:	6013      	str	r3, [r2, #0]
 800e334:	f000 bd28 	b.w	800ed88 <_dtoa_r+0xb18>
 800e338:	aa14      	add	r2, sp, #80	; 0x50
 800e33a:	a915      	add	r1, sp, #84	; 0x54
 800e33c:	ec47 6b10 	vmov	d0, r6, r7
 800e340:	4620      	mov	r0, r4
 800e342:	f001 f9c8 	bl	800f6d6 <__d2b>
 800e346:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e34a:	9004      	str	r0, [sp, #16]
 800e34c:	2d00      	cmp	r5, #0
 800e34e:	d07c      	beq.n	800e44a <_dtoa_r+0x1da>
 800e350:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e354:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800e358:	46b2      	mov	sl, r6
 800e35a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800e35e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e362:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800e366:	2200      	movs	r2, #0
 800e368:	4b8b      	ldr	r3, [pc, #556]	; (800e598 <_dtoa_r+0x328>)
 800e36a:	4650      	mov	r0, sl
 800e36c:	4659      	mov	r1, fp
 800e36e:	f7f1 ffa3 	bl	80002b8 <__aeabi_dsub>
 800e372:	a381      	add	r3, pc, #516	; (adr r3, 800e578 <_dtoa_r+0x308>)
 800e374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e378:	f7f2 f956 	bl	8000628 <__aeabi_dmul>
 800e37c:	a380      	add	r3, pc, #512	; (adr r3, 800e580 <_dtoa_r+0x310>)
 800e37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e382:	f7f1 ff9b 	bl	80002bc <__adddf3>
 800e386:	4606      	mov	r6, r0
 800e388:	4628      	mov	r0, r5
 800e38a:	460f      	mov	r7, r1
 800e38c:	f7f2 f8e2 	bl	8000554 <__aeabi_i2d>
 800e390:	a37d      	add	r3, pc, #500	; (adr r3, 800e588 <_dtoa_r+0x318>)
 800e392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e396:	f7f2 f947 	bl	8000628 <__aeabi_dmul>
 800e39a:	4602      	mov	r2, r0
 800e39c:	460b      	mov	r3, r1
 800e39e:	4630      	mov	r0, r6
 800e3a0:	4639      	mov	r1, r7
 800e3a2:	f7f1 ff8b 	bl	80002bc <__adddf3>
 800e3a6:	4606      	mov	r6, r0
 800e3a8:	460f      	mov	r7, r1
 800e3aa:	f7f2 fbed 	bl	8000b88 <__aeabi_d2iz>
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	4682      	mov	sl, r0
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	4630      	mov	r0, r6
 800e3b6:	4639      	mov	r1, r7
 800e3b8:	f7f2 fba8 	bl	8000b0c <__aeabi_dcmplt>
 800e3bc:	b148      	cbz	r0, 800e3d2 <_dtoa_r+0x162>
 800e3be:	4650      	mov	r0, sl
 800e3c0:	f7f2 f8c8 	bl	8000554 <__aeabi_i2d>
 800e3c4:	4632      	mov	r2, r6
 800e3c6:	463b      	mov	r3, r7
 800e3c8:	f7f2 fb96 	bl	8000af8 <__aeabi_dcmpeq>
 800e3cc:	b908      	cbnz	r0, 800e3d2 <_dtoa_r+0x162>
 800e3ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e3d2:	f1ba 0f16 	cmp.w	sl, #22
 800e3d6:	d859      	bhi.n	800e48c <_dtoa_r+0x21c>
 800e3d8:	4970      	ldr	r1, [pc, #448]	; (800e59c <_dtoa_r+0x32c>)
 800e3da:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e3de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e3e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3e6:	f7f2 fbaf 	bl	8000b48 <__aeabi_dcmpgt>
 800e3ea:	2800      	cmp	r0, #0
 800e3ec:	d050      	beq.n	800e490 <_dtoa_r+0x220>
 800e3ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	930f      	str	r3, [sp, #60]	; 0x3c
 800e3f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e3f8:	1b5d      	subs	r5, r3, r5
 800e3fa:	f1b5 0801 	subs.w	r8, r5, #1
 800e3fe:	bf49      	itett	mi
 800e400:	f1c5 0301 	rsbmi	r3, r5, #1
 800e404:	2300      	movpl	r3, #0
 800e406:	9305      	strmi	r3, [sp, #20]
 800e408:	f04f 0800 	movmi.w	r8, #0
 800e40c:	bf58      	it	pl
 800e40e:	9305      	strpl	r3, [sp, #20]
 800e410:	f1ba 0f00 	cmp.w	sl, #0
 800e414:	db3e      	blt.n	800e494 <_dtoa_r+0x224>
 800e416:	2300      	movs	r3, #0
 800e418:	44d0      	add	r8, sl
 800e41a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800e41e:	9307      	str	r3, [sp, #28]
 800e420:	9b06      	ldr	r3, [sp, #24]
 800e422:	2b09      	cmp	r3, #9
 800e424:	f200 8090 	bhi.w	800e548 <_dtoa_r+0x2d8>
 800e428:	2b05      	cmp	r3, #5
 800e42a:	bfc4      	itt	gt
 800e42c:	3b04      	subgt	r3, #4
 800e42e:	9306      	strgt	r3, [sp, #24]
 800e430:	9b06      	ldr	r3, [sp, #24]
 800e432:	f1a3 0302 	sub.w	r3, r3, #2
 800e436:	bfcc      	ite	gt
 800e438:	2500      	movgt	r5, #0
 800e43a:	2501      	movle	r5, #1
 800e43c:	2b03      	cmp	r3, #3
 800e43e:	f200 808f 	bhi.w	800e560 <_dtoa_r+0x2f0>
 800e442:	e8df f003 	tbb	[pc, r3]
 800e446:	7f7d      	.short	0x7f7d
 800e448:	7131      	.short	0x7131
 800e44a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800e44e:	441d      	add	r5, r3
 800e450:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800e454:	2820      	cmp	r0, #32
 800e456:	dd13      	ble.n	800e480 <_dtoa_r+0x210>
 800e458:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800e45c:	9b00      	ldr	r3, [sp, #0]
 800e45e:	fa08 f800 	lsl.w	r8, r8, r0
 800e462:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800e466:	fa23 f000 	lsr.w	r0, r3, r0
 800e46a:	ea48 0000 	orr.w	r0, r8, r0
 800e46e:	f7f2 f861 	bl	8000534 <__aeabi_ui2d>
 800e472:	2301      	movs	r3, #1
 800e474:	4682      	mov	sl, r0
 800e476:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800e47a:	3d01      	subs	r5, #1
 800e47c:	9313      	str	r3, [sp, #76]	; 0x4c
 800e47e:	e772      	b.n	800e366 <_dtoa_r+0xf6>
 800e480:	9b00      	ldr	r3, [sp, #0]
 800e482:	f1c0 0020 	rsb	r0, r0, #32
 800e486:	fa03 f000 	lsl.w	r0, r3, r0
 800e48a:	e7f0      	b.n	800e46e <_dtoa_r+0x1fe>
 800e48c:	2301      	movs	r3, #1
 800e48e:	e7b1      	b.n	800e3f4 <_dtoa_r+0x184>
 800e490:	900f      	str	r0, [sp, #60]	; 0x3c
 800e492:	e7b0      	b.n	800e3f6 <_dtoa_r+0x186>
 800e494:	9b05      	ldr	r3, [sp, #20]
 800e496:	eba3 030a 	sub.w	r3, r3, sl
 800e49a:	9305      	str	r3, [sp, #20]
 800e49c:	f1ca 0300 	rsb	r3, sl, #0
 800e4a0:	9307      	str	r3, [sp, #28]
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	930e      	str	r3, [sp, #56]	; 0x38
 800e4a6:	e7bb      	b.n	800e420 <_dtoa_r+0x1b0>
 800e4a8:	2301      	movs	r3, #1
 800e4aa:	930a      	str	r3, [sp, #40]	; 0x28
 800e4ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	dd59      	ble.n	800e566 <_dtoa_r+0x2f6>
 800e4b2:	9302      	str	r3, [sp, #8]
 800e4b4:	4699      	mov	r9, r3
 800e4b6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e4b8:	2200      	movs	r2, #0
 800e4ba:	6072      	str	r2, [r6, #4]
 800e4bc:	2204      	movs	r2, #4
 800e4be:	f102 0014 	add.w	r0, r2, #20
 800e4c2:	4298      	cmp	r0, r3
 800e4c4:	6871      	ldr	r1, [r6, #4]
 800e4c6:	d953      	bls.n	800e570 <_dtoa_r+0x300>
 800e4c8:	4620      	mov	r0, r4
 800e4ca:	f000 fe77 	bl	800f1bc <_Balloc>
 800e4ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e4d0:	6030      	str	r0, [r6, #0]
 800e4d2:	f1b9 0f0e 	cmp.w	r9, #14
 800e4d6:	f8d3 b000 	ldr.w	fp, [r3]
 800e4da:	f200 80e6 	bhi.w	800e6aa <_dtoa_r+0x43a>
 800e4de:	2d00      	cmp	r5, #0
 800e4e0:	f000 80e3 	beq.w	800e6aa <_dtoa_r+0x43a>
 800e4e4:	ed9d 7b00 	vldr	d7, [sp]
 800e4e8:	f1ba 0f00 	cmp.w	sl, #0
 800e4ec:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800e4f0:	dd74      	ble.n	800e5dc <_dtoa_r+0x36c>
 800e4f2:	4a2a      	ldr	r2, [pc, #168]	; (800e59c <_dtoa_r+0x32c>)
 800e4f4:	f00a 030f 	and.w	r3, sl, #15
 800e4f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e4fc:	ed93 7b00 	vldr	d7, [r3]
 800e500:	ea4f 162a 	mov.w	r6, sl, asr #4
 800e504:	06f0      	lsls	r0, r6, #27
 800e506:	ed8d 7b08 	vstr	d7, [sp, #32]
 800e50a:	d565      	bpl.n	800e5d8 <_dtoa_r+0x368>
 800e50c:	4b24      	ldr	r3, [pc, #144]	; (800e5a0 <_dtoa_r+0x330>)
 800e50e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e512:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e516:	f7f2 f9b1 	bl	800087c <__aeabi_ddiv>
 800e51a:	e9cd 0100 	strd	r0, r1, [sp]
 800e51e:	f006 060f 	and.w	r6, r6, #15
 800e522:	2503      	movs	r5, #3
 800e524:	4f1e      	ldr	r7, [pc, #120]	; (800e5a0 <_dtoa_r+0x330>)
 800e526:	e04c      	b.n	800e5c2 <_dtoa_r+0x352>
 800e528:	2301      	movs	r3, #1
 800e52a:	930a      	str	r3, [sp, #40]	; 0x28
 800e52c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e52e:	4453      	add	r3, sl
 800e530:	f103 0901 	add.w	r9, r3, #1
 800e534:	9302      	str	r3, [sp, #8]
 800e536:	464b      	mov	r3, r9
 800e538:	2b01      	cmp	r3, #1
 800e53a:	bfb8      	it	lt
 800e53c:	2301      	movlt	r3, #1
 800e53e:	e7ba      	b.n	800e4b6 <_dtoa_r+0x246>
 800e540:	2300      	movs	r3, #0
 800e542:	e7b2      	b.n	800e4aa <_dtoa_r+0x23a>
 800e544:	2300      	movs	r3, #0
 800e546:	e7f0      	b.n	800e52a <_dtoa_r+0x2ba>
 800e548:	2501      	movs	r5, #1
 800e54a:	2300      	movs	r3, #0
 800e54c:	9306      	str	r3, [sp, #24]
 800e54e:	950a      	str	r5, [sp, #40]	; 0x28
 800e550:	f04f 33ff 	mov.w	r3, #4294967295
 800e554:	9302      	str	r3, [sp, #8]
 800e556:	4699      	mov	r9, r3
 800e558:	2200      	movs	r2, #0
 800e55a:	2312      	movs	r3, #18
 800e55c:	920b      	str	r2, [sp, #44]	; 0x2c
 800e55e:	e7aa      	b.n	800e4b6 <_dtoa_r+0x246>
 800e560:	2301      	movs	r3, #1
 800e562:	930a      	str	r3, [sp, #40]	; 0x28
 800e564:	e7f4      	b.n	800e550 <_dtoa_r+0x2e0>
 800e566:	2301      	movs	r3, #1
 800e568:	9302      	str	r3, [sp, #8]
 800e56a:	4699      	mov	r9, r3
 800e56c:	461a      	mov	r2, r3
 800e56e:	e7f5      	b.n	800e55c <_dtoa_r+0x2ec>
 800e570:	3101      	adds	r1, #1
 800e572:	6071      	str	r1, [r6, #4]
 800e574:	0052      	lsls	r2, r2, #1
 800e576:	e7a2      	b.n	800e4be <_dtoa_r+0x24e>
 800e578:	636f4361 	.word	0x636f4361
 800e57c:	3fd287a7 	.word	0x3fd287a7
 800e580:	8b60c8b3 	.word	0x8b60c8b3
 800e584:	3fc68a28 	.word	0x3fc68a28
 800e588:	509f79fb 	.word	0x509f79fb
 800e58c:	3fd34413 	.word	0x3fd34413
 800e590:	7ff00000 	.word	0x7ff00000
 800e594:	08012fbd 	.word	0x08012fbd
 800e598:	3ff80000 	.word	0x3ff80000
 800e59c:	08013078 	.word	0x08013078
 800e5a0:	08013050 	.word	0x08013050
 800e5a4:	08012fe9 	.word	0x08012fe9
 800e5a8:	07f1      	lsls	r1, r6, #31
 800e5aa:	d508      	bpl.n	800e5be <_dtoa_r+0x34e>
 800e5ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e5b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e5b4:	f7f2 f838 	bl	8000628 <__aeabi_dmul>
 800e5b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e5bc:	3501      	adds	r5, #1
 800e5be:	1076      	asrs	r6, r6, #1
 800e5c0:	3708      	adds	r7, #8
 800e5c2:	2e00      	cmp	r6, #0
 800e5c4:	d1f0      	bne.n	800e5a8 <_dtoa_r+0x338>
 800e5c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e5ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e5ce:	f7f2 f955 	bl	800087c <__aeabi_ddiv>
 800e5d2:	e9cd 0100 	strd	r0, r1, [sp]
 800e5d6:	e01a      	b.n	800e60e <_dtoa_r+0x39e>
 800e5d8:	2502      	movs	r5, #2
 800e5da:	e7a3      	b.n	800e524 <_dtoa_r+0x2b4>
 800e5dc:	f000 80a0 	beq.w	800e720 <_dtoa_r+0x4b0>
 800e5e0:	f1ca 0600 	rsb	r6, sl, #0
 800e5e4:	4b9f      	ldr	r3, [pc, #636]	; (800e864 <_dtoa_r+0x5f4>)
 800e5e6:	4fa0      	ldr	r7, [pc, #640]	; (800e868 <_dtoa_r+0x5f8>)
 800e5e8:	f006 020f 	and.w	r2, r6, #15
 800e5ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e5f8:	f7f2 f816 	bl	8000628 <__aeabi_dmul>
 800e5fc:	e9cd 0100 	strd	r0, r1, [sp]
 800e600:	1136      	asrs	r6, r6, #4
 800e602:	2300      	movs	r3, #0
 800e604:	2502      	movs	r5, #2
 800e606:	2e00      	cmp	r6, #0
 800e608:	d17f      	bne.n	800e70a <_dtoa_r+0x49a>
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d1e1      	bne.n	800e5d2 <_dtoa_r+0x362>
 800e60e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e610:	2b00      	cmp	r3, #0
 800e612:	f000 8087 	beq.w	800e724 <_dtoa_r+0x4b4>
 800e616:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e61a:	2200      	movs	r2, #0
 800e61c:	4b93      	ldr	r3, [pc, #588]	; (800e86c <_dtoa_r+0x5fc>)
 800e61e:	4630      	mov	r0, r6
 800e620:	4639      	mov	r1, r7
 800e622:	f7f2 fa73 	bl	8000b0c <__aeabi_dcmplt>
 800e626:	2800      	cmp	r0, #0
 800e628:	d07c      	beq.n	800e724 <_dtoa_r+0x4b4>
 800e62a:	f1b9 0f00 	cmp.w	r9, #0
 800e62e:	d079      	beq.n	800e724 <_dtoa_r+0x4b4>
 800e630:	9b02      	ldr	r3, [sp, #8]
 800e632:	2b00      	cmp	r3, #0
 800e634:	dd35      	ble.n	800e6a2 <_dtoa_r+0x432>
 800e636:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e63a:	9308      	str	r3, [sp, #32]
 800e63c:	4639      	mov	r1, r7
 800e63e:	2200      	movs	r2, #0
 800e640:	4b8b      	ldr	r3, [pc, #556]	; (800e870 <_dtoa_r+0x600>)
 800e642:	4630      	mov	r0, r6
 800e644:	f7f1 fff0 	bl	8000628 <__aeabi_dmul>
 800e648:	e9cd 0100 	strd	r0, r1, [sp]
 800e64c:	9f02      	ldr	r7, [sp, #8]
 800e64e:	3501      	adds	r5, #1
 800e650:	4628      	mov	r0, r5
 800e652:	f7f1 ff7f 	bl	8000554 <__aeabi_i2d>
 800e656:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e65a:	f7f1 ffe5 	bl	8000628 <__aeabi_dmul>
 800e65e:	2200      	movs	r2, #0
 800e660:	4b84      	ldr	r3, [pc, #528]	; (800e874 <_dtoa_r+0x604>)
 800e662:	f7f1 fe2b 	bl	80002bc <__adddf3>
 800e666:	4605      	mov	r5, r0
 800e668:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800e66c:	2f00      	cmp	r7, #0
 800e66e:	d15d      	bne.n	800e72c <_dtoa_r+0x4bc>
 800e670:	2200      	movs	r2, #0
 800e672:	4b81      	ldr	r3, [pc, #516]	; (800e878 <_dtoa_r+0x608>)
 800e674:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e678:	f7f1 fe1e 	bl	80002b8 <__aeabi_dsub>
 800e67c:	462a      	mov	r2, r5
 800e67e:	4633      	mov	r3, r6
 800e680:	e9cd 0100 	strd	r0, r1, [sp]
 800e684:	f7f2 fa60 	bl	8000b48 <__aeabi_dcmpgt>
 800e688:	2800      	cmp	r0, #0
 800e68a:	f040 8288 	bne.w	800eb9e <_dtoa_r+0x92e>
 800e68e:	462a      	mov	r2, r5
 800e690:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e694:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e698:	f7f2 fa38 	bl	8000b0c <__aeabi_dcmplt>
 800e69c:	2800      	cmp	r0, #0
 800e69e:	f040 827c 	bne.w	800eb9a <_dtoa_r+0x92a>
 800e6a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e6a6:	e9cd 2300 	strd	r2, r3, [sp]
 800e6aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	f2c0 8150 	blt.w	800e952 <_dtoa_r+0x6e2>
 800e6b2:	f1ba 0f0e 	cmp.w	sl, #14
 800e6b6:	f300 814c 	bgt.w	800e952 <_dtoa_r+0x6e2>
 800e6ba:	4b6a      	ldr	r3, [pc, #424]	; (800e864 <_dtoa_r+0x5f4>)
 800e6bc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e6c0:	ed93 7b00 	vldr	d7, [r3]
 800e6c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e6cc:	f280 80d8 	bge.w	800e880 <_dtoa_r+0x610>
 800e6d0:	f1b9 0f00 	cmp.w	r9, #0
 800e6d4:	f300 80d4 	bgt.w	800e880 <_dtoa_r+0x610>
 800e6d8:	f040 825e 	bne.w	800eb98 <_dtoa_r+0x928>
 800e6dc:	2200      	movs	r2, #0
 800e6de:	4b66      	ldr	r3, [pc, #408]	; (800e878 <_dtoa_r+0x608>)
 800e6e0:	ec51 0b17 	vmov	r0, r1, d7
 800e6e4:	f7f1 ffa0 	bl	8000628 <__aeabi_dmul>
 800e6e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e6ec:	f7f2 fa22 	bl	8000b34 <__aeabi_dcmpge>
 800e6f0:	464f      	mov	r7, r9
 800e6f2:	464e      	mov	r6, r9
 800e6f4:	2800      	cmp	r0, #0
 800e6f6:	f040 8234 	bne.w	800eb62 <_dtoa_r+0x8f2>
 800e6fa:	2331      	movs	r3, #49	; 0x31
 800e6fc:	f10b 0501 	add.w	r5, fp, #1
 800e700:	f88b 3000 	strb.w	r3, [fp]
 800e704:	f10a 0a01 	add.w	sl, sl, #1
 800e708:	e22f      	b.n	800eb6a <_dtoa_r+0x8fa>
 800e70a:	07f2      	lsls	r2, r6, #31
 800e70c:	d505      	bpl.n	800e71a <_dtoa_r+0x4aa>
 800e70e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e712:	f7f1 ff89 	bl	8000628 <__aeabi_dmul>
 800e716:	3501      	adds	r5, #1
 800e718:	2301      	movs	r3, #1
 800e71a:	1076      	asrs	r6, r6, #1
 800e71c:	3708      	adds	r7, #8
 800e71e:	e772      	b.n	800e606 <_dtoa_r+0x396>
 800e720:	2502      	movs	r5, #2
 800e722:	e774      	b.n	800e60e <_dtoa_r+0x39e>
 800e724:	f8cd a020 	str.w	sl, [sp, #32]
 800e728:	464f      	mov	r7, r9
 800e72a:	e791      	b.n	800e650 <_dtoa_r+0x3e0>
 800e72c:	4b4d      	ldr	r3, [pc, #308]	; (800e864 <_dtoa_r+0x5f4>)
 800e72e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e732:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d047      	beq.n	800e7cc <_dtoa_r+0x55c>
 800e73c:	4602      	mov	r2, r0
 800e73e:	460b      	mov	r3, r1
 800e740:	2000      	movs	r0, #0
 800e742:	494e      	ldr	r1, [pc, #312]	; (800e87c <_dtoa_r+0x60c>)
 800e744:	f7f2 f89a 	bl	800087c <__aeabi_ddiv>
 800e748:	462a      	mov	r2, r5
 800e74a:	4633      	mov	r3, r6
 800e74c:	f7f1 fdb4 	bl	80002b8 <__aeabi_dsub>
 800e750:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e754:	465d      	mov	r5, fp
 800e756:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e75a:	f7f2 fa15 	bl	8000b88 <__aeabi_d2iz>
 800e75e:	4606      	mov	r6, r0
 800e760:	f7f1 fef8 	bl	8000554 <__aeabi_i2d>
 800e764:	4602      	mov	r2, r0
 800e766:	460b      	mov	r3, r1
 800e768:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e76c:	f7f1 fda4 	bl	80002b8 <__aeabi_dsub>
 800e770:	3630      	adds	r6, #48	; 0x30
 800e772:	f805 6b01 	strb.w	r6, [r5], #1
 800e776:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e77a:	e9cd 0100 	strd	r0, r1, [sp]
 800e77e:	f7f2 f9c5 	bl	8000b0c <__aeabi_dcmplt>
 800e782:	2800      	cmp	r0, #0
 800e784:	d163      	bne.n	800e84e <_dtoa_r+0x5de>
 800e786:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e78a:	2000      	movs	r0, #0
 800e78c:	4937      	ldr	r1, [pc, #220]	; (800e86c <_dtoa_r+0x5fc>)
 800e78e:	f7f1 fd93 	bl	80002b8 <__aeabi_dsub>
 800e792:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e796:	f7f2 f9b9 	bl	8000b0c <__aeabi_dcmplt>
 800e79a:	2800      	cmp	r0, #0
 800e79c:	f040 80b7 	bne.w	800e90e <_dtoa_r+0x69e>
 800e7a0:	eba5 030b 	sub.w	r3, r5, fp
 800e7a4:	429f      	cmp	r7, r3
 800e7a6:	f77f af7c 	ble.w	800e6a2 <_dtoa_r+0x432>
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	4b30      	ldr	r3, [pc, #192]	; (800e870 <_dtoa_r+0x600>)
 800e7ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e7b2:	f7f1 ff39 	bl	8000628 <__aeabi_dmul>
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e7bc:	4b2c      	ldr	r3, [pc, #176]	; (800e870 <_dtoa_r+0x600>)
 800e7be:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e7c2:	f7f1 ff31 	bl	8000628 <__aeabi_dmul>
 800e7c6:	e9cd 0100 	strd	r0, r1, [sp]
 800e7ca:	e7c4      	b.n	800e756 <_dtoa_r+0x4e6>
 800e7cc:	462a      	mov	r2, r5
 800e7ce:	4633      	mov	r3, r6
 800e7d0:	f7f1 ff2a 	bl	8000628 <__aeabi_dmul>
 800e7d4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e7d8:	eb0b 0507 	add.w	r5, fp, r7
 800e7dc:	465e      	mov	r6, fp
 800e7de:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e7e2:	f7f2 f9d1 	bl	8000b88 <__aeabi_d2iz>
 800e7e6:	4607      	mov	r7, r0
 800e7e8:	f7f1 feb4 	bl	8000554 <__aeabi_i2d>
 800e7ec:	3730      	adds	r7, #48	; 0x30
 800e7ee:	4602      	mov	r2, r0
 800e7f0:	460b      	mov	r3, r1
 800e7f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e7f6:	f7f1 fd5f 	bl	80002b8 <__aeabi_dsub>
 800e7fa:	f806 7b01 	strb.w	r7, [r6], #1
 800e7fe:	42ae      	cmp	r6, r5
 800e800:	e9cd 0100 	strd	r0, r1, [sp]
 800e804:	f04f 0200 	mov.w	r2, #0
 800e808:	d126      	bne.n	800e858 <_dtoa_r+0x5e8>
 800e80a:	4b1c      	ldr	r3, [pc, #112]	; (800e87c <_dtoa_r+0x60c>)
 800e80c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e810:	f7f1 fd54 	bl	80002bc <__adddf3>
 800e814:	4602      	mov	r2, r0
 800e816:	460b      	mov	r3, r1
 800e818:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e81c:	f7f2 f994 	bl	8000b48 <__aeabi_dcmpgt>
 800e820:	2800      	cmp	r0, #0
 800e822:	d174      	bne.n	800e90e <_dtoa_r+0x69e>
 800e824:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e828:	2000      	movs	r0, #0
 800e82a:	4914      	ldr	r1, [pc, #80]	; (800e87c <_dtoa_r+0x60c>)
 800e82c:	f7f1 fd44 	bl	80002b8 <__aeabi_dsub>
 800e830:	4602      	mov	r2, r0
 800e832:	460b      	mov	r3, r1
 800e834:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e838:	f7f2 f968 	bl	8000b0c <__aeabi_dcmplt>
 800e83c:	2800      	cmp	r0, #0
 800e83e:	f43f af30 	beq.w	800e6a2 <_dtoa_r+0x432>
 800e842:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e846:	2b30      	cmp	r3, #48	; 0x30
 800e848:	f105 32ff 	add.w	r2, r5, #4294967295
 800e84c:	d002      	beq.n	800e854 <_dtoa_r+0x5e4>
 800e84e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e852:	e04a      	b.n	800e8ea <_dtoa_r+0x67a>
 800e854:	4615      	mov	r5, r2
 800e856:	e7f4      	b.n	800e842 <_dtoa_r+0x5d2>
 800e858:	4b05      	ldr	r3, [pc, #20]	; (800e870 <_dtoa_r+0x600>)
 800e85a:	f7f1 fee5 	bl	8000628 <__aeabi_dmul>
 800e85e:	e9cd 0100 	strd	r0, r1, [sp]
 800e862:	e7bc      	b.n	800e7de <_dtoa_r+0x56e>
 800e864:	08013078 	.word	0x08013078
 800e868:	08013050 	.word	0x08013050
 800e86c:	3ff00000 	.word	0x3ff00000
 800e870:	40240000 	.word	0x40240000
 800e874:	401c0000 	.word	0x401c0000
 800e878:	40140000 	.word	0x40140000
 800e87c:	3fe00000 	.word	0x3fe00000
 800e880:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e884:	465d      	mov	r5, fp
 800e886:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e88a:	4630      	mov	r0, r6
 800e88c:	4639      	mov	r1, r7
 800e88e:	f7f1 fff5 	bl	800087c <__aeabi_ddiv>
 800e892:	f7f2 f979 	bl	8000b88 <__aeabi_d2iz>
 800e896:	4680      	mov	r8, r0
 800e898:	f7f1 fe5c 	bl	8000554 <__aeabi_i2d>
 800e89c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e8a0:	f7f1 fec2 	bl	8000628 <__aeabi_dmul>
 800e8a4:	4602      	mov	r2, r0
 800e8a6:	460b      	mov	r3, r1
 800e8a8:	4630      	mov	r0, r6
 800e8aa:	4639      	mov	r1, r7
 800e8ac:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800e8b0:	f7f1 fd02 	bl	80002b8 <__aeabi_dsub>
 800e8b4:	f805 6b01 	strb.w	r6, [r5], #1
 800e8b8:	eba5 060b 	sub.w	r6, r5, fp
 800e8bc:	45b1      	cmp	r9, r6
 800e8be:	4602      	mov	r2, r0
 800e8c0:	460b      	mov	r3, r1
 800e8c2:	d139      	bne.n	800e938 <_dtoa_r+0x6c8>
 800e8c4:	f7f1 fcfa 	bl	80002bc <__adddf3>
 800e8c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e8cc:	4606      	mov	r6, r0
 800e8ce:	460f      	mov	r7, r1
 800e8d0:	f7f2 f93a 	bl	8000b48 <__aeabi_dcmpgt>
 800e8d4:	b9c8      	cbnz	r0, 800e90a <_dtoa_r+0x69a>
 800e8d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e8da:	4630      	mov	r0, r6
 800e8dc:	4639      	mov	r1, r7
 800e8de:	f7f2 f90b 	bl	8000af8 <__aeabi_dcmpeq>
 800e8e2:	b110      	cbz	r0, 800e8ea <_dtoa_r+0x67a>
 800e8e4:	f018 0f01 	tst.w	r8, #1
 800e8e8:	d10f      	bne.n	800e90a <_dtoa_r+0x69a>
 800e8ea:	9904      	ldr	r1, [sp, #16]
 800e8ec:	4620      	mov	r0, r4
 800e8ee:	f000 fc99 	bl	800f224 <_Bfree>
 800e8f2:	2300      	movs	r3, #0
 800e8f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e8f6:	702b      	strb	r3, [r5, #0]
 800e8f8:	f10a 0301 	add.w	r3, sl, #1
 800e8fc:	6013      	str	r3, [r2, #0]
 800e8fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e900:	2b00      	cmp	r3, #0
 800e902:	f000 8241 	beq.w	800ed88 <_dtoa_r+0xb18>
 800e906:	601d      	str	r5, [r3, #0]
 800e908:	e23e      	b.n	800ed88 <_dtoa_r+0xb18>
 800e90a:	f8cd a020 	str.w	sl, [sp, #32]
 800e90e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e912:	2a39      	cmp	r2, #57	; 0x39
 800e914:	f105 33ff 	add.w	r3, r5, #4294967295
 800e918:	d108      	bne.n	800e92c <_dtoa_r+0x6bc>
 800e91a:	459b      	cmp	fp, r3
 800e91c:	d10a      	bne.n	800e934 <_dtoa_r+0x6c4>
 800e91e:	9b08      	ldr	r3, [sp, #32]
 800e920:	3301      	adds	r3, #1
 800e922:	9308      	str	r3, [sp, #32]
 800e924:	2330      	movs	r3, #48	; 0x30
 800e926:	f88b 3000 	strb.w	r3, [fp]
 800e92a:	465b      	mov	r3, fp
 800e92c:	781a      	ldrb	r2, [r3, #0]
 800e92e:	3201      	adds	r2, #1
 800e930:	701a      	strb	r2, [r3, #0]
 800e932:	e78c      	b.n	800e84e <_dtoa_r+0x5de>
 800e934:	461d      	mov	r5, r3
 800e936:	e7ea      	b.n	800e90e <_dtoa_r+0x69e>
 800e938:	2200      	movs	r2, #0
 800e93a:	4b9b      	ldr	r3, [pc, #620]	; (800eba8 <_dtoa_r+0x938>)
 800e93c:	f7f1 fe74 	bl	8000628 <__aeabi_dmul>
 800e940:	2200      	movs	r2, #0
 800e942:	2300      	movs	r3, #0
 800e944:	4606      	mov	r6, r0
 800e946:	460f      	mov	r7, r1
 800e948:	f7f2 f8d6 	bl	8000af8 <__aeabi_dcmpeq>
 800e94c:	2800      	cmp	r0, #0
 800e94e:	d09a      	beq.n	800e886 <_dtoa_r+0x616>
 800e950:	e7cb      	b.n	800e8ea <_dtoa_r+0x67a>
 800e952:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e954:	2a00      	cmp	r2, #0
 800e956:	f000 808b 	beq.w	800ea70 <_dtoa_r+0x800>
 800e95a:	9a06      	ldr	r2, [sp, #24]
 800e95c:	2a01      	cmp	r2, #1
 800e95e:	dc6e      	bgt.n	800ea3e <_dtoa_r+0x7ce>
 800e960:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e962:	2a00      	cmp	r2, #0
 800e964:	d067      	beq.n	800ea36 <_dtoa_r+0x7c6>
 800e966:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e96a:	9f07      	ldr	r7, [sp, #28]
 800e96c:	9d05      	ldr	r5, [sp, #20]
 800e96e:	9a05      	ldr	r2, [sp, #20]
 800e970:	2101      	movs	r1, #1
 800e972:	441a      	add	r2, r3
 800e974:	4620      	mov	r0, r4
 800e976:	9205      	str	r2, [sp, #20]
 800e978:	4498      	add	r8, r3
 800e97a:	f000 fcf3 	bl	800f364 <__i2b>
 800e97e:	4606      	mov	r6, r0
 800e980:	2d00      	cmp	r5, #0
 800e982:	dd0c      	ble.n	800e99e <_dtoa_r+0x72e>
 800e984:	f1b8 0f00 	cmp.w	r8, #0
 800e988:	dd09      	ble.n	800e99e <_dtoa_r+0x72e>
 800e98a:	4545      	cmp	r5, r8
 800e98c:	9a05      	ldr	r2, [sp, #20]
 800e98e:	462b      	mov	r3, r5
 800e990:	bfa8      	it	ge
 800e992:	4643      	movge	r3, r8
 800e994:	1ad2      	subs	r2, r2, r3
 800e996:	9205      	str	r2, [sp, #20]
 800e998:	1aed      	subs	r5, r5, r3
 800e99a:	eba8 0803 	sub.w	r8, r8, r3
 800e99e:	9b07      	ldr	r3, [sp, #28]
 800e9a0:	b1eb      	cbz	r3, 800e9de <_dtoa_r+0x76e>
 800e9a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d067      	beq.n	800ea78 <_dtoa_r+0x808>
 800e9a8:	b18f      	cbz	r7, 800e9ce <_dtoa_r+0x75e>
 800e9aa:	4631      	mov	r1, r6
 800e9ac:	463a      	mov	r2, r7
 800e9ae:	4620      	mov	r0, r4
 800e9b0:	f000 fd78 	bl	800f4a4 <__pow5mult>
 800e9b4:	9a04      	ldr	r2, [sp, #16]
 800e9b6:	4601      	mov	r1, r0
 800e9b8:	4606      	mov	r6, r0
 800e9ba:	4620      	mov	r0, r4
 800e9bc:	f000 fcdb 	bl	800f376 <__multiply>
 800e9c0:	9904      	ldr	r1, [sp, #16]
 800e9c2:	9008      	str	r0, [sp, #32]
 800e9c4:	4620      	mov	r0, r4
 800e9c6:	f000 fc2d 	bl	800f224 <_Bfree>
 800e9ca:	9b08      	ldr	r3, [sp, #32]
 800e9cc:	9304      	str	r3, [sp, #16]
 800e9ce:	9b07      	ldr	r3, [sp, #28]
 800e9d0:	1bda      	subs	r2, r3, r7
 800e9d2:	d004      	beq.n	800e9de <_dtoa_r+0x76e>
 800e9d4:	9904      	ldr	r1, [sp, #16]
 800e9d6:	4620      	mov	r0, r4
 800e9d8:	f000 fd64 	bl	800f4a4 <__pow5mult>
 800e9dc:	9004      	str	r0, [sp, #16]
 800e9de:	2101      	movs	r1, #1
 800e9e0:	4620      	mov	r0, r4
 800e9e2:	f000 fcbf 	bl	800f364 <__i2b>
 800e9e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e9e8:	4607      	mov	r7, r0
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	f000 81d0 	beq.w	800ed90 <_dtoa_r+0xb20>
 800e9f0:	461a      	mov	r2, r3
 800e9f2:	4601      	mov	r1, r0
 800e9f4:	4620      	mov	r0, r4
 800e9f6:	f000 fd55 	bl	800f4a4 <__pow5mult>
 800e9fa:	9b06      	ldr	r3, [sp, #24]
 800e9fc:	2b01      	cmp	r3, #1
 800e9fe:	4607      	mov	r7, r0
 800ea00:	dc40      	bgt.n	800ea84 <_dtoa_r+0x814>
 800ea02:	9b00      	ldr	r3, [sp, #0]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d139      	bne.n	800ea7c <_dtoa_r+0x80c>
 800ea08:	9b01      	ldr	r3, [sp, #4]
 800ea0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d136      	bne.n	800ea80 <_dtoa_r+0x810>
 800ea12:	9b01      	ldr	r3, [sp, #4]
 800ea14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ea18:	0d1b      	lsrs	r3, r3, #20
 800ea1a:	051b      	lsls	r3, r3, #20
 800ea1c:	b12b      	cbz	r3, 800ea2a <_dtoa_r+0x7ba>
 800ea1e:	9b05      	ldr	r3, [sp, #20]
 800ea20:	3301      	adds	r3, #1
 800ea22:	9305      	str	r3, [sp, #20]
 800ea24:	f108 0801 	add.w	r8, r8, #1
 800ea28:	2301      	movs	r3, #1
 800ea2a:	9307      	str	r3, [sp, #28]
 800ea2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d12a      	bne.n	800ea88 <_dtoa_r+0x818>
 800ea32:	2001      	movs	r0, #1
 800ea34:	e030      	b.n	800ea98 <_dtoa_r+0x828>
 800ea36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ea38:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ea3c:	e795      	b.n	800e96a <_dtoa_r+0x6fa>
 800ea3e:	9b07      	ldr	r3, [sp, #28]
 800ea40:	f109 37ff 	add.w	r7, r9, #4294967295
 800ea44:	42bb      	cmp	r3, r7
 800ea46:	bfbf      	itttt	lt
 800ea48:	9b07      	ldrlt	r3, [sp, #28]
 800ea4a:	9707      	strlt	r7, [sp, #28]
 800ea4c:	1afa      	sublt	r2, r7, r3
 800ea4e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ea50:	bfbb      	ittet	lt
 800ea52:	189b      	addlt	r3, r3, r2
 800ea54:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ea56:	1bdf      	subge	r7, r3, r7
 800ea58:	2700      	movlt	r7, #0
 800ea5a:	f1b9 0f00 	cmp.w	r9, #0
 800ea5e:	bfb5      	itete	lt
 800ea60:	9b05      	ldrlt	r3, [sp, #20]
 800ea62:	9d05      	ldrge	r5, [sp, #20]
 800ea64:	eba3 0509 	sublt.w	r5, r3, r9
 800ea68:	464b      	movge	r3, r9
 800ea6a:	bfb8      	it	lt
 800ea6c:	2300      	movlt	r3, #0
 800ea6e:	e77e      	b.n	800e96e <_dtoa_r+0x6fe>
 800ea70:	9f07      	ldr	r7, [sp, #28]
 800ea72:	9d05      	ldr	r5, [sp, #20]
 800ea74:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ea76:	e783      	b.n	800e980 <_dtoa_r+0x710>
 800ea78:	9a07      	ldr	r2, [sp, #28]
 800ea7a:	e7ab      	b.n	800e9d4 <_dtoa_r+0x764>
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	e7d4      	b.n	800ea2a <_dtoa_r+0x7ba>
 800ea80:	9b00      	ldr	r3, [sp, #0]
 800ea82:	e7d2      	b.n	800ea2a <_dtoa_r+0x7ba>
 800ea84:	2300      	movs	r3, #0
 800ea86:	9307      	str	r3, [sp, #28]
 800ea88:	693b      	ldr	r3, [r7, #16]
 800ea8a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800ea8e:	6918      	ldr	r0, [r3, #16]
 800ea90:	f000 fc1a 	bl	800f2c8 <__hi0bits>
 800ea94:	f1c0 0020 	rsb	r0, r0, #32
 800ea98:	4440      	add	r0, r8
 800ea9a:	f010 001f 	ands.w	r0, r0, #31
 800ea9e:	d047      	beq.n	800eb30 <_dtoa_r+0x8c0>
 800eaa0:	f1c0 0320 	rsb	r3, r0, #32
 800eaa4:	2b04      	cmp	r3, #4
 800eaa6:	dd3b      	ble.n	800eb20 <_dtoa_r+0x8b0>
 800eaa8:	9b05      	ldr	r3, [sp, #20]
 800eaaa:	f1c0 001c 	rsb	r0, r0, #28
 800eaae:	4403      	add	r3, r0
 800eab0:	9305      	str	r3, [sp, #20]
 800eab2:	4405      	add	r5, r0
 800eab4:	4480      	add	r8, r0
 800eab6:	9b05      	ldr	r3, [sp, #20]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	dd05      	ble.n	800eac8 <_dtoa_r+0x858>
 800eabc:	461a      	mov	r2, r3
 800eabe:	9904      	ldr	r1, [sp, #16]
 800eac0:	4620      	mov	r0, r4
 800eac2:	f000 fd3d 	bl	800f540 <__lshift>
 800eac6:	9004      	str	r0, [sp, #16]
 800eac8:	f1b8 0f00 	cmp.w	r8, #0
 800eacc:	dd05      	ble.n	800eada <_dtoa_r+0x86a>
 800eace:	4639      	mov	r1, r7
 800ead0:	4642      	mov	r2, r8
 800ead2:	4620      	mov	r0, r4
 800ead4:	f000 fd34 	bl	800f540 <__lshift>
 800ead8:	4607      	mov	r7, r0
 800eada:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eadc:	b353      	cbz	r3, 800eb34 <_dtoa_r+0x8c4>
 800eade:	4639      	mov	r1, r7
 800eae0:	9804      	ldr	r0, [sp, #16]
 800eae2:	f000 fd81 	bl	800f5e8 <__mcmp>
 800eae6:	2800      	cmp	r0, #0
 800eae8:	da24      	bge.n	800eb34 <_dtoa_r+0x8c4>
 800eaea:	2300      	movs	r3, #0
 800eaec:	220a      	movs	r2, #10
 800eaee:	9904      	ldr	r1, [sp, #16]
 800eaf0:	4620      	mov	r0, r4
 800eaf2:	f000 fbae 	bl	800f252 <__multadd>
 800eaf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eaf8:	9004      	str	r0, [sp, #16]
 800eafa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	f000 814d 	beq.w	800ed9e <_dtoa_r+0xb2e>
 800eb04:	2300      	movs	r3, #0
 800eb06:	4631      	mov	r1, r6
 800eb08:	220a      	movs	r2, #10
 800eb0a:	4620      	mov	r0, r4
 800eb0c:	f000 fba1 	bl	800f252 <__multadd>
 800eb10:	9b02      	ldr	r3, [sp, #8]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	4606      	mov	r6, r0
 800eb16:	dc4f      	bgt.n	800ebb8 <_dtoa_r+0x948>
 800eb18:	9b06      	ldr	r3, [sp, #24]
 800eb1a:	2b02      	cmp	r3, #2
 800eb1c:	dd4c      	ble.n	800ebb8 <_dtoa_r+0x948>
 800eb1e:	e011      	b.n	800eb44 <_dtoa_r+0x8d4>
 800eb20:	d0c9      	beq.n	800eab6 <_dtoa_r+0x846>
 800eb22:	9a05      	ldr	r2, [sp, #20]
 800eb24:	331c      	adds	r3, #28
 800eb26:	441a      	add	r2, r3
 800eb28:	9205      	str	r2, [sp, #20]
 800eb2a:	441d      	add	r5, r3
 800eb2c:	4498      	add	r8, r3
 800eb2e:	e7c2      	b.n	800eab6 <_dtoa_r+0x846>
 800eb30:	4603      	mov	r3, r0
 800eb32:	e7f6      	b.n	800eb22 <_dtoa_r+0x8b2>
 800eb34:	f1b9 0f00 	cmp.w	r9, #0
 800eb38:	dc38      	bgt.n	800ebac <_dtoa_r+0x93c>
 800eb3a:	9b06      	ldr	r3, [sp, #24]
 800eb3c:	2b02      	cmp	r3, #2
 800eb3e:	dd35      	ble.n	800ebac <_dtoa_r+0x93c>
 800eb40:	f8cd 9008 	str.w	r9, [sp, #8]
 800eb44:	9b02      	ldr	r3, [sp, #8]
 800eb46:	b963      	cbnz	r3, 800eb62 <_dtoa_r+0x8f2>
 800eb48:	4639      	mov	r1, r7
 800eb4a:	2205      	movs	r2, #5
 800eb4c:	4620      	mov	r0, r4
 800eb4e:	f000 fb80 	bl	800f252 <__multadd>
 800eb52:	4601      	mov	r1, r0
 800eb54:	4607      	mov	r7, r0
 800eb56:	9804      	ldr	r0, [sp, #16]
 800eb58:	f000 fd46 	bl	800f5e8 <__mcmp>
 800eb5c:	2800      	cmp	r0, #0
 800eb5e:	f73f adcc 	bgt.w	800e6fa <_dtoa_r+0x48a>
 800eb62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb64:	465d      	mov	r5, fp
 800eb66:	ea6f 0a03 	mvn.w	sl, r3
 800eb6a:	f04f 0900 	mov.w	r9, #0
 800eb6e:	4639      	mov	r1, r7
 800eb70:	4620      	mov	r0, r4
 800eb72:	f000 fb57 	bl	800f224 <_Bfree>
 800eb76:	2e00      	cmp	r6, #0
 800eb78:	f43f aeb7 	beq.w	800e8ea <_dtoa_r+0x67a>
 800eb7c:	f1b9 0f00 	cmp.w	r9, #0
 800eb80:	d005      	beq.n	800eb8e <_dtoa_r+0x91e>
 800eb82:	45b1      	cmp	r9, r6
 800eb84:	d003      	beq.n	800eb8e <_dtoa_r+0x91e>
 800eb86:	4649      	mov	r1, r9
 800eb88:	4620      	mov	r0, r4
 800eb8a:	f000 fb4b 	bl	800f224 <_Bfree>
 800eb8e:	4631      	mov	r1, r6
 800eb90:	4620      	mov	r0, r4
 800eb92:	f000 fb47 	bl	800f224 <_Bfree>
 800eb96:	e6a8      	b.n	800e8ea <_dtoa_r+0x67a>
 800eb98:	2700      	movs	r7, #0
 800eb9a:	463e      	mov	r6, r7
 800eb9c:	e7e1      	b.n	800eb62 <_dtoa_r+0x8f2>
 800eb9e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800eba2:	463e      	mov	r6, r7
 800eba4:	e5a9      	b.n	800e6fa <_dtoa_r+0x48a>
 800eba6:	bf00      	nop
 800eba8:	40240000 	.word	0x40240000
 800ebac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebae:	f8cd 9008 	str.w	r9, [sp, #8]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	f000 80fa 	beq.w	800edac <_dtoa_r+0xb3c>
 800ebb8:	2d00      	cmp	r5, #0
 800ebba:	dd05      	ble.n	800ebc8 <_dtoa_r+0x958>
 800ebbc:	4631      	mov	r1, r6
 800ebbe:	462a      	mov	r2, r5
 800ebc0:	4620      	mov	r0, r4
 800ebc2:	f000 fcbd 	bl	800f540 <__lshift>
 800ebc6:	4606      	mov	r6, r0
 800ebc8:	9b07      	ldr	r3, [sp, #28]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d04c      	beq.n	800ec68 <_dtoa_r+0x9f8>
 800ebce:	6871      	ldr	r1, [r6, #4]
 800ebd0:	4620      	mov	r0, r4
 800ebd2:	f000 faf3 	bl	800f1bc <_Balloc>
 800ebd6:	6932      	ldr	r2, [r6, #16]
 800ebd8:	3202      	adds	r2, #2
 800ebda:	4605      	mov	r5, r0
 800ebdc:	0092      	lsls	r2, r2, #2
 800ebde:	f106 010c 	add.w	r1, r6, #12
 800ebe2:	300c      	adds	r0, #12
 800ebe4:	f7fe fc54 	bl	800d490 <memcpy>
 800ebe8:	2201      	movs	r2, #1
 800ebea:	4629      	mov	r1, r5
 800ebec:	4620      	mov	r0, r4
 800ebee:	f000 fca7 	bl	800f540 <__lshift>
 800ebf2:	9b00      	ldr	r3, [sp, #0]
 800ebf4:	f8cd b014 	str.w	fp, [sp, #20]
 800ebf8:	f003 0301 	and.w	r3, r3, #1
 800ebfc:	46b1      	mov	r9, r6
 800ebfe:	9307      	str	r3, [sp, #28]
 800ec00:	4606      	mov	r6, r0
 800ec02:	4639      	mov	r1, r7
 800ec04:	9804      	ldr	r0, [sp, #16]
 800ec06:	f7ff faa7 	bl	800e158 <quorem>
 800ec0a:	4649      	mov	r1, r9
 800ec0c:	4605      	mov	r5, r0
 800ec0e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ec12:	9804      	ldr	r0, [sp, #16]
 800ec14:	f000 fce8 	bl	800f5e8 <__mcmp>
 800ec18:	4632      	mov	r2, r6
 800ec1a:	9000      	str	r0, [sp, #0]
 800ec1c:	4639      	mov	r1, r7
 800ec1e:	4620      	mov	r0, r4
 800ec20:	f000 fcfc 	bl	800f61c <__mdiff>
 800ec24:	68c3      	ldr	r3, [r0, #12]
 800ec26:	4602      	mov	r2, r0
 800ec28:	bb03      	cbnz	r3, 800ec6c <_dtoa_r+0x9fc>
 800ec2a:	4601      	mov	r1, r0
 800ec2c:	9008      	str	r0, [sp, #32]
 800ec2e:	9804      	ldr	r0, [sp, #16]
 800ec30:	f000 fcda 	bl	800f5e8 <__mcmp>
 800ec34:	9a08      	ldr	r2, [sp, #32]
 800ec36:	4603      	mov	r3, r0
 800ec38:	4611      	mov	r1, r2
 800ec3a:	4620      	mov	r0, r4
 800ec3c:	9308      	str	r3, [sp, #32]
 800ec3e:	f000 faf1 	bl	800f224 <_Bfree>
 800ec42:	9b08      	ldr	r3, [sp, #32]
 800ec44:	b9a3      	cbnz	r3, 800ec70 <_dtoa_r+0xa00>
 800ec46:	9a06      	ldr	r2, [sp, #24]
 800ec48:	b992      	cbnz	r2, 800ec70 <_dtoa_r+0xa00>
 800ec4a:	9a07      	ldr	r2, [sp, #28]
 800ec4c:	b982      	cbnz	r2, 800ec70 <_dtoa_r+0xa00>
 800ec4e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ec52:	d029      	beq.n	800eca8 <_dtoa_r+0xa38>
 800ec54:	9b00      	ldr	r3, [sp, #0]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	dd01      	ble.n	800ec5e <_dtoa_r+0x9ee>
 800ec5a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800ec5e:	9b05      	ldr	r3, [sp, #20]
 800ec60:	1c5d      	adds	r5, r3, #1
 800ec62:	f883 8000 	strb.w	r8, [r3]
 800ec66:	e782      	b.n	800eb6e <_dtoa_r+0x8fe>
 800ec68:	4630      	mov	r0, r6
 800ec6a:	e7c2      	b.n	800ebf2 <_dtoa_r+0x982>
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	e7e3      	b.n	800ec38 <_dtoa_r+0x9c8>
 800ec70:	9a00      	ldr	r2, [sp, #0]
 800ec72:	2a00      	cmp	r2, #0
 800ec74:	db04      	blt.n	800ec80 <_dtoa_r+0xa10>
 800ec76:	d125      	bne.n	800ecc4 <_dtoa_r+0xa54>
 800ec78:	9a06      	ldr	r2, [sp, #24]
 800ec7a:	bb1a      	cbnz	r2, 800ecc4 <_dtoa_r+0xa54>
 800ec7c:	9a07      	ldr	r2, [sp, #28]
 800ec7e:	bb0a      	cbnz	r2, 800ecc4 <_dtoa_r+0xa54>
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	ddec      	ble.n	800ec5e <_dtoa_r+0x9ee>
 800ec84:	2201      	movs	r2, #1
 800ec86:	9904      	ldr	r1, [sp, #16]
 800ec88:	4620      	mov	r0, r4
 800ec8a:	f000 fc59 	bl	800f540 <__lshift>
 800ec8e:	4639      	mov	r1, r7
 800ec90:	9004      	str	r0, [sp, #16]
 800ec92:	f000 fca9 	bl	800f5e8 <__mcmp>
 800ec96:	2800      	cmp	r0, #0
 800ec98:	dc03      	bgt.n	800eca2 <_dtoa_r+0xa32>
 800ec9a:	d1e0      	bne.n	800ec5e <_dtoa_r+0x9ee>
 800ec9c:	f018 0f01 	tst.w	r8, #1
 800eca0:	d0dd      	beq.n	800ec5e <_dtoa_r+0x9ee>
 800eca2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800eca6:	d1d8      	bne.n	800ec5a <_dtoa_r+0x9ea>
 800eca8:	9b05      	ldr	r3, [sp, #20]
 800ecaa:	9a05      	ldr	r2, [sp, #20]
 800ecac:	1c5d      	adds	r5, r3, #1
 800ecae:	2339      	movs	r3, #57	; 0x39
 800ecb0:	7013      	strb	r3, [r2, #0]
 800ecb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ecb6:	2b39      	cmp	r3, #57	; 0x39
 800ecb8:	f105 32ff 	add.w	r2, r5, #4294967295
 800ecbc:	d04f      	beq.n	800ed5e <_dtoa_r+0xaee>
 800ecbe:	3301      	adds	r3, #1
 800ecc0:	7013      	strb	r3, [r2, #0]
 800ecc2:	e754      	b.n	800eb6e <_dtoa_r+0x8fe>
 800ecc4:	9a05      	ldr	r2, [sp, #20]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	f102 0501 	add.w	r5, r2, #1
 800eccc:	dd06      	ble.n	800ecdc <_dtoa_r+0xa6c>
 800ecce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ecd2:	d0e9      	beq.n	800eca8 <_dtoa_r+0xa38>
 800ecd4:	f108 0801 	add.w	r8, r8, #1
 800ecd8:	9b05      	ldr	r3, [sp, #20]
 800ecda:	e7c2      	b.n	800ec62 <_dtoa_r+0x9f2>
 800ecdc:	9a02      	ldr	r2, [sp, #8]
 800ecde:	f805 8c01 	strb.w	r8, [r5, #-1]
 800ece2:	eba5 030b 	sub.w	r3, r5, fp
 800ece6:	4293      	cmp	r3, r2
 800ece8:	d021      	beq.n	800ed2e <_dtoa_r+0xabe>
 800ecea:	2300      	movs	r3, #0
 800ecec:	220a      	movs	r2, #10
 800ecee:	9904      	ldr	r1, [sp, #16]
 800ecf0:	4620      	mov	r0, r4
 800ecf2:	f000 faae 	bl	800f252 <__multadd>
 800ecf6:	45b1      	cmp	r9, r6
 800ecf8:	9004      	str	r0, [sp, #16]
 800ecfa:	f04f 0300 	mov.w	r3, #0
 800ecfe:	f04f 020a 	mov.w	r2, #10
 800ed02:	4649      	mov	r1, r9
 800ed04:	4620      	mov	r0, r4
 800ed06:	d105      	bne.n	800ed14 <_dtoa_r+0xaa4>
 800ed08:	f000 faa3 	bl	800f252 <__multadd>
 800ed0c:	4681      	mov	r9, r0
 800ed0e:	4606      	mov	r6, r0
 800ed10:	9505      	str	r5, [sp, #20]
 800ed12:	e776      	b.n	800ec02 <_dtoa_r+0x992>
 800ed14:	f000 fa9d 	bl	800f252 <__multadd>
 800ed18:	4631      	mov	r1, r6
 800ed1a:	4681      	mov	r9, r0
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	220a      	movs	r2, #10
 800ed20:	4620      	mov	r0, r4
 800ed22:	f000 fa96 	bl	800f252 <__multadd>
 800ed26:	4606      	mov	r6, r0
 800ed28:	e7f2      	b.n	800ed10 <_dtoa_r+0xaa0>
 800ed2a:	f04f 0900 	mov.w	r9, #0
 800ed2e:	2201      	movs	r2, #1
 800ed30:	9904      	ldr	r1, [sp, #16]
 800ed32:	4620      	mov	r0, r4
 800ed34:	f000 fc04 	bl	800f540 <__lshift>
 800ed38:	4639      	mov	r1, r7
 800ed3a:	9004      	str	r0, [sp, #16]
 800ed3c:	f000 fc54 	bl	800f5e8 <__mcmp>
 800ed40:	2800      	cmp	r0, #0
 800ed42:	dcb6      	bgt.n	800ecb2 <_dtoa_r+0xa42>
 800ed44:	d102      	bne.n	800ed4c <_dtoa_r+0xadc>
 800ed46:	f018 0f01 	tst.w	r8, #1
 800ed4a:	d1b2      	bne.n	800ecb2 <_dtoa_r+0xa42>
 800ed4c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ed50:	2b30      	cmp	r3, #48	; 0x30
 800ed52:	f105 32ff 	add.w	r2, r5, #4294967295
 800ed56:	f47f af0a 	bne.w	800eb6e <_dtoa_r+0x8fe>
 800ed5a:	4615      	mov	r5, r2
 800ed5c:	e7f6      	b.n	800ed4c <_dtoa_r+0xadc>
 800ed5e:	4593      	cmp	fp, r2
 800ed60:	d105      	bne.n	800ed6e <_dtoa_r+0xafe>
 800ed62:	2331      	movs	r3, #49	; 0x31
 800ed64:	f10a 0a01 	add.w	sl, sl, #1
 800ed68:	f88b 3000 	strb.w	r3, [fp]
 800ed6c:	e6ff      	b.n	800eb6e <_dtoa_r+0x8fe>
 800ed6e:	4615      	mov	r5, r2
 800ed70:	e79f      	b.n	800ecb2 <_dtoa_r+0xa42>
 800ed72:	f8df b064 	ldr.w	fp, [pc, #100]	; 800edd8 <_dtoa_r+0xb68>
 800ed76:	e007      	b.n	800ed88 <_dtoa_r+0xb18>
 800ed78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ed7a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800eddc <_dtoa_r+0xb6c>
 800ed7e:	b11b      	cbz	r3, 800ed88 <_dtoa_r+0xb18>
 800ed80:	f10b 0308 	add.w	r3, fp, #8
 800ed84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ed86:	6013      	str	r3, [r2, #0]
 800ed88:	4658      	mov	r0, fp
 800ed8a:	b017      	add	sp, #92	; 0x5c
 800ed8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed90:	9b06      	ldr	r3, [sp, #24]
 800ed92:	2b01      	cmp	r3, #1
 800ed94:	f77f ae35 	ble.w	800ea02 <_dtoa_r+0x792>
 800ed98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ed9a:	9307      	str	r3, [sp, #28]
 800ed9c:	e649      	b.n	800ea32 <_dtoa_r+0x7c2>
 800ed9e:	9b02      	ldr	r3, [sp, #8]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	dc03      	bgt.n	800edac <_dtoa_r+0xb3c>
 800eda4:	9b06      	ldr	r3, [sp, #24]
 800eda6:	2b02      	cmp	r3, #2
 800eda8:	f73f aecc 	bgt.w	800eb44 <_dtoa_r+0x8d4>
 800edac:	465d      	mov	r5, fp
 800edae:	4639      	mov	r1, r7
 800edb0:	9804      	ldr	r0, [sp, #16]
 800edb2:	f7ff f9d1 	bl	800e158 <quorem>
 800edb6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800edba:	f805 8b01 	strb.w	r8, [r5], #1
 800edbe:	9a02      	ldr	r2, [sp, #8]
 800edc0:	eba5 030b 	sub.w	r3, r5, fp
 800edc4:	429a      	cmp	r2, r3
 800edc6:	ddb0      	ble.n	800ed2a <_dtoa_r+0xaba>
 800edc8:	2300      	movs	r3, #0
 800edca:	220a      	movs	r2, #10
 800edcc:	9904      	ldr	r1, [sp, #16]
 800edce:	4620      	mov	r0, r4
 800edd0:	f000 fa3f 	bl	800f252 <__multadd>
 800edd4:	9004      	str	r0, [sp, #16]
 800edd6:	e7ea      	b.n	800edae <_dtoa_r+0xb3e>
 800edd8:	08012fbc 	.word	0x08012fbc
 800eddc:	08012fe0 	.word	0x08012fe0

0800ede0 <__sflush_r>:
 800ede0:	898a      	ldrh	r2, [r1, #12]
 800ede2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ede6:	4605      	mov	r5, r0
 800ede8:	0710      	lsls	r0, r2, #28
 800edea:	460c      	mov	r4, r1
 800edec:	d458      	bmi.n	800eea0 <__sflush_r+0xc0>
 800edee:	684b      	ldr	r3, [r1, #4]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	dc05      	bgt.n	800ee00 <__sflush_r+0x20>
 800edf4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	dc02      	bgt.n	800ee00 <__sflush_r+0x20>
 800edfa:	2000      	movs	r0, #0
 800edfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ee02:	2e00      	cmp	r6, #0
 800ee04:	d0f9      	beq.n	800edfa <__sflush_r+0x1a>
 800ee06:	2300      	movs	r3, #0
 800ee08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ee0c:	682f      	ldr	r7, [r5, #0]
 800ee0e:	6a21      	ldr	r1, [r4, #32]
 800ee10:	602b      	str	r3, [r5, #0]
 800ee12:	d032      	beq.n	800ee7a <__sflush_r+0x9a>
 800ee14:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ee16:	89a3      	ldrh	r3, [r4, #12]
 800ee18:	075a      	lsls	r2, r3, #29
 800ee1a:	d505      	bpl.n	800ee28 <__sflush_r+0x48>
 800ee1c:	6863      	ldr	r3, [r4, #4]
 800ee1e:	1ac0      	subs	r0, r0, r3
 800ee20:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ee22:	b10b      	cbz	r3, 800ee28 <__sflush_r+0x48>
 800ee24:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ee26:	1ac0      	subs	r0, r0, r3
 800ee28:	2300      	movs	r3, #0
 800ee2a:	4602      	mov	r2, r0
 800ee2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ee2e:	6a21      	ldr	r1, [r4, #32]
 800ee30:	4628      	mov	r0, r5
 800ee32:	47b0      	blx	r6
 800ee34:	1c43      	adds	r3, r0, #1
 800ee36:	89a3      	ldrh	r3, [r4, #12]
 800ee38:	d106      	bne.n	800ee48 <__sflush_r+0x68>
 800ee3a:	6829      	ldr	r1, [r5, #0]
 800ee3c:	291d      	cmp	r1, #29
 800ee3e:	d848      	bhi.n	800eed2 <__sflush_r+0xf2>
 800ee40:	4a29      	ldr	r2, [pc, #164]	; (800eee8 <__sflush_r+0x108>)
 800ee42:	40ca      	lsrs	r2, r1
 800ee44:	07d6      	lsls	r6, r2, #31
 800ee46:	d544      	bpl.n	800eed2 <__sflush_r+0xf2>
 800ee48:	2200      	movs	r2, #0
 800ee4a:	6062      	str	r2, [r4, #4]
 800ee4c:	04d9      	lsls	r1, r3, #19
 800ee4e:	6922      	ldr	r2, [r4, #16]
 800ee50:	6022      	str	r2, [r4, #0]
 800ee52:	d504      	bpl.n	800ee5e <__sflush_r+0x7e>
 800ee54:	1c42      	adds	r2, r0, #1
 800ee56:	d101      	bne.n	800ee5c <__sflush_r+0x7c>
 800ee58:	682b      	ldr	r3, [r5, #0]
 800ee5a:	b903      	cbnz	r3, 800ee5e <__sflush_r+0x7e>
 800ee5c:	6560      	str	r0, [r4, #84]	; 0x54
 800ee5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ee60:	602f      	str	r7, [r5, #0]
 800ee62:	2900      	cmp	r1, #0
 800ee64:	d0c9      	beq.n	800edfa <__sflush_r+0x1a>
 800ee66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ee6a:	4299      	cmp	r1, r3
 800ee6c:	d002      	beq.n	800ee74 <__sflush_r+0x94>
 800ee6e:	4628      	mov	r0, r5
 800ee70:	f7fe fb22 	bl	800d4b8 <_free_r>
 800ee74:	2000      	movs	r0, #0
 800ee76:	6360      	str	r0, [r4, #52]	; 0x34
 800ee78:	e7c0      	b.n	800edfc <__sflush_r+0x1c>
 800ee7a:	2301      	movs	r3, #1
 800ee7c:	4628      	mov	r0, r5
 800ee7e:	47b0      	blx	r6
 800ee80:	1c41      	adds	r1, r0, #1
 800ee82:	d1c8      	bne.n	800ee16 <__sflush_r+0x36>
 800ee84:	682b      	ldr	r3, [r5, #0]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d0c5      	beq.n	800ee16 <__sflush_r+0x36>
 800ee8a:	2b1d      	cmp	r3, #29
 800ee8c:	d001      	beq.n	800ee92 <__sflush_r+0xb2>
 800ee8e:	2b16      	cmp	r3, #22
 800ee90:	d101      	bne.n	800ee96 <__sflush_r+0xb6>
 800ee92:	602f      	str	r7, [r5, #0]
 800ee94:	e7b1      	b.n	800edfa <__sflush_r+0x1a>
 800ee96:	89a3      	ldrh	r3, [r4, #12]
 800ee98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee9c:	81a3      	strh	r3, [r4, #12]
 800ee9e:	e7ad      	b.n	800edfc <__sflush_r+0x1c>
 800eea0:	690f      	ldr	r7, [r1, #16]
 800eea2:	2f00      	cmp	r7, #0
 800eea4:	d0a9      	beq.n	800edfa <__sflush_r+0x1a>
 800eea6:	0793      	lsls	r3, r2, #30
 800eea8:	680e      	ldr	r6, [r1, #0]
 800eeaa:	bf08      	it	eq
 800eeac:	694b      	ldreq	r3, [r1, #20]
 800eeae:	600f      	str	r7, [r1, #0]
 800eeb0:	bf18      	it	ne
 800eeb2:	2300      	movne	r3, #0
 800eeb4:	eba6 0807 	sub.w	r8, r6, r7
 800eeb8:	608b      	str	r3, [r1, #8]
 800eeba:	f1b8 0f00 	cmp.w	r8, #0
 800eebe:	dd9c      	ble.n	800edfa <__sflush_r+0x1a>
 800eec0:	4643      	mov	r3, r8
 800eec2:	463a      	mov	r2, r7
 800eec4:	6a21      	ldr	r1, [r4, #32]
 800eec6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800eec8:	4628      	mov	r0, r5
 800eeca:	47b0      	blx	r6
 800eecc:	2800      	cmp	r0, #0
 800eece:	dc06      	bgt.n	800eede <__sflush_r+0xfe>
 800eed0:	89a3      	ldrh	r3, [r4, #12]
 800eed2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eed6:	81a3      	strh	r3, [r4, #12]
 800eed8:	f04f 30ff 	mov.w	r0, #4294967295
 800eedc:	e78e      	b.n	800edfc <__sflush_r+0x1c>
 800eede:	4407      	add	r7, r0
 800eee0:	eba8 0800 	sub.w	r8, r8, r0
 800eee4:	e7e9      	b.n	800eeba <__sflush_r+0xda>
 800eee6:	bf00      	nop
 800eee8:	20400001 	.word	0x20400001

0800eeec <_fflush_r>:
 800eeec:	b538      	push	{r3, r4, r5, lr}
 800eeee:	690b      	ldr	r3, [r1, #16]
 800eef0:	4605      	mov	r5, r0
 800eef2:	460c      	mov	r4, r1
 800eef4:	b1db      	cbz	r3, 800ef2e <_fflush_r+0x42>
 800eef6:	b118      	cbz	r0, 800ef00 <_fflush_r+0x14>
 800eef8:	6983      	ldr	r3, [r0, #24]
 800eefa:	b90b      	cbnz	r3, 800ef00 <_fflush_r+0x14>
 800eefc:	f000 f860 	bl	800efc0 <__sinit>
 800ef00:	4b0c      	ldr	r3, [pc, #48]	; (800ef34 <_fflush_r+0x48>)
 800ef02:	429c      	cmp	r4, r3
 800ef04:	d109      	bne.n	800ef1a <_fflush_r+0x2e>
 800ef06:	686c      	ldr	r4, [r5, #4]
 800ef08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef0c:	b17b      	cbz	r3, 800ef2e <_fflush_r+0x42>
 800ef0e:	4621      	mov	r1, r4
 800ef10:	4628      	mov	r0, r5
 800ef12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef16:	f7ff bf63 	b.w	800ede0 <__sflush_r>
 800ef1a:	4b07      	ldr	r3, [pc, #28]	; (800ef38 <_fflush_r+0x4c>)
 800ef1c:	429c      	cmp	r4, r3
 800ef1e:	d101      	bne.n	800ef24 <_fflush_r+0x38>
 800ef20:	68ac      	ldr	r4, [r5, #8]
 800ef22:	e7f1      	b.n	800ef08 <_fflush_r+0x1c>
 800ef24:	4b05      	ldr	r3, [pc, #20]	; (800ef3c <_fflush_r+0x50>)
 800ef26:	429c      	cmp	r4, r3
 800ef28:	bf08      	it	eq
 800ef2a:	68ec      	ldreq	r4, [r5, #12]
 800ef2c:	e7ec      	b.n	800ef08 <_fflush_r+0x1c>
 800ef2e:	2000      	movs	r0, #0
 800ef30:	bd38      	pop	{r3, r4, r5, pc}
 800ef32:	bf00      	nop
 800ef34:	08013010 	.word	0x08013010
 800ef38:	08013030 	.word	0x08013030
 800ef3c:	08012ff0 	.word	0x08012ff0

0800ef40 <std>:
 800ef40:	2300      	movs	r3, #0
 800ef42:	b510      	push	{r4, lr}
 800ef44:	4604      	mov	r4, r0
 800ef46:	e9c0 3300 	strd	r3, r3, [r0]
 800ef4a:	6083      	str	r3, [r0, #8]
 800ef4c:	8181      	strh	r1, [r0, #12]
 800ef4e:	6643      	str	r3, [r0, #100]	; 0x64
 800ef50:	81c2      	strh	r2, [r0, #14]
 800ef52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ef56:	6183      	str	r3, [r0, #24]
 800ef58:	4619      	mov	r1, r3
 800ef5a:	2208      	movs	r2, #8
 800ef5c:	305c      	adds	r0, #92	; 0x5c
 800ef5e:	f7fe faa2 	bl	800d4a6 <memset>
 800ef62:	4b05      	ldr	r3, [pc, #20]	; (800ef78 <std+0x38>)
 800ef64:	6263      	str	r3, [r4, #36]	; 0x24
 800ef66:	4b05      	ldr	r3, [pc, #20]	; (800ef7c <std+0x3c>)
 800ef68:	62a3      	str	r3, [r4, #40]	; 0x28
 800ef6a:	4b05      	ldr	r3, [pc, #20]	; (800ef80 <std+0x40>)
 800ef6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ef6e:	4b05      	ldr	r3, [pc, #20]	; (800ef84 <std+0x44>)
 800ef70:	6224      	str	r4, [r4, #32]
 800ef72:	6323      	str	r3, [r4, #48]	; 0x30
 800ef74:	bd10      	pop	{r4, pc}
 800ef76:	bf00      	nop
 800ef78:	0800fa11 	.word	0x0800fa11
 800ef7c:	0800fa33 	.word	0x0800fa33
 800ef80:	0800fa6b 	.word	0x0800fa6b
 800ef84:	0800fa8f 	.word	0x0800fa8f

0800ef88 <_cleanup_r>:
 800ef88:	4901      	ldr	r1, [pc, #4]	; (800ef90 <_cleanup_r+0x8>)
 800ef8a:	f000 b885 	b.w	800f098 <_fwalk_reent>
 800ef8e:	bf00      	nop
 800ef90:	0800eeed 	.word	0x0800eeed

0800ef94 <__sfmoreglue>:
 800ef94:	b570      	push	{r4, r5, r6, lr}
 800ef96:	1e4a      	subs	r2, r1, #1
 800ef98:	2568      	movs	r5, #104	; 0x68
 800ef9a:	4355      	muls	r5, r2
 800ef9c:	460e      	mov	r6, r1
 800ef9e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800efa2:	f7fe fad7 	bl	800d554 <_malloc_r>
 800efa6:	4604      	mov	r4, r0
 800efa8:	b140      	cbz	r0, 800efbc <__sfmoreglue+0x28>
 800efaa:	2100      	movs	r1, #0
 800efac:	e9c0 1600 	strd	r1, r6, [r0]
 800efb0:	300c      	adds	r0, #12
 800efb2:	60a0      	str	r0, [r4, #8]
 800efb4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800efb8:	f7fe fa75 	bl	800d4a6 <memset>
 800efbc:	4620      	mov	r0, r4
 800efbe:	bd70      	pop	{r4, r5, r6, pc}

0800efc0 <__sinit>:
 800efc0:	6983      	ldr	r3, [r0, #24]
 800efc2:	b510      	push	{r4, lr}
 800efc4:	4604      	mov	r4, r0
 800efc6:	bb33      	cbnz	r3, 800f016 <__sinit+0x56>
 800efc8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800efcc:	6503      	str	r3, [r0, #80]	; 0x50
 800efce:	4b12      	ldr	r3, [pc, #72]	; (800f018 <__sinit+0x58>)
 800efd0:	4a12      	ldr	r2, [pc, #72]	; (800f01c <__sinit+0x5c>)
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	6282      	str	r2, [r0, #40]	; 0x28
 800efd6:	4298      	cmp	r0, r3
 800efd8:	bf04      	itt	eq
 800efda:	2301      	moveq	r3, #1
 800efdc:	6183      	streq	r3, [r0, #24]
 800efde:	f000 f81f 	bl	800f020 <__sfp>
 800efe2:	6060      	str	r0, [r4, #4]
 800efe4:	4620      	mov	r0, r4
 800efe6:	f000 f81b 	bl	800f020 <__sfp>
 800efea:	60a0      	str	r0, [r4, #8]
 800efec:	4620      	mov	r0, r4
 800efee:	f000 f817 	bl	800f020 <__sfp>
 800eff2:	2200      	movs	r2, #0
 800eff4:	60e0      	str	r0, [r4, #12]
 800eff6:	2104      	movs	r1, #4
 800eff8:	6860      	ldr	r0, [r4, #4]
 800effa:	f7ff ffa1 	bl	800ef40 <std>
 800effe:	2201      	movs	r2, #1
 800f000:	2109      	movs	r1, #9
 800f002:	68a0      	ldr	r0, [r4, #8]
 800f004:	f7ff ff9c 	bl	800ef40 <std>
 800f008:	2202      	movs	r2, #2
 800f00a:	2112      	movs	r1, #18
 800f00c:	68e0      	ldr	r0, [r4, #12]
 800f00e:	f7ff ff97 	bl	800ef40 <std>
 800f012:	2301      	movs	r3, #1
 800f014:	61a3      	str	r3, [r4, #24]
 800f016:	bd10      	pop	{r4, pc}
 800f018:	08012fa8 	.word	0x08012fa8
 800f01c:	0800ef89 	.word	0x0800ef89

0800f020 <__sfp>:
 800f020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f022:	4b1b      	ldr	r3, [pc, #108]	; (800f090 <__sfp+0x70>)
 800f024:	681e      	ldr	r6, [r3, #0]
 800f026:	69b3      	ldr	r3, [r6, #24]
 800f028:	4607      	mov	r7, r0
 800f02a:	b913      	cbnz	r3, 800f032 <__sfp+0x12>
 800f02c:	4630      	mov	r0, r6
 800f02e:	f7ff ffc7 	bl	800efc0 <__sinit>
 800f032:	3648      	adds	r6, #72	; 0x48
 800f034:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f038:	3b01      	subs	r3, #1
 800f03a:	d503      	bpl.n	800f044 <__sfp+0x24>
 800f03c:	6833      	ldr	r3, [r6, #0]
 800f03e:	b133      	cbz	r3, 800f04e <__sfp+0x2e>
 800f040:	6836      	ldr	r6, [r6, #0]
 800f042:	e7f7      	b.n	800f034 <__sfp+0x14>
 800f044:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f048:	b16d      	cbz	r5, 800f066 <__sfp+0x46>
 800f04a:	3468      	adds	r4, #104	; 0x68
 800f04c:	e7f4      	b.n	800f038 <__sfp+0x18>
 800f04e:	2104      	movs	r1, #4
 800f050:	4638      	mov	r0, r7
 800f052:	f7ff ff9f 	bl	800ef94 <__sfmoreglue>
 800f056:	6030      	str	r0, [r6, #0]
 800f058:	2800      	cmp	r0, #0
 800f05a:	d1f1      	bne.n	800f040 <__sfp+0x20>
 800f05c:	230c      	movs	r3, #12
 800f05e:	603b      	str	r3, [r7, #0]
 800f060:	4604      	mov	r4, r0
 800f062:	4620      	mov	r0, r4
 800f064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f066:	4b0b      	ldr	r3, [pc, #44]	; (800f094 <__sfp+0x74>)
 800f068:	6665      	str	r5, [r4, #100]	; 0x64
 800f06a:	e9c4 5500 	strd	r5, r5, [r4]
 800f06e:	60a5      	str	r5, [r4, #8]
 800f070:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f074:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800f078:	2208      	movs	r2, #8
 800f07a:	4629      	mov	r1, r5
 800f07c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f080:	f7fe fa11 	bl	800d4a6 <memset>
 800f084:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f088:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f08c:	e7e9      	b.n	800f062 <__sfp+0x42>
 800f08e:	bf00      	nop
 800f090:	08012fa8 	.word	0x08012fa8
 800f094:	ffff0001 	.word	0xffff0001

0800f098 <_fwalk_reent>:
 800f098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f09c:	4680      	mov	r8, r0
 800f09e:	4689      	mov	r9, r1
 800f0a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f0a4:	2600      	movs	r6, #0
 800f0a6:	b914      	cbnz	r4, 800f0ae <_fwalk_reent+0x16>
 800f0a8:	4630      	mov	r0, r6
 800f0aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0ae:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800f0b2:	3f01      	subs	r7, #1
 800f0b4:	d501      	bpl.n	800f0ba <_fwalk_reent+0x22>
 800f0b6:	6824      	ldr	r4, [r4, #0]
 800f0b8:	e7f5      	b.n	800f0a6 <_fwalk_reent+0xe>
 800f0ba:	89ab      	ldrh	r3, [r5, #12]
 800f0bc:	2b01      	cmp	r3, #1
 800f0be:	d907      	bls.n	800f0d0 <_fwalk_reent+0x38>
 800f0c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f0c4:	3301      	adds	r3, #1
 800f0c6:	d003      	beq.n	800f0d0 <_fwalk_reent+0x38>
 800f0c8:	4629      	mov	r1, r5
 800f0ca:	4640      	mov	r0, r8
 800f0cc:	47c8      	blx	r9
 800f0ce:	4306      	orrs	r6, r0
 800f0d0:	3568      	adds	r5, #104	; 0x68
 800f0d2:	e7ee      	b.n	800f0b2 <_fwalk_reent+0x1a>

0800f0d4 <_localeconv_r>:
 800f0d4:	4b04      	ldr	r3, [pc, #16]	; (800f0e8 <_localeconv_r+0x14>)
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	6a18      	ldr	r0, [r3, #32]
 800f0da:	4b04      	ldr	r3, [pc, #16]	; (800f0ec <_localeconv_r+0x18>)
 800f0dc:	2800      	cmp	r0, #0
 800f0de:	bf08      	it	eq
 800f0e0:	4618      	moveq	r0, r3
 800f0e2:	30f0      	adds	r0, #240	; 0xf0
 800f0e4:	4770      	bx	lr
 800f0e6:	bf00      	nop
 800f0e8:	20000620 	.word	0x20000620
 800f0ec:	20000684 	.word	0x20000684

0800f0f0 <__swhatbuf_r>:
 800f0f0:	b570      	push	{r4, r5, r6, lr}
 800f0f2:	460e      	mov	r6, r1
 800f0f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0f8:	2900      	cmp	r1, #0
 800f0fa:	b096      	sub	sp, #88	; 0x58
 800f0fc:	4614      	mov	r4, r2
 800f0fe:	461d      	mov	r5, r3
 800f100:	da07      	bge.n	800f112 <__swhatbuf_r+0x22>
 800f102:	2300      	movs	r3, #0
 800f104:	602b      	str	r3, [r5, #0]
 800f106:	89b3      	ldrh	r3, [r6, #12]
 800f108:	061a      	lsls	r2, r3, #24
 800f10a:	d410      	bmi.n	800f12e <__swhatbuf_r+0x3e>
 800f10c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f110:	e00e      	b.n	800f130 <__swhatbuf_r+0x40>
 800f112:	466a      	mov	r2, sp
 800f114:	f000 fce2 	bl	800fadc <_fstat_r>
 800f118:	2800      	cmp	r0, #0
 800f11a:	dbf2      	blt.n	800f102 <__swhatbuf_r+0x12>
 800f11c:	9a01      	ldr	r2, [sp, #4]
 800f11e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f122:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f126:	425a      	negs	r2, r3
 800f128:	415a      	adcs	r2, r3
 800f12a:	602a      	str	r2, [r5, #0]
 800f12c:	e7ee      	b.n	800f10c <__swhatbuf_r+0x1c>
 800f12e:	2340      	movs	r3, #64	; 0x40
 800f130:	2000      	movs	r0, #0
 800f132:	6023      	str	r3, [r4, #0]
 800f134:	b016      	add	sp, #88	; 0x58
 800f136:	bd70      	pop	{r4, r5, r6, pc}

0800f138 <__smakebuf_r>:
 800f138:	898b      	ldrh	r3, [r1, #12]
 800f13a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f13c:	079d      	lsls	r5, r3, #30
 800f13e:	4606      	mov	r6, r0
 800f140:	460c      	mov	r4, r1
 800f142:	d507      	bpl.n	800f154 <__smakebuf_r+0x1c>
 800f144:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f148:	6023      	str	r3, [r4, #0]
 800f14a:	6123      	str	r3, [r4, #16]
 800f14c:	2301      	movs	r3, #1
 800f14e:	6163      	str	r3, [r4, #20]
 800f150:	b002      	add	sp, #8
 800f152:	bd70      	pop	{r4, r5, r6, pc}
 800f154:	ab01      	add	r3, sp, #4
 800f156:	466a      	mov	r2, sp
 800f158:	f7ff ffca 	bl	800f0f0 <__swhatbuf_r>
 800f15c:	9900      	ldr	r1, [sp, #0]
 800f15e:	4605      	mov	r5, r0
 800f160:	4630      	mov	r0, r6
 800f162:	f7fe f9f7 	bl	800d554 <_malloc_r>
 800f166:	b948      	cbnz	r0, 800f17c <__smakebuf_r+0x44>
 800f168:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f16c:	059a      	lsls	r2, r3, #22
 800f16e:	d4ef      	bmi.n	800f150 <__smakebuf_r+0x18>
 800f170:	f023 0303 	bic.w	r3, r3, #3
 800f174:	f043 0302 	orr.w	r3, r3, #2
 800f178:	81a3      	strh	r3, [r4, #12]
 800f17a:	e7e3      	b.n	800f144 <__smakebuf_r+0xc>
 800f17c:	4b0d      	ldr	r3, [pc, #52]	; (800f1b4 <__smakebuf_r+0x7c>)
 800f17e:	62b3      	str	r3, [r6, #40]	; 0x28
 800f180:	89a3      	ldrh	r3, [r4, #12]
 800f182:	6020      	str	r0, [r4, #0]
 800f184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f188:	81a3      	strh	r3, [r4, #12]
 800f18a:	9b00      	ldr	r3, [sp, #0]
 800f18c:	6163      	str	r3, [r4, #20]
 800f18e:	9b01      	ldr	r3, [sp, #4]
 800f190:	6120      	str	r0, [r4, #16]
 800f192:	b15b      	cbz	r3, 800f1ac <__smakebuf_r+0x74>
 800f194:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f198:	4630      	mov	r0, r6
 800f19a:	f000 fcb1 	bl	800fb00 <_isatty_r>
 800f19e:	b128      	cbz	r0, 800f1ac <__smakebuf_r+0x74>
 800f1a0:	89a3      	ldrh	r3, [r4, #12]
 800f1a2:	f023 0303 	bic.w	r3, r3, #3
 800f1a6:	f043 0301 	orr.w	r3, r3, #1
 800f1aa:	81a3      	strh	r3, [r4, #12]
 800f1ac:	89a3      	ldrh	r3, [r4, #12]
 800f1ae:	431d      	orrs	r5, r3
 800f1b0:	81a5      	strh	r5, [r4, #12]
 800f1b2:	e7cd      	b.n	800f150 <__smakebuf_r+0x18>
 800f1b4:	0800ef89 	.word	0x0800ef89

0800f1b8 <__malloc_lock>:
 800f1b8:	4770      	bx	lr

0800f1ba <__malloc_unlock>:
 800f1ba:	4770      	bx	lr

0800f1bc <_Balloc>:
 800f1bc:	b570      	push	{r4, r5, r6, lr}
 800f1be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f1c0:	4604      	mov	r4, r0
 800f1c2:	460e      	mov	r6, r1
 800f1c4:	b93d      	cbnz	r5, 800f1d6 <_Balloc+0x1a>
 800f1c6:	2010      	movs	r0, #16
 800f1c8:	f7fe f95a 	bl	800d480 <malloc>
 800f1cc:	6260      	str	r0, [r4, #36]	; 0x24
 800f1ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f1d2:	6005      	str	r5, [r0, #0]
 800f1d4:	60c5      	str	r5, [r0, #12]
 800f1d6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f1d8:	68eb      	ldr	r3, [r5, #12]
 800f1da:	b183      	cbz	r3, 800f1fe <_Balloc+0x42>
 800f1dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f1de:	68db      	ldr	r3, [r3, #12]
 800f1e0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f1e4:	b9b8      	cbnz	r0, 800f216 <_Balloc+0x5a>
 800f1e6:	2101      	movs	r1, #1
 800f1e8:	fa01 f506 	lsl.w	r5, r1, r6
 800f1ec:	1d6a      	adds	r2, r5, #5
 800f1ee:	0092      	lsls	r2, r2, #2
 800f1f0:	4620      	mov	r0, r4
 800f1f2:	f000 fabf 	bl	800f774 <_calloc_r>
 800f1f6:	b160      	cbz	r0, 800f212 <_Balloc+0x56>
 800f1f8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800f1fc:	e00e      	b.n	800f21c <_Balloc+0x60>
 800f1fe:	2221      	movs	r2, #33	; 0x21
 800f200:	2104      	movs	r1, #4
 800f202:	4620      	mov	r0, r4
 800f204:	f000 fab6 	bl	800f774 <_calloc_r>
 800f208:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f20a:	60e8      	str	r0, [r5, #12]
 800f20c:	68db      	ldr	r3, [r3, #12]
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d1e4      	bne.n	800f1dc <_Balloc+0x20>
 800f212:	2000      	movs	r0, #0
 800f214:	bd70      	pop	{r4, r5, r6, pc}
 800f216:	6802      	ldr	r2, [r0, #0]
 800f218:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800f21c:	2300      	movs	r3, #0
 800f21e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f222:	e7f7      	b.n	800f214 <_Balloc+0x58>

0800f224 <_Bfree>:
 800f224:	b570      	push	{r4, r5, r6, lr}
 800f226:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f228:	4606      	mov	r6, r0
 800f22a:	460d      	mov	r5, r1
 800f22c:	b93c      	cbnz	r4, 800f23e <_Bfree+0x1a>
 800f22e:	2010      	movs	r0, #16
 800f230:	f7fe f926 	bl	800d480 <malloc>
 800f234:	6270      	str	r0, [r6, #36]	; 0x24
 800f236:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f23a:	6004      	str	r4, [r0, #0]
 800f23c:	60c4      	str	r4, [r0, #12]
 800f23e:	b13d      	cbz	r5, 800f250 <_Bfree+0x2c>
 800f240:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f242:	686a      	ldr	r2, [r5, #4]
 800f244:	68db      	ldr	r3, [r3, #12]
 800f246:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f24a:	6029      	str	r1, [r5, #0]
 800f24c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800f250:	bd70      	pop	{r4, r5, r6, pc}

0800f252 <__multadd>:
 800f252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f256:	690d      	ldr	r5, [r1, #16]
 800f258:	461f      	mov	r7, r3
 800f25a:	4606      	mov	r6, r0
 800f25c:	460c      	mov	r4, r1
 800f25e:	f101 0c14 	add.w	ip, r1, #20
 800f262:	2300      	movs	r3, #0
 800f264:	f8dc 0000 	ldr.w	r0, [ip]
 800f268:	b281      	uxth	r1, r0
 800f26a:	fb02 7101 	mla	r1, r2, r1, r7
 800f26e:	0c0f      	lsrs	r7, r1, #16
 800f270:	0c00      	lsrs	r0, r0, #16
 800f272:	fb02 7000 	mla	r0, r2, r0, r7
 800f276:	b289      	uxth	r1, r1
 800f278:	3301      	adds	r3, #1
 800f27a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f27e:	429d      	cmp	r5, r3
 800f280:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800f284:	f84c 1b04 	str.w	r1, [ip], #4
 800f288:	dcec      	bgt.n	800f264 <__multadd+0x12>
 800f28a:	b1d7      	cbz	r7, 800f2c2 <__multadd+0x70>
 800f28c:	68a3      	ldr	r3, [r4, #8]
 800f28e:	42ab      	cmp	r3, r5
 800f290:	dc12      	bgt.n	800f2b8 <__multadd+0x66>
 800f292:	6861      	ldr	r1, [r4, #4]
 800f294:	4630      	mov	r0, r6
 800f296:	3101      	adds	r1, #1
 800f298:	f7ff ff90 	bl	800f1bc <_Balloc>
 800f29c:	6922      	ldr	r2, [r4, #16]
 800f29e:	3202      	adds	r2, #2
 800f2a0:	f104 010c 	add.w	r1, r4, #12
 800f2a4:	4680      	mov	r8, r0
 800f2a6:	0092      	lsls	r2, r2, #2
 800f2a8:	300c      	adds	r0, #12
 800f2aa:	f7fe f8f1 	bl	800d490 <memcpy>
 800f2ae:	4621      	mov	r1, r4
 800f2b0:	4630      	mov	r0, r6
 800f2b2:	f7ff ffb7 	bl	800f224 <_Bfree>
 800f2b6:	4644      	mov	r4, r8
 800f2b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f2bc:	3501      	adds	r5, #1
 800f2be:	615f      	str	r7, [r3, #20]
 800f2c0:	6125      	str	r5, [r4, #16]
 800f2c2:	4620      	mov	r0, r4
 800f2c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f2c8 <__hi0bits>:
 800f2c8:	0c02      	lsrs	r2, r0, #16
 800f2ca:	0412      	lsls	r2, r2, #16
 800f2cc:	4603      	mov	r3, r0
 800f2ce:	b9b2      	cbnz	r2, 800f2fe <__hi0bits+0x36>
 800f2d0:	0403      	lsls	r3, r0, #16
 800f2d2:	2010      	movs	r0, #16
 800f2d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f2d8:	bf04      	itt	eq
 800f2da:	021b      	lsleq	r3, r3, #8
 800f2dc:	3008      	addeq	r0, #8
 800f2de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f2e2:	bf04      	itt	eq
 800f2e4:	011b      	lsleq	r3, r3, #4
 800f2e6:	3004      	addeq	r0, #4
 800f2e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f2ec:	bf04      	itt	eq
 800f2ee:	009b      	lsleq	r3, r3, #2
 800f2f0:	3002      	addeq	r0, #2
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	db06      	blt.n	800f304 <__hi0bits+0x3c>
 800f2f6:	005b      	lsls	r3, r3, #1
 800f2f8:	d503      	bpl.n	800f302 <__hi0bits+0x3a>
 800f2fa:	3001      	adds	r0, #1
 800f2fc:	4770      	bx	lr
 800f2fe:	2000      	movs	r0, #0
 800f300:	e7e8      	b.n	800f2d4 <__hi0bits+0xc>
 800f302:	2020      	movs	r0, #32
 800f304:	4770      	bx	lr

0800f306 <__lo0bits>:
 800f306:	6803      	ldr	r3, [r0, #0]
 800f308:	f013 0207 	ands.w	r2, r3, #7
 800f30c:	4601      	mov	r1, r0
 800f30e:	d00b      	beq.n	800f328 <__lo0bits+0x22>
 800f310:	07da      	lsls	r2, r3, #31
 800f312:	d423      	bmi.n	800f35c <__lo0bits+0x56>
 800f314:	0798      	lsls	r0, r3, #30
 800f316:	bf49      	itett	mi
 800f318:	085b      	lsrmi	r3, r3, #1
 800f31a:	089b      	lsrpl	r3, r3, #2
 800f31c:	2001      	movmi	r0, #1
 800f31e:	600b      	strmi	r3, [r1, #0]
 800f320:	bf5c      	itt	pl
 800f322:	600b      	strpl	r3, [r1, #0]
 800f324:	2002      	movpl	r0, #2
 800f326:	4770      	bx	lr
 800f328:	b298      	uxth	r0, r3
 800f32a:	b9a8      	cbnz	r0, 800f358 <__lo0bits+0x52>
 800f32c:	0c1b      	lsrs	r3, r3, #16
 800f32e:	2010      	movs	r0, #16
 800f330:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f334:	bf04      	itt	eq
 800f336:	0a1b      	lsreq	r3, r3, #8
 800f338:	3008      	addeq	r0, #8
 800f33a:	071a      	lsls	r2, r3, #28
 800f33c:	bf04      	itt	eq
 800f33e:	091b      	lsreq	r3, r3, #4
 800f340:	3004      	addeq	r0, #4
 800f342:	079a      	lsls	r2, r3, #30
 800f344:	bf04      	itt	eq
 800f346:	089b      	lsreq	r3, r3, #2
 800f348:	3002      	addeq	r0, #2
 800f34a:	07da      	lsls	r2, r3, #31
 800f34c:	d402      	bmi.n	800f354 <__lo0bits+0x4e>
 800f34e:	085b      	lsrs	r3, r3, #1
 800f350:	d006      	beq.n	800f360 <__lo0bits+0x5a>
 800f352:	3001      	adds	r0, #1
 800f354:	600b      	str	r3, [r1, #0]
 800f356:	4770      	bx	lr
 800f358:	4610      	mov	r0, r2
 800f35a:	e7e9      	b.n	800f330 <__lo0bits+0x2a>
 800f35c:	2000      	movs	r0, #0
 800f35e:	4770      	bx	lr
 800f360:	2020      	movs	r0, #32
 800f362:	4770      	bx	lr

0800f364 <__i2b>:
 800f364:	b510      	push	{r4, lr}
 800f366:	460c      	mov	r4, r1
 800f368:	2101      	movs	r1, #1
 800f36a:	f7ff ff27 	bl	800f1bc <_Balloc>
 800f36e:	2201      	movs	r2, #1
 800f370:	6144      	str	r4, [r0, #20]
 800f372:	6102      	str	r2, [r0, #16]
 800f374:	bd10      	pop	{r4, pc}

0800f376 <__multiply>:
 800f376:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f37a:	4614      	mov	r4, r2
 800f37c:	690a      	ldr	r2, [r1, #16]
 800f37e:	6923      	ldr	r3, [r4, #16]
 800f380:	429a      	cmp	r2, r3
 800f382:	bfb8      	it	lt
 800f384:	460b      	movlt	r3, r1
 800f386:	4688      	mov	r8, r1
 800f388:	bfbc      	itt	lt
 800f38a:	46a0      	movlt	r8, r4
 800f38c:	461c      	movlt	r4, r3
 800f38e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f392:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f396:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f39a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f39e:	eb07 0609 	add.w	r6, r7, r9
 800f3a2:	42b3      	cmp	r3, r6
 800f3a4:	bfb8      	it	lt
 800f3a6:	3101      	addlt	r1, #1
 800f3a8:	f7ff ff08 	bl	800f1bc <_Balloc>
 800f3ac:	f100 0514 	add.w	r5, r0, #20
 800f3b0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800f3b4:	462b      	mov	r3, r5
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	4573      	cmp	r3, lr
 800f3ba:	d316      	bcc.n	800f3ea <__multiply+0x74>
 800f3bc:	f104 0214 	add.w	r2, r4, #20
 800f3c0:	f108 0114 	add.w	r1, r8, #20
 800f3c4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800f3c8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800f3cc:	9300      	str	r3, [sp, #0]
 800f3ce:	9b00      	ldr	r3, [sp, #0]
 800f3d0:	9201      	str	r2, [sp, #4]
 800f3d2:	4293      	cmp	r3, r2
 800f3d4:	d80c      	bhi.n	800f3f0 <__multiply+0x7a>
 800f3d6:	2e00      	cmp	r6, #0
 800f3d8:	dd03      	ble.n	800f3e2 <__multiply+0x6c>
 800f3da:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d05d      	beq.n	800f49e <__multiply+0x128>
 800f3e2:	6106      	str	r6, [r0, #16]
 800f3e4:	b003      	add	sp, #12
 800f3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3ea:	f843 2b04 	str.w	r2, [r3], #4
 800f3ee:	e7e3      	b.n	800f3b8 <__multiply+0x42>
 800f3f0:	f8b2 b000 	ldrh.w	fp, [r2]
 800f3f4:	f1bb 0f00 	cmp.w	fp, #0
 800f3f8:	d023      	beq.n	800f442 <__multiply+0xcc>
 800f3fa:	4689      	mov	r9, r1
 800f3fc:	46ac      	mov	ip, r5
 800f3fe:	f04f 0800 	mov.w	r8, #0
 800f402:	f859 4b04 	ldr.w	r4, [r9], #4
 800f406:	f8dc a000 	ldr.w	sl, [ip]
 800f40a:	b2a3      	uxth	r3, r4
 800f40c:	fa1f fa8a 	uxth.w	sl, sl
 800f410:	fb0b a303 	mla	r3, fp, r3, sl
 800f414:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f418:	f8dc 4000 	ldr.w	r4, [ip]
 800f41c:	4443      	add	r3, r8
 800f41e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f422:	fb0b 840a 	mla	r4, fp, sl, r8
 800f426:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800f42a:	46e2      	mov	sl, ip
 800f42c:	b29b      	uxth	r3, r3
 800f42e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f432:	454f      	cmp	r7, r9
 800f434:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f438:	f84a 3b04 	str.w	r3, [sl], #4
 800f43c:	d82b      	bhi.n	800f496 <__multiply+0x120>
 800f43e:	f8cc 8004 	str.w	r8, [ip, #4]
 800f442:	9b01      	ldr	r3, [sp, #4]
 800f444:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800f448:	3204      	adds	r2, #4
 800f44a:	f1ba 0f00 	cmp.w	sl, #0
 800f44e:	d020      	beq.n	800f492 <__multiply+0x11c>
 800f450:	682b      	ldr	r3, [r5, #0]
 800f452:	4689      	mov	r9, r1
 800f454:	46a8      	mov	r8, r5
 800f456:	f04f 0b00 	mov.w	fp, #0
 800f45a:	f8b9 c000 	ldrh.w	ip, [r9]
 800f45e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800f462:	fb0a 440c 	mla	r4, sl, ip, r4
 800f466:	445c      	add	r4, fp
 800f468:	46c4      	mov	ip, r8
 800f46a:	b29b      	uxth	r3, r3
 800f46c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f470:	f84c 3b04 	str.w	r3, [ip], #4
 800f474:	f859 3b04 	ldr.w	r3, [r9], #4
 800f478:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800f47c:	0c1b      	lsrs	r3, r3, #16
 800f47e:	fb0a b303 	mla	r3, sl, r3, fp
 800f482:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800f486:	454f      	cmp	r7, r9
 800f488:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800f48c:	d805      	bhi.n	800f49a <__multiply+0x124>
 800f48e:	f8c8 3004 	str.w	r3, [r8, #4]
 800f492:	3504      	adds	r5, #4
 800f494:	e79b      	b.n	800f3ce <__multiply+0x58>
 800f496:	46d4      	mov	ip, sl
 800f498:	e7b3      	b.n	800f402 <__multiply+0x8c>
 800f49a:	46e0      	mov	r8, ip
 800f49c:	e7dd      	b.n	800f45a <__multiply+0xe4>
 800f49e:	3e01      	subs	r6, #1
 800f4a0:	e799      	b.n	800f3d6 <__multiply+0x60>
	...

0800f4a4 <__pow5mult>:
 800f4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4a8:	4615      	mov	r5, r2
 800f4aa:	f012 0203 	ands.w	r2, r2, #3
 800f4ae:	4606      	mov	r6, r0
 800f4b0:	460f      	mov	r7, r1
 800f4b2:	d007      	beq.n	800f4c4 <__pow5mult+0x20>
 800f4b4:	3a01      	subs	r2, #1
 800f4b6:	4c21      	ldr	r4, [pc, #132]	; (800f53c <__pow5mult+0x98>)
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f4be:	f7ff fec8 	bl	800f252 <__multadd>
 800f4c2:	4607      	mov	r7, r0
 800f4c4:	10ad      	asrs	r5, r5, #2
 800f4c6:	d035      	beq.n	800f534 <__pow5mult+0x90>
 800f4c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f4ca:	b93c      	cbnz	r4, 800f4dc <__pow5mult+0x38>
 800f4cc:	2010      	movs	r0, #16
 800f4ce:	f7fd ffd7 	bl	800d480 <malloc>
 800f4d2:	6270      	str	r0, [r6, #36]	; 0x24
 800f4d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f4d8:	6004      	str	r4, [r0, #0]
 800f4da:	60c4      	str	r4, [r0, #12]
 800f4dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f4e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f4e4:	b94c      	cbnz	r4, 800f4fa <__pow5mult+0x56>
 800f4e6:	f240 2171 	movw	r1, #625	; 0x271
 800f4ea:	4630      	mov	r0, r6
 800f4ec:	f7ff ff3a 	bl	800f364 <__i2b>
 800f4f0:	2300      	movs	r3, #0
 800f4f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800f4f6:	4604      	mov	r4, r0
 800f4f8:	6003      	str	r3, [r0, #0]
 800f4fa:	f04f 0800 	mov.w	r8, #0
 800f4fe:	07eb      	lsls	r3, r5, #31
 800f500:	d50a      	bpl.n	800f518 <__pow5mult+0x74>
 800f502:	4639      	mov	r1, r7
 800f504:	4622      	mov	r2, r4
 800f506:	4630      	mov	r0, r6
 800f508:	f7ff ff35 	bl	800f376 <__multiply>
 800f50c:	4639      	mov	r1, r7
 800f50e:	4681      	mov	r9, r0
 800f510:	4630      	mov	r0, r6
 800f512:	f7ff fe87 	bl	800f224 <_Bfree>
 800f516:	464f      	mov	r7, r9
 800f518:	106d      	asrs	r5, r5, #1
 800f51a:	d00b      	beq.n	800f534 <__pow5mult+0x90>
 800f51c:	6820      	ldr	r0, [r4, #0]
 800f51e:	b938      	cbnz	r0, 800f530 <__pow5mult+0x8c>
 800f520:	4622      	mov	r2, r4
 800f522:	4621      	mov	r1, r4
 800f524:	4630      	mov	r0, r6
 800f526:	f7ff ff26 	bl	800f376 <__multiply>
 800f52a:	6020      	str	r0, [r4, #0]
 800f52c:	f8c0 8000 	str.w	r8, [r0]
 800f530:	4604      	mov	r4, r0
 800f532:	e7e4      	b.n	800f4fe <__pow5mult+0x5a>
 800f534:	4638      	mov	r0, r7
 800f536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f53a:	bf00      	nop
 800f53c:	08013140 	.word	0x08013140

0800f540 <__lshift>:
 800f540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f544:	460c      	mov	r4, r1
 800f546:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f54a:	6923      	ldr	r3, [r4, #16]
 800f54c:	6849      	ldr	r1, [r1, #4]
 800f54e:	eb0a 0903 	add.w	r9, sl, r3
 800f552:	68a3      	ldr	r3, [r4, #8]
 800f554:	4607      	mov	r7, r0
 800f556:	4616      	mov	r6, r2
 800f558:	f109 0501 	add.w	r5, r9, #1
 800f55c:	42ab      	cmp	r3, r5
 800f55e:	db32      	blt.n	800f5c6 <__lshift+0x86>
 800f560:	4638      	mov	r0, r7
 800f562:	f7ff fe2b 	bl	800f1bc <_Balloc>
 800f566:	2300      	movs	r3, #0
 800f568:	4680      	mov	r8, r0
 800f56a:	f100 0114 	add.w	r1, r0, #20
 800f56e:	461a      	mov	r2, r3
 800f570:	4553      	cmp	r3, sl
 800f572:	db2b      	blt.n	800f5cc <__lshift+0x8c>
 800f574:	6920      	ldr	r0, [r4, #16]
 800f576:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f57a:	f104 0314 	add.w	r3, r4, #20
 800f57e:	f016 021f 	ands.w	r2, r6, #31
 800f582:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f586:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f58a:	d025      	beq.n	800f5d8 <__lshift+0x98>
 800f58c:	f1c2 0e20 	rsb	lr, r2, #32
 800f590:	2000      	movs	r0, #0
 800f592:	681e      	ldr	r6, [r3, #0]
 800f594:	468a      	mov	sl, r1
 800f596:	4096      	lsls	r6, r2
 800f598:	4330      	orrs	r0, r6
 800f59a:	f84a 0b04 	str.w	r0, [sl], #4
 800f59e:	f853 0b04 	ldr.w	r0, [r3], #4
 800f5a2:	459c      	cmp	ip, r3
 800f5a4:	fa20 f00e 	lsr.w	r0, r0, lr
 800f5a8:	d814      	bhi.n	800f5d4 <__lshift+0x94>
 800f5aa:	6048      	str	r0, [r1, #4]
 800f5ac:	b108      	cbz	r0, 800f5b2 <__lshift+0x72>
 800f5ae:	f109 0502 	add.w	r5, r9, #2
 800f5b2:	3d01      	subs	r5, #1
 800f5b4:	4638      	mov	r0, r7
 800f5b6:	f8c8 5010 	str.w	r5, [r8, #16]
 800f5ba:	4621      	mov	r1, r4
 800f5bc:	f7ff fe32 	bl	800f224 <_Bfree>
 800f5c0:	4640      	mov	r0, r8
 800f5c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5c6:	3101      	adds	r1, #1
 800f5c8:	005b      	lsls	r3, r3, #1
 800f5ca:	e7c7      	b.n	800f55c <__lshift+0x1c>
 800f5cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800f5d0:	3301      	adds	r3, #1
 800f5d2:	e7cd      	b.n	800f570 <__lshift+0x30>
 800f5d4:	4651      	mov	r1, sl
 800f5d6:	e7dc      	b.n	800f592 <__lshift+0x52>
 800f5d8:	3904      	subs	r1, #4
 800f5da:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5de:	f841 2f04 	str.w	r2, [r1, #4]!
 800f5e2:	459c      	cmp	ip, r3
 800f5e4:	d8f9      	bhi.n	800f5da <__lshift+0x9a>
 800f5e6:	e7e4      	b.n	800f5b2 <__lshift+0x72>

0800f5e8 <__mcmp>:
 800f5e8:	6903      	ldr	r3, [r0, #16]
 800f5ea:	690a      	ldr	r2, [r1, #16]
 800f5ec:	1a9b      	subs	r3, r3, r2
 800f5ee:	b530      	push	{r4, r5, lr}
 800f5f0:	d10c      	bne.n	800f60c <__mcmp+0x24>
 800f5f2:	0092      	lsls	r2, r2, #2
 800f5f4:	3014      	adds	r0, #20
 800f5f6:	3114      	adds	r1, #20
 800f5f8:	1884      	adds	r4, r0, r2
 800f5fa:	4411      	add	r1, r2
 800f5fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f600:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f604:	4295      	cmp	r5, r2
 800f606:	d003      	beq.n	800f610 <__mcmp+0x28>
 800f608:	d305      	bcc.n	800f616 <__mcmp+0x2e>
 800f60a:	2301      	movs	r3, #1
 800f60c:	4618      	mov	r0, r3
 800f60e:	bd30      	pop	{r4, r5, pc}
 800f610:	42a0      	cmp	r0, r4
 800f612:	d3f3      	bcc.n	800f5fc <__mcmp+0x14>
 800f614:	e7fa      	b.n	800f60c <__mcmp+0x24>
 800f616:	f04f 33ff 	mov.w	r3, #4294967295
 800f61a:	e7f7      	b.n	800f60c <__mcmp+0x24>

0800f61c <__mdiff>:
 800f61c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f620:	460d      	mov	r5, r1
 800f622:	4607      	mov	r7, r0
 800f624:	4611      	mov	r1, r2
 800f626:	4628      	mov	r0, r5
 800f628:	4614      	mov	r4, r2
 800f62a:	f7ff ffdd 	bl	800f5e8 <__mcmp>
 800f62e:	1e06      	subs	r6, r0, #0
 800f630:	d108      	bne.n	800f644 <__mdiff+0x28>
 800f632:	4631      	mov	r1, r6
 800f634:	4638      	mov	r0, r7
 800f636:	f7ff fdc1 	bl	800f1bc <_Balloc>
 800f63a:	2301      	movs	r3, #1
 800f63c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800f640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f644:	bfa4      	itt	ge
 800f646:	4623      	movge	r3, r4
 800f648:	462c      	movge	r4, r5
 800f64a:	4638      	mov	r0, r7
 800f64c:	6861      	ldr	r1, [r4, #4]
 800f64e:	bfa6      	itte	ge
 800f650:	461d      	movge	r5, r3
 800f652:	2600      	movge	r6, #0
 800f654:	2601      	movlt	r6, #1
 800f656:	f7ff fdb1 	bl	800f1bc <_Balloc>
 800f65a:	692b      	ldr	r3, [r5, #16]
 800f65c:	60c6      	str	r6, [r0, #12]
 800f65e:	6926      	ldr	r6, [r4, #16]
 800f660:	f105 0914 	add.w	r9, r5, #20
 800f664:	f104 0214 	add.w	r2, r4, #20
 800f668:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800f66c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800f670:	f100 0514 	add.w	r5, r0, #20
 800f674:	f04f 0e00 	mov.w	lr, #0
 800f678:	f852 ab04 	ldr.w	sl, [r2], #4
 800f67c:	f859 4b04 	ldr.w	r4, [r9], #4
 800f680:	fa1e f18a 	uxtah	r1, lr, sl
 800f684:	b2a3      	uxth	r3, r4
 800f686:	1ac9      	subs	r1, r1, r3
 800f688:	0c23      	lsrs	r3, r4, #16
 800f68a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800f68e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f692:	b289      	uxth	r1, r1
 800f694:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800f698:	45c8      	cmp	r8, r9
 800f69a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800f69e:	4694      	mov	ip, r2
 800f6a0:	f845 3b04 	str.w	r3, [r5], #4
 800f6a4:	d8e8      	bhi.n	800f678 <__mdiff+0x5c>
 800f6a6:	45bc      	cmp	ip, r7
 800f6a8:	d304      	bcc.n	800f6b4 <__mdiff+0x98>
 800f6aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800f6ae:	b183      	cbz	r3, 800f6d2 <__mdiff+0xb6>
 800f6b0:	6106      	str	r6, [r0, #16]
 800f6b2:	e7c5      	b.n	800f640 <__mdiff+0x24>
 800f6b4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800f6b8:	fa1e f381 	uxtah	r3, lr, r1
 800f6bc:	141a      	asrs	r2, r3, #16
 800f6be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f6c2:	b29b      	uxth	r3, r3
 800f6c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6c8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800f6cc:	f845 3b04 	str.w	r3, [r5], #4
 800f6d0:	e7e9      	b.n	800f6a6 <__mdiff+0x8a>
 800f6d2:	3e01      	subs	r6, #1
 800f6d4:	e7e9      	b.n	800f6aa <__mdiff+0x8e>

0800f6d6 <__d2b>:
 800f6d6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f6da:	460e      	mov	r6, r1
 800f6dc:	2101      	movs	r1, #1
 800f6de:	ec59 8b10 	vmov	r8, r9, d0
 800f6e2:	4615      	mov	r5, r2
 800f6e4:	f7ff fd6a 	bl	800f1bc <_Balloc>
 800f6e8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800f6ec:	4607      	mov	r7, r0
 800f6ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f6f2:	bb34      	cbnz	r4, 800f742 <__d2b+0x6c>
 800f6f4:	9301      	str	r3, [sp, #4]
 800f6f6:	f1b8 0300 	subs.w	r3, r8, #0
 800f6fa:	d027      	beq.n	800f74c <__d2b+0x76>
 800f6fc:	a802      	add	r0, sp, #8
 800f6fe:	f840 3d08 	str.w	r3, [r0, #-8]!
 800f702:	f7ff fe00 	bl	800f306 <__lo0bits>
 800f706:	9900      	ldr	r1, [sp, #0]
 800f708:	b1f0      	cbz	r0, 800f748 <__d2b+0x72>
 800f70a:	9a01      	ldr	r2, [sp, #4]
 800f70c:	f1c0 0320 	rsb	r3, r0, #32
 800f710:	fa02 f303 	lsl.w	r3, r2, r3
 800f714:	430b      	orrs	r3, r1
 800f716:	40c2      	lsrs	r2, r0
 800f718:	617b      	str	r3, [r7, #20]
 800f71a:	9201      	str	r2, [sp, #4]
 800f71c:	9b01      	ldr	r3, [sp, #4]
 800f71e:	61bb      	str	r3, [r7, #24]
 800f720:	2b00      	cmp	r3, #0
 800f722:	bf14      	ite	ne
 800f724:	2102      	movne	r1, #2
 800f726:	2101      	moveq	r1, #1
 800f728:	6139      	str	r1, [r7, #16]
 800f72a:	b1c4      	cbz	r4, 800f75e <__d2b+0x88>
 800f72c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800f730:	4404      	add	r4, r0
 800f732:	6034      	str	r4, [r6, #0]
 800f734:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f738:	6028      	str	r0, [r5, #0]
 800f73a:	4638      	mov	r0, r7
 800f73c:	b003      	add	sp, #12
 800f73e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f742:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f746:	e7d5      	b.n	800f6f4 <__d2b+0x1e>
 800f748:	6179      	str	r1, [r7, #20]
 800f74a:	e7e7      	b.n	800f71c <__d2b+0x46>
 800f74c:	a801      	add	r0, sp, #4
 800f74e:	f7ff fdda 	bl	800f306 <__lo0bits>
 800f752:	9b01      	ldr	r3, [sp, #4]
 800f754:	617b      	str	r3, [r7, #20]
 800f756:	2101      	movs	r1, #1
 800f758:	6139      	str	r1, [r7, #16]
 800f75a:	3020      	adds	r0, #32
 800f75c:	e7e5      	b.n	800f72a <__d2b+0x54>
 800f75e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800f762:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f766:	6030      	str	r0, [r6, #0]
 800f768:	6918      	ldr	r0, [r3, #16]
 800f76a:	f7ff fdad 	bl	800f2c8 <__hi0bits>
 800f76e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800f772:	e7e1      	b.n	800f738 <__d2b+0x62>

0800f774 <_calloc_r>:
 800f774:	b538      	push	{r3, r4, r5, lr}
 800f776:	fb02 f401 	mul.w	r4, r2, r1
 800f77a:	4621      	mov	r1, r4
 800f77c:	f7fd feea 	bl	800d554 <_malloc_r>
 800f780:	4605      	mov	r5, r0
 800f782:	b118      	cbz	r0, 800f78c <_calloc_r+0x18>
 800f784:	4622      	mov	r2, r4
 800f786:	2100      	movs	r1, #0
 800f788:	f7fd fe8d 	bl	800d4a6 <memset>
 800f78c:	4628      	mov	r0, r5
 800f78e:	bd38      	pop	{r3, r4, r5, pc}

0800f790 <__sfputc_r>:
 800f790:	6893      	ldr	r3, [r2, #8]
 800f792:	3b01      	subs	r3, #1
 800f794:	2b00      	cmp	r3, #0
 800f796:	b410      	push	{r4}
 800f798:	6093      	str	r3, [r2, #8]
 800f79a:	da08      	bge.n	800f7ae <__sfputc_r+0x1e>
 800f79c:	6994      	ldr	r4, [r2, #24]
 800f79e:	42a3      	cmp	r3, r4
 800f7a0:	db01      	blt.n	800f7a6 <__sfputc_r+0x16>
 800f7a2:	290a      	cmp	r1, #10
 800f7a4:	d103      	bne.n	800f7ae <__sfputc_r+0x1e>
 800f7a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7aa:	f7fe bc15 	b.w	800dfd8 <__swbuf_r>
 800f7ae:	6813      	ldr	r3, [r2, #0]
 800f7b0:	1c58      	adds	r0, r3, #1
 800f7b2:	6010      	str	r0, [r2, #0]
 800f7b4:	7019      	strb	r1, [r3, #0]
 800f7b6:	4608      	mov	r0, r1
 800f7b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7bc:	4770      	bx	lr

0800f7be <__sfputs_r>:
 800f7be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7c0:	4606      	mov	r6, r0
 800f7c2:	460f      	mov	r7, r1
 800f7c4:	4614      	mov	r4, r2
 800f7c6:	18d5      	adds	r5, r2, r3
 800f7c8:	42ac      	cmp	r4, r5
 800f7ca:	d101      	bne.n	800f7d0 <__sfputs_r+0x12>
 800f7cc:	2000      	movs	r0, #0
 800f7ce:	e007      	b.n	800f7e0 <__sfputs_r+0x22>
 800f7d0:	463a      	mov	r2, r7
 800f7d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7d6:	4630      	mov	r0, r6
 800f7d8:	f7ff ffda 	bl	800f790 <__sfputc_r>
 800f7dc:	1c43      	adds	r3, r0, #1
 800f7de:	d1f3      	bne.n	800f7c8 <__sfputs_r+0xa>
 800f7e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f7e4 <_vfiprintf_r>:
 800f7e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7e8:	460c      	mov	r4, r1
 800f7ea:	b09d      	sub	sp, #116	; 0x74
 800f7ec:	4617      	mov	r7, r2
 800f7ee:	461d      	mov	r5, r3
 800f7f0:	4606      	mov	r6, r0
 800f7f2:	b118      	cbz	r0, 800f7fc <_vfiprintf_r+0x18>
 800f7f4:	6983      	ldr	r3, [r0, #24]
 800f7f6:	b90b      	cbnz	r3, 800f7fc <_vfiprintf_r+0x18>
 800f7f8:	f7ff fbe2 	bl	800efc0 <__sinit>
 800f7fc:	4b7c      	ldr	r3, [pc, #496]	; (800f9f0 <_vfiprintf_r+0x20c>)
 800f7fe:	429c      	cmp	r4, r3
 800f800:	d158      	bne.n	800f8b4 <_vfiprintf_r+0xd0>
 800f802:	6874      	ldr	r4, [r6, #4]
 800f804:	89a3      	ldrh	r3, [r4, #12]
 800f806:	0718      	lsls	r0, r3, #28
 800f808:	d55e      	bpl.n	800f8c8 <_vfiprintf_r+0xe4>
 800f80a:	6923      	ldr	r3, [r4, #16]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d05b      	beq.n	800f8c8 <_vfiprintf_r+0xe4>
 800f810:	2300      	movs	r3, #0
 800f812:	9309      	str	r3, [sp, #36]	; 0x24
 800f814:	2320      	movs	r3, #32
 800f816:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f81a:	2330      	movs	r3, #48	; 0x30
 800f81c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f820:	9503      	str	r5, [sp, #12]
 800f822:	f04f 0b01 	mov.w	fp, #1
 800f826:	46b8      	mov	r8, r7
 800f828:	4645      	mov	r5, r8
 800f82a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f82e:	b10b      	cbz	r3, 800f834 <_vfiprintf_r+0x50>
 800f830:	2b25      	cmp	r3, #37	; 0x25
 800f832:	d154      	bne.n	800f8de <_vfiprintf_r+0xfa>
 800f834:	ebb8 0a07 	subs.w	sl, r8, r7
 800f838:	d00b      	beq.n	800f852 <_vfiprintf_r+0x6e>
 800f83a:	4653      	mov	r3, sl
 800f83c:	463a      	mov	r2, r7
 800f83e:	4621      	mov	r1, r4
 800f840:	4630      	mov	r0, r6
 800f842:	f7ff ffbc 	bl	800f7be <__sfputs_r>
 800f846:	3001      	adds	r0, #1
 800f848:	f000 80c2 	beq.w	800f9d0 <_vfiprintf_r+0x1ec>
 800f84c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f84e:	4453      	add	r3, sl
 800f850:	9309      	str	r3, [sp, #36]	; 0x24
 800f852:	f898 3000 	ldrb.w	r3, [r8]
 800f856:	2b00      	cmp	r3, #0
 800f858:	f000 80ba 	beq.w	800f9d0 <_vfiprintf_r+0x1ec>
 800f85c:	2300      	movs	r3, #0
 800f85e:	f04f 32ff 	mov.w	r2, #4294967295
 800f862:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f866:	9304      	str	r3, [sp, #16]
 800f868:	9307      	str	r3, [sp, #28]
 800f86a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f86e:	931a      	str	r3, [sp, #104]	; 0x68
 800f870:	46a8      	mov	r8, r5
 800f872:	2205      	movs	r2, #5
 800f874:	f818 1b01 	ldrb.w	r1, [r8], #1
 800f878:	485e      	ldr	r0, [pc, #376]	; (800f9f4 <_vfiprintf_r+0x210>)
 800f87a:	f7f0 fcc9 	bl	8000210 <memchr>
 800f87e:	9b04      	ldr	r3, [sp, #16]
 800f880:	bb78      	cbnz	r0, 800f8e2 <_vfiprintf_r+0xfe>
 800f882:	06d9      	lsls	r1, r3, #27
 800f884:	bf44      	itt	mi
 800f886:	2220      	movmi	r2, #32
 800f888:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f88c:	071a      	lsls	r2, r3, #28
 800f88e:	bf44      	itt	mi
 800f890:	222b      	movmi	r2, #43	; 0x2b
 800f892:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f896:	782a      	ldrb	r2, [r5, #0]
 800f898:	2a2a      	cmp	r2, #42	; 0x2a
 800f89a:	d02a      	beq.n	800f8f2 <_vfiprintf_r+0x10e>
 800f89c:	9a07      	ldr	r2, [sp, #28]
 800f89e:	46a8      	mov	r8, r5
 800f8a0:	2000      	movs	r0, #0
 800f8a2:	250a      	movs	r5, #10
 800f8a4:	4641      	mov	r1, r8
 800f8a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f8aa:	3b30      	subs	r3, #48	; 0x30
 800f8ac:	2b09      	cmp	r3, #9
 800f8ae:	d969      	bls.n	800f984 <_vfiprintf_r+0x1a0>
 800f8b0:	b360      	cbz	r0, 800f90c <_vfiprintf_r+0x128>
 800f8b2:	e024      	b.n	800f8fe <_vfiprintf_r+0x11a>
 800f8b4:	4b50      	ldr	r3, [pc, #320]	; (800f9f8 <_vfiprintf_r+0x214>)
 800f8b6:	429c      	cmp	r4, r3
 800f8b8:	d101      	bne.n	800f8be <_vfiprintf_r+0xda>
 800f8ba:	68b4      	ldr	r4, [r6, #8]
 800f8bc:	e7a2      	b.n	800f804 <_vfiprintf_r+0x20>
 800f8be:	4b4f      	ldr	r3, [pc, #316]	; (800f9fc <_vfiprintf_r+0x218>)
 800f8c0:	429c      	cmp	r4, r3
 800f8c2:	bf08      	it	eq
 800f8c4:	68f4      	ldreq	r4, [r6, #12]
 800f8c6:	e79d      	b.n	800f804 <_vfiprintf_r+0x20>
 800f8c8:	4621      	mov	r1, r4
 800f8ca:	4630      	mov	r0, r6
 800f8cc:	f7fe fbd6 	bl	800e07c <__swsetup_r>
 800f8d0:	2800      	cmp	r0, #0
 800f8d2:	d09d      	beq.n	800f810 <_vfiprintf_r+0x2c>
 800f8d4:	f04f 30ff 	mov.w	r0, #4294967295
 800f8d8:	b01d      	add	sp, #116	; 0x74
 800f8da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8de:	46a8      	mov	r8, r5
 800f8e0:	e7a2      	b.n	800f828 <_vfiprintf_r+0x44>
 800f8e2:	4a44      	ldr	r2, [pc, #272]	; (800f9f4 <_vfiprintf_r+0x210>)
 800f8e4:	1a80      	subs	r0, r0, r2
 800f8e6:	fa0b f000 	lsl.w	r0, fp, r0
 800f8ea:	4318      	orrs	r0, r3
 800f8ec:	9004      	str	r0, [sp, #16]
 800f8ee:	4645      	mov	r5, r8
 800f8f0:	e7be      	b.n	800f870 <_vfiprintf_r+0x8c>
 800f8f2:	9a03      	ldr	r2, [sp, #12]
 800f8f4:	1d11      	adds	r1, r2, #4
 800f8f6:	6812      	ldr	r2, [r2, #0]
 800f8f8:	9103      	str	r1, [sp, #12]
 800f8fa:	2a00      	cmp	r2, #0
 800f8fc:	db01      	blt.n	800f902 <_vfiprintf_r+0x11e>
 800f8fe:	9207      	str	r2, [sp, #28]
 800f900:	e004      	b.n	800f90c <_vfiprintf_r+0x128>
 800f902:	4252      	negs	r2, r2
 800f904:	f043 0302 	orr.w	r3, r3, #2
 800f908:	9207      	str	r2, [sp, #28]
 800f90a:	9304      	str	r3, [sp, #16]
 800f90c:	f898 3000 	ldrb.w	r3, [r8]
 800f910:	2b2e      	cmp	r3, #46	; 0x2e
 800f912:	d10e      	bne.n	800f932 <_vfiprintf_r+0x14e>
 800f914:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f918:	2b2a      	cmp	r3, #42	; 0x2a
 800f91a:	d138      	bne.n	800f98e <_vfiprintf_r+0x1aa>
 800f91c:	9b03      	ldr	r3, [sp, #12]
 800f91e:	1d1a      	adds	r2, r3, #4
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	9203      	str	r2, [sp, #12]
 800f924:	2b00      	cmp	r3, #0
 800f926:	bfb8      	it	lt
 800f928:	f04f 33ff 	movlt.w	r3, #4294967295
 800f92c:	f108 0802 	add.w	r8, r8, #2
 800f930:	9305      	str	r3, [sp, #20]
 800f932:	4d33      	ldr	r5, [pc, #204]	; (800fa00 <_vfiprintf_r+0x21c>)
 800f934:	f898 1000 	ldrb.w	r1, [r8]
 800f938:	2203      	movs	r2, #3
 800f93a:	4628      	mov	r0, r5
 800f93c:	f7f0 fc68 	bl	8000210 <memchr>
 800f940:	b140      	cbz	r0, 800f954 <_vfiprintf_r+0x170>
 800f942:	2340      	movs	r3, #64	; 0x40
 800f944:	1b40      	subs	r0, r0, r5
 800f946:	fa03 f000 	lsl.w	r0, r3, r0
 800f94a:	9b04      	ldr	r3, [sp, #16]
 800f94c:	4303      	orrs	r3, r0
 800f94e:	f108 0801 	add.w	r8, r8, #1
 800f952:	9304      	str	r3, [sp, #16]
 800f954:	f898 1000 	ldrb.w	r1, [r8]
 800f958:	482a      	ldr	r0, [pc, #168]	; (800fa04 <_vfiprintf_r+0x220>)
 800f95a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f95e:	2206      	movs	r2, #6
 800f960:	f108 0701 	add.w	r7, r8, #1
 800f964:	f7f0 fc54 	bl	8000210 <memchr>
 800f968:	2800      	cmp	r0, #0
 800f96a:	d037      	beq.n	800f9dc <_vfiprintf_r+0x1f8>
 800f96c:	4b26      	ldr	r3, [pc, #152]	; (800fa08 <_vfiprintf_r+0x224>)
 800f96e:	bb1b      	cbnz	r3, 800f9b8 <_vfiprintf_r+0x1d4>
 800f970:	9b03      	ldr	r3, [sp, #12]
 800f972:	3307      	adds	r3, #7
 800f974:	f023 0307 	bic.w	r3, r3, #7
 800f978:	3308      	adds	r3, #8
 800f97a:	9303      	str	r3, [sp, #12]
 800f97c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f97e:	444b      	add	r3, r9
 800f980:	9309      	str	r3, [sp, #36]	; 0x24
 800f982:	e750      	b.n	800f826 <_vfiprintf_r+0x42>
 800f984:	fb05 3202 	mla	r2, r5, r2, r3
 800f988:	2001      	movs	r0, #1
 800f98a:	4688      	mov	r8, r1
 800f98c:	e78a      	b.n	800f8a4 <_vfiprintf_r+0xc0>
 800f98e:	2300      	movs	r3, #0
 800f990:	f108 0801 	add.w	r8, r8, #1
 800f994:	9305      	str	r3, [sp, #20]
 800f996:	4619      	mov	r1, r3
 800f998:	250a      	movs	r5, #10
 800f99a:	4640      	mov	r0, r8
 800f99c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f9a0:	3a30      	subs	r2, #48	; 0x30
 800f9a2:	2a09      	cmp	r2, #9
 800f9a4:	d903      	bls.n	800f9ae <_vfiprintf_r+0x1ca>
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d0c3      	beq.n	800f932 <_vfiprintf_r+0x14e>
 800f9aa:	9105      	str	r1, [sp, #20]
 800f9ac:	e7c1      	b.n	800f932 <_vfiprintf_r+0x14e>
 800f9ae:	fb05 2101 	mla	r1, r5, r1, r2
 800f9b2:	2301      	movs	r3, #1
 800f9b4:	4680      	mov	r8, r0
 800f9b6:	e7f0      	b.n	800f99a <_vfiprintf_r+0x1b6>
 800f9b8:	ab03      	add	r3, sp, #12
 800f9ba:	9300      	str	r3, [sp, #0]
 800f9bc:	4622      	mov	r2, r4
 800f9be:	4b13      	ldr	r3, [pc, #76]	; (800fa0c <_vfiprintf_r+0x228>)
 800f9c0:	a904      	add	r1, sp, #16
 800f9c2:	4630      	mov	r0, r6
 800f9c4:	f7fd feb4 	bl	800d730 <_printf_float>
 800f9c8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f9cc:	4681      	mov	r9, r0
 800f9ce:	d1d5      	bne.n	800f97c <_vfiprintf_r+0x198>
 800f9d0:	89a3      	ldrh	r3, [r4, #12]
 800f9d2:	065b      	lsls	r3, r3, #25
 800f9d4:	f53f af7e 	bmi.w	800f8d4 <_vfiprintf_r+0xf0>
 800f9d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f9da:	e77d      	b.n	800f8d8 <_vfiprintf_r+0xf4>
 800f9dc:	ab03      	add	r3, sp, #12
 800f9de:	9300      	str	r3, [sp, #0]
 800f9e0:	4622      	mov	r2, r4
 800f9e2:	4b0a      	ldr	r3, [pc, #40]	; (800fa0c <_vfiprintf_r+0x228>)
 800f9e4:	a904      	add	r1, sp, #16
 800f9e6:	4630      	mov	r0, r6
 800f9e8:	f7fe f958 	bl	800dc9c <_printf_i>
 800f9ec:	e7ec      	b.n	800f9c8 <_vfiprintf_r+0x1e4>
 800f9ee:	bf00      	nop
 800f9f0:	08013010 	.word	0x08013010
 800f9f4:	0801314c 	.word	0x0801314c
 800f9f8:	08013030 	.word	0x08013030
 800f9fc:	08012ff0 	.word	0x08012ff0
 800fa00:	08013152 	.word	0x08013152
 800fa04:	08013156 	.word	0x08013156
 800fa08:	0800d731 	.word	0x0800d731
 800fa0c:	0800f7bf 	.word	0x0800f7bf

0800fa10 <__sread>:
 800fa10:	b510      	push	{r4, lr}
 800fa12:	460c      	mov	r4, r1
 800fa14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa18:	f000 f8a6 	bl	800fb68 <_read_r>
 800fa1c:	2800      	cmp	r0, #0
 800fa1e:	bfab      	itete	ge
 800fa20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fa22:	89a3      	ldrhlt	r3, [r4, #12]
 800fa24:	181b      	addge	r3, r3, r0
 800fa26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fa2a:	bfac      	ite	ge
 800fa2c:	6563      	strge	r3, [r4, #84]	; 0x54
 800fa2e:	81a3      	strhlt	r3, [r4, #12]
 800fa30:	bd10      	pop	{r4, pc}

0800fa32 <__swrite>:
 800fa32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa36:	461f      	mov	r7, r3
 800fa38:	898b      	ldrh	r3, [r1, #12]
 800fa3a:	05db      	lsls	r3, r3, #23
 800fa3c:	4605      	mov	r5, r0
 800fa3e:	460c      	mov	r4, r1
 800fa40:	4616      	mov	r6, r2
 800fa42:	d505      	bpl.n	800fa50 <__swrite+0x1e>
 800fa44:	2302      	movs	r3, #2
 800fa46:	2200      	movs	r2, #0
 800fa48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa4c:	f000 f868 	bl	800fb20 <_lseek_r>
 800fa50:	89a3      	ldrh	r3, [r4, #12]
 800fa52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fa5a:	81a3      	strh	r3, [r4, #12]
 800fa5c:	4632      	mov	r2, r6
 800fa5e:	463b      	mov	r3, r7
 800fa60:	4628      	mov	r0, r5
 800fa62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fa66:	f000 b817 	b.w	800fa98 <_write_r>

0800fa6a <__sseek>:
 800fa6a:	b510      	push	{r4, lr}
 800fa6c:	460c      	mov	r4, r1
 800fa6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa72:	f000 f855 	bl	800fb20 <_lseek_r>
 800fa76:	1c43      	adds	r3, r0, #1
 800fa78:	89a3      	ldrh	r3, [r4, #12]
 800fa7a:	bf15      	itete	ne
 800fa7c:	6560      	strne	r0, [r4, #84]	; 0x54
 800fa7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fa82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fa86:	81a3      	strheq	r3, [r4, #12]
 800fa88:	bf18      	it	ne
 800fa8a:	81a3      	strhne	r3, [r4, #12]
 800fa8c:	bd10      	pop	{r4, pc}

0800fa8e <__sclose>:
 800fa8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa92:	f000 b813 	b.w	800fabc <_close_r>
	...

0800fa98 <_write_r>:
 800fa98:	b538      	push	{r3, r4, r5, lr}
 800fa9a:	4c07      	ldr	r4, [pc, #28]	; (800fab8 <_write_r+0x20>)
 800fa9c:	4605      	mov	r5, r0
 800fa9e:	4608      	mov	r0, r1
 800faa0:	4611      	mov	r1, r2
 800faa2:	2200      	movs	r2, #0
 800faa4:	6022      	str	r2, [r4, #0]
 800faa6:	461a      	mov	r2, r3
 800faa8:	f7f2 fd93 	bl	80025d2 <_write>
 800faac:	1c43      	adds	r3, r0, #1
 800faae:	d102      	bne.n	800fab6 <_write_r+0x1e>
 800fab0:	6823      	ldr	r3, [r4, #0]
 800fab2:	b103      	cbz	r3, 800fab6 <_write_r+0x1e>
 800fab4:	602b      	str	r3, [r5, #0]
 800fab6:	bd38      	pop	{r3, r4, r5, pc}
 800fab8:	200017f8 	.word	0x200017f8

0800fabc <_close_r>:
 800fabc:	b538      	push	{r3, r4, r5, lr}
 800fabe:	4c06      	ldr	r4, [pc, #24]	; (800fad8 <_close_r+0x1c>)
 800fac0:	2300      	movs	r3, #0
 800fac2:	4605      	mov	r5, r0
 800fac4:	4608      	mov	r0, r1
 800fac6:	6023      	str	r3, [r4, #0]
 800fac8:	f7f2 fd9f 	bl	800260a <_close>
 800facc:	1c43      	adds	r3, r0, #1
 800face:	d102      	bne.n	800fad6 <_close_r+0x1a>
 800fad0:	6823      	ldr	r3, [r4, #0]
 800fad2:	b103      	cbz	r3, 800fad6 <_close_r+0x1a>
 800fad4:	602b      	str	r3, [r5, #0]
 800fad6:	bd38      	pop	{r3, r4, r5, pc}
 800fad8:	200017f8 	.word	0x200017f8

0800fadc <_fstat_r>:
 800fadc:	b538      	push	{r3, r4, r5, lr}
 800fade:	4c07      	ldr	r4, [pc, #28]	; (800fafc <_fstat_r+0x20>)
 800fae0:	2300      	movs	r3, #0
 800fae2:	4605      	mov	r5, r0
 800fae4:	4608      	mov	r0, r1
 800fae6:	4611      	mov	r1, r2
 800fae8:	6023      	str	r3, [r4, #0]
 800faea:	f7f2 fd9a 	bl	8002622 <_fstat>
 800faee:	1c43      	adds	r3, r0, #1
 800faf0:	d102      	bne.n	800faf8 <_fstat_r+0x1c>
 800faf2:	6823      	ldr	r3, [r4, #0]
 800faf4:	b103      	cbz	r3, 800faf8 <_fstat_r+0x1c>
 800faf6:	602b      	str	r3, [r5, #0]
 800faf8:	bd38      	pop	{r3, r4, r5, pc}
 800fafa:	bf00      	nop
 800fafc:	200017f8 	.word	0x200017f8

0800fb00 <_isatty_r>:
 800fb00:	b538      	push	{r3, r4, r5, lr}
 800fb02:	4c06      	ldr	r4, [pc, #24]	; (800fb1c <_isatty_r+0x1c>)
 800fb04:	2300      	movs	r3, #0
 800fb06:	4605      	mov	r5, r0
 800fb08:	4608      	mov	r0, r1
 800fb0a:	6023      	str	r3, [r4, #0]
 800fb0c:	f7f2 fd99 	bl	8002642 <_isatty>
 800fb10:	1c43      	adds	r3, r0, #1
 800fb12:	d102      	bne.n	800fb1a <_isatty_r+0x1a>
 800fb14:	6823      	ldr	r3, [r4, #0]
 800fb16:	b103      	cbz	r3, 800fb1a <_isatty_r+0x1a>
 800fb18:	602b      	str	r3, [r5, #0]
 800fb1a:	bd38      	pop	{r3, r4, r5, pc}
 800fb1c:	200017f8 	.word	0x200017f8

0800fb20 <_lseek_r>:
 800fb20:	b538      	push	{r3, r4, r5, lr}
 800fb22:	4c07      	ldr	r4, [pc, #28]	; (800fb40 <_lseek_r+0x20>)
 800fb24:	4605      	mov	r5, r0
 800fb26:	4608      	mov	r0, r1
 800fb28:	4611      	mov	r1, r2
 800fb2a:	2200      	movs	r2, #0
 800fb2c:	6022      	str	r2, [r4, #0]
 800fb2e:	461a      	mov	r2, r3
 800fb30:	f7f2 fd92 	bl	8002658 <_lseek>
 800fb34:	1c43      	adds	r3, r0, #1
 800fb36:	d102      	bne.n	800fb3e <_lseek_r+0x1e>
 800fb38:	6823      	ldr	r3, [r4, #0]
 800fb3a:	b103      	cbz	r3, 800fb3e <_lseek_r+0x1e>
 800fb3c:	602b      	str	r3, [r5, #0]
 800fb3e:	bd38      	pop	{r3, r4, r5, pc}
 800fb40:	200017f8 	.word	0x200017f8

0800fb44 <__ascii_mbtowc>:
 800fb44:	b082      	sub	sp, #8
 800fb46:	b901      	cbnz	r1, 800fb4a <__ascii_mbtowc+0x6>
 800fb48:	a901      	add	r1, sp, #4
 800fb4a:	b142      	cbz	r2, 800fb5e <__ascii_mbtowc+0x1a>
 800fb4c:	b14b      	cbz	r3, 800fb62 <__ascii_mbtowc+0x1e>
 800fb4e:	7813      	ldrb	r3, [r2, #0]
 800fb50:	600b      	str	r3, [r1, #0]
 800fb52:	7812      	ldrb	r2, [r2, #0]
 800fb54:	1c10      	adds	r0, r2, #0
 800fb56:	bf18      	it	ne
 800fb58:	2001      	movne	r0, #1
 800fb5a:	b002      	add	sp, #8
 800fb5c:	4770      	bx	lr
 800fb5e:	4610      	mov	r0, r2
 800fb60:	e7fb      	b.n	800fb5a <__ascii_mbtowc+0x16>
 800fb62:	f06f 0001 	mvn.w	r0, #1
 800fb66:	e7f8      	b.n	800fb5a <__ascii_mbtowc+0x16>

0800fb68 <_read_r>:
 800fb68:	b538      	push	{r3, r4, r5, lr}
 800fb6a:	4c07      	ldr	r4, [pc, #28]	; (800fb88 <_read_r+0x20>)
 800fb6c:	4605      	mov	r5, r0
 800fb6e:	4608      	mov	r0, r1
 800fb70:	4611      	mov	r1, r2
 800fb72:	2200      	movs	r2, #0
 800fb74:	6022      	str	r2, [r4, #0]
 800fb76:	461a      	mov	r2, r3
 800fb78:	f7f2 fd0e 	bl	8002598 <_read>
 800fb7c:	1c43      	adds	r3, r0, #1
 800fb7e:	d102      	bne.n	800fb86 <_read_r+0x1e>
 800fb80:	6823      	ldr	r3, [r4, #0]
 800fb82:	b103      	cbz	r3, 800fb86 <_read_r+0x1e>
 800fb84:	602b      	str	r3, [r5, #0]
 800fb86:	bd38      	pop	{r3, r4, r5, pc}
 800fb88:	200017f8 	.word	0x200017f8

0800fb8c <__ascii_wctomb>:
 800fb8c:	b149      	cbz	r1, 800fba2 <__ascii_wctomb+0x16>
 800fb8e:	2aff      	cmp	r2, #255	; 0xff
 800fb90:	bf85      	ittet	hi
 800fb92:	238a      	movhi	r3, #138	; 0x8a
 800fb94:	6003      	strhi	r3, [r0, #0]
 800fb96:	700a      	strbls	r2, [r1, #0]
 800fb98:	f04f 30ff 	movhi.w	r0, #4294967295
 800fb9c:	bf98      	it	ls
 800fb9e:	2001      	movls	r0, #1
 800fba0:	4770      	bx	lr
 800fba2:	4608      	mov	r0, r1
 800fba4:	4770      	bx	lr
	...

0800fba8 <expf>:
 800fba8:	b530      	push	{r4, r5, lr}
 800fbaa:	ed2d 8b02 	vpush	{d8}
 800fbae:	4d35      	ldr	r5, [pc, #212]	; (800fc84 <expf+0xdc>)
 800fbb0:	b08b      	sub	sp, #44	; 0x2c
 800fbb2:	eeb0 8a40 	vmov.f32	s16, s0
 800fbb6:	f000 f871 	bl	800fc9c <__ieee754_expf>
 800fbba:	f995 3000 	ldrsb.w	r3, [r5]
 800fbbe:	3301      	adds	r3, #1
 800fbc0:	ee10 4a10 	vmov	r4, s0
 800fbc4:	d030      	beq.n	800fc28 <expf+0x80>
 800fbc6:	eeb0 0a48 	vmov.f32	s0, s16
 800fbca:	f000 f93d 	bl	800fe48 <finitef>
 800fbce:	b358      	cbz	r0, 800fc28 <expf+0x80>
 800fbd0:	eddf 7a2d 	vldr	s15, [pc, #180]	; 800fc88 <expf+0xe0>
 800fbd4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800fbd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbdc:	dd35      	ble.n	800fc4a <expf+0xa2>
 800fbde:	2303      	movs	r3, #3
 800fbe0:	9300      	str	r3, [sp, #0]
 800fbe2:	4b2a      	ldr	r3, [pc, #168]	; (800fc8c <expf+0xe4>)
 800fbe4:	9301      	str	r3, [sp, #4]
 800fbe6:	ee18 0a10 	vmov	r0, s16
 800fbea:	2300      	movs	r3, #0
 800fbec:	9308      	str	r3, [sp, #32]
 800fbee:	f7f0 fcc3 	bl	8000578 <__aeabi_f2d>
 800fbf2:	f995 3000 	ldrsb.w	r3, [r5]
 800fbf6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fbfa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fbfe:	b9cb      	cbnz	r3, 800fc34 <expf+0x8c>
 800fc00:	4b23      	ldr	r3, [pc, #140]	; (800fc90 <expf+0xe8>)
 800fc02:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800fc06:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800fc0a:	4668      	mov	r0, sp
 800fc0c:	f000 f91a 	bl	800fe44 <matherr>
 800fc10:	b1b0      	cbz	r0, 800fc40 <expf+0x98>
 800fc12:	9b08      	ldr	r3, [sp, #32]
 800fc14:	b11b      	cbz	r3, 800fc1e <expf+0x76>
 800fc16:	f7fd fc09 	bl	800d42c <__errno>
 800fc1a:	9b08      	ldr	r3, [sp, #32]
 800fc1c:	6003      	str	r3, [r0, #0]
 800fc1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fc22:	f7f0 ffd9 	bl	8000bd8 <__aeabi_d2f>
 800fc26:	4604      	mov	r4, r0
 800fc28:	ee00 4a10 	vmov	s0, r4
 800fc2c:	b00b      	add	sp, #44	; 0x2c
 800fc2e:	ecbd 8b02 	vpop	{d8}
 800fc32:	bd30      	pop	{r4, r5, pc}
 800fc34:	4917      	ldr	r1, [pc, #92]	; (800fc94 <expf+0xec>)
 800fc36:	2000      	movs	r0, #0
 800fc38:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fc3c:	2b02      	cmp	r3, #2
 800fc3e:	d1e4      	bne.n	800fc0a <expf+0x62>
 800fc40:	f7fd fbf4 	bl	800d42c <__errno>
 800fc44:	2322      	movs	r3, #34	; 0x22
 800fc46:	6003      	str	r3, [r0, #0]
 800fc48:	e7e3      	b.n	800fc12 <expf+0x6a>
 800fc4a:	eddf 7a13 	vldr	s15, [pc, #76]	; 800fc98 <expf+0xf0>
 800fc4e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800fc52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc56:	d5e7      	bpl.n	800fc28 <expf+0x80>
 800fc58:	2304      	movs	r3, #4
 800fc5a:	9300      	str	r3, [sp, #0]
 800fc5c:	4b0b      	ldr	r3, [pc, #44]	; (800fc8c <expf+0xe4>)
 800fc5e:	9301      	str	r3, [sp, #4]
 800fc60:	ee18 0a10 	vmov	r0, s16
 800fc64:	2300      	movs	r3, #0
 800fc66:	9308      	str	r3, [sp, #32]
 800fc68:	f7f0 fc86 	bl	8000578 <__aeabi_f2d>
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	2200      	movs	r2, #0
 800fc70:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800fc74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fc78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fc7c:	f995 3000 	ldrsb.w	r3, [r5]
 800fc80:	e7dc      	b.n	800fc3c <expf+0x94>
 800fc82:	bf00      	nop
 800fc84:	200007f0 	.word	0x200007f0
 800fc88:	42b17180 	.word	0x42b17180
 800fc8c:	08013268 	.word	0x08013268
 800fc90:	47efffff 	.word	0x47efffff
 800fc94:	7ff00000 	.word	0x7ff00000
 800fc98:	c2cff1b5 	.word	0xc2cff1b5

0800fc9c <__ieee754_expf>:
 800fc9c:	ee10 2a10 	vmov	r2, s0
 800fca0:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800fca4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800fca8:	d902      	bls.n	800fcb0 <__ieee754_expf+0x14>
 800fcaa:	ee30 0a00 	vadd.f32	s0, s0, s0
 800fcae:	4770      	bx	lr
 800fcb0:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 800fcb4:	d106      	bne.n	800fcc4 <__ieee754_expf+0x28>
 800fcb6:	eddf 7a51 	vldr	s15, [pc, #324]	; 800fdfc <__ieee754_expf+0x160>
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	bf18      	it	ne
 800fcbe:	eeb0 0a67 	vmovne.f32	s0, s15
 800fcc2:	4770      	bx	lr
 800fcc4:	484e      	ldr	r0, [pc, #312]	; (800fe00 <__ieee754_expf+0x164>)
 800fcc6:	4282      	cmp	r2, r0
 800fcc8:	dd04      	ble.n	800fcd4 <__ieee754_expf+0x38>
 800fcca:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 800fe04 <__ieee754_expf+0x168>
 800fcce:	ee20 0a00 	vmul.f32	s0, s0, s0
 800fcd2:	4770      	bx	lr
 800fcd4:	2a00      	cmp	r2, #0
 800fcd6:	da03      	bge.n	800fce0 <__ieee754_expf+0x44>
 800fcd8:	4a4b      	ldr	r2, [pc, #300]	; (800fe08 <__ieee754_expf+0x16c>)
 800fcda:	4291      	cmp	r1, r2
 800fcdc:	f200 808a 	bhi.w	800fdf4 <__ieee754_expf+0x158>
 800fce0:	4a4a      	ldr	r2, [pc, #296]	; (800fe0c <__ieee754_expf+0x170>)
 800fce2:	4291      	cmp	r1, r2
 800fce4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800fce8:	d954      	bls.n	800fd94 <__ieee754_expf+0xf8>
 800fcea:	4a49      	ldr	r2, [pc, #292]	; (800fe10 <__ieee754_expf+0x174>)
 800fcec:	4291      	cmp	r1, r2
 800fcee:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800fcf2:	d836      	bhi.n	800fd62 <__ieee754_expf+0xc6>
 800fcf4:	4947      	ldr	r1, [pc, #284]	; (800fe14 <__ieee754_expf+0x178>)
 800fcf6:	4411      	add	r1, r2
 800fcf8:	ed91 7a00 	vldr	s14, [r1]
 800fcfc:	4946      	ldr	r1, [pc, #280]	; (800fe18 <__ieee754_expf+0x17c>)
 800fcfe:	440a      	add	r2, r1
 800fd00:	edd2 7a00 	vldr	s15, [r2]
 800fd04:	ee30 7a47 	vsub.f32	s14, s0, s14
 800fd08:	f1c3 0201 	rsb	r2, r3, #1
 800fd0c:	1ad2      	subs	r2, r2, r3
 800fd0e:	ee37 0a67 	vsub.f32	s0, s14, s15
 800fd12:	ee60 6a00 	vmul.f32	s13, s0, s0
 800fd16:	eddf 5a41 	vldr	s11, [pc, #260]	; 800fe1c <__ieee754_expf+0x180>
 800fd1a:	ed9f 5a41 	vldr	s10, [pc, #260]	; 800fe20 <__ieee754_expf+0x184>
 800fd1e:	eea6 5aa5 	vfma.f32	s10, s13, s11
 800fd22:	eddf 5a40 	vldr	s11, [pc, #256]	; 800fe24 <__ieee754_expf+0x188>
 800fd26:	eee5 5a26 	vfma.f32	s11, s10, s13
 800fd2a:	ed9f 5a3f 	vldr	s10, [pc, #252]	; 800fe28 <__ieee754_expf+0x18c>
 800fd2e:	eea5 5aa6 	vfma.f32	s10, s11, s13
 800fd32:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800fe2c <__ieee754_expf+0x190>
 800fd36:	eee5 5a26 	vfma.f32	s11, s10, s13
 800fd3a:	eeb0 5a40 	vmov.f32	s10, s0
 800fd3e:	eea5 5ae6 	vfms.f32	s10, s11, s13
 800fd42:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800fd46:	eef0 6a45 	vmov.f32	s13, s10
 800fd4a:	ee20 5a05 	vmul.f32	s10, s0, s10
 800fd4e:	bb92      	cbnz	r2, 800fdb6 <__ieee754_expf+0x11a>
 800fd50:	ee76 6ae5 	vsub.f32	s13, s13, s11
 800fd54:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800fd58:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800fd5c:	ee36 0a40 	vsub.f32	s0, s12, s0
 800fd60:	4770      	bx	lr
 800fd62:	4b33      	ldr	r3, [pc, #204]	; (800fe30 <__ieee754_expf+0x194>)
 800fd64:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800fe34 <__ieee754_expf+0x198>
 800fd68:	4413      	add	r3, r2
 800fd6a:	edd3 7a00 	vldr	s15, [r3]
 800fd6e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800fd72:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800fe38 <__ieee754_expf+0x19c>
 800fd76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fd7a:	ee17 2a90 	vmov	r2, s15
 800fd7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fd82:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800fd86:	eeb0 7a40 	vmov.f32	s14, s0
 800fd8a:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800fe3c <__ieee754_expf+0x1a0>
 800fd8e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800fd92:	e7bc      	b.n	800fd0e <__ieee754_expf+0x72>
 800fd94:	f1b1 5f46 	cmp.w	r1, #830472192	; 0x31800000
 800fd98:	d20b      	bcs.n	800fdb2 <__ieee754_expf+0x116>
 800fd9a:	eddf 6a1a 	vldr	s13, [pc, #104]	; 800fe04 <__ieee754_expf+0x168>
 800fd9e:	ee70 6a26 	vadd.f32	s13, s0, s13
 800fda2:	eef4 6ac6 	vcmpe.f32	s13, s12
 800fda6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdaa:	dd02      	ble.n	800fdb2 <__ieee754_expf+0x116>
 800fdac:	ee30 0a06 	vadd.f32	s0, s0, s12
 800fdb0:	4770      	bx	lr
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	e7ad      	b.n	800fd12 <__ieee754_expf+0x76>
 800fdb6:	ee75 6ae6 	vsub.f32	s13, s11, s13
 800fdba:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 800fdbe:	ee85 0a26 	vdiv.f32	s0, s10, s13
 800fdc2:	bfb8      	it	lt
 800fdc4:	3264      	addlt	r2, #100	; 0x64
 800fdc6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800fdca:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800fdce:	ee76 7a40 	vsub.f32	s15, s12, s0
 800fdd2:	ee17 3a90 	vmov	r3, s15
 800fdd6:	bfab      	itete	ge
 800fdd8:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800fddc:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800fde0:	ee00 3a10 	vmovge	s0, r3
 800fde4:	eddf 7a16 	vldrlt	s15, [pc, #88]	; 800fe40 <__ieee754_expf+0x1a4>
 800fde8:	bfbc      	itt	lt
 800fdea:	ee00 3a10 	vmovlt	s0, r3
 800fdee:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800fdf2:	4770      	bx	lr
 800fdf4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800fdfc <__ieee754_expf+0x160>
 800fdf8:	4770      	bx	lr
 800fdfa:	bf00      	nop
 800fdfc:	00000000 	.word	0x00000000
 800fe00:	42b17217 	.word	0x42b17217
 800fe04:	7149f2ca 	.word	0x7149f2ca
 800fe08:	42cff1b5 	.word	0x42cff1b5
 800fe0c:	3eb17218 	.word	0x3eb17218
 800fe10:	3f851591 	.word	0x3f851591
 800fe14:	08013278 	.word	0x08013278
 800fe18:	08013280 	.word	0x08013280
 800fe1c:	3331bb4c 	.word	0x3331bb4c
 800fe20:	b5ddea0e 	.word	0xb5ddea0e
 800fe24:	388ab355 	.word	0x388ab355
 800fe28:	bb360b61 	.word	0xbb360b61
 800fe2c:	3e2aaaab 	.word	0x3e2aaaab
 800fe30:	08013270 	.word	0x08013270
 800fe34:	3fb8aa3b 	.word	0x3fb8aa3b
 800fe38:	3f317180 	.word	0x3f317180
 800fe3c:	3717f7d1 	.word	0x3717f7d1
 800fe40:	0d800000 	.word	0x0d800000

0800fe44 <matherr>:
 800fe44:	2000      	movs	r0, #0
 800fe46:	4770      	bx	lr

0800fe48 <finitef>:
 800fe48:	ee10 3a10 	vmov	r3, s0
 800fe4c:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800fe50:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800fe54:	bfac      	ite	ge
 800fe56:	2000      	movge	r0, #0
 800fe58:	2001      	movlt	r0, #1
 800fe5a:	4770      	bx	lr

0800fe5c <_init>:
 800fe5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe5e:	bf00      	nop
 800fe60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe62:	bc08      	pop	{r3}
 800fe64:	469e      	mov	lr, r3
 800fe66:	4770      	bx	lr

0800fe68 <_fini>:
 800fe68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe6a:	bf00      	nop
 800fe6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe6e:	bc08      	pop	{r3}
 800fe70:	469e      	mov	lr, r3
 800fe72:	4770      	bx	lr
