

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7'
================================================================
* Date:           Tue Jul  9 14:02:53 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.200 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_7  |        4|        4|         4|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      74|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      74|    138|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln167_fu_125_p2        |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |e_last_V_fu_144_p2         |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln167_fu_119_p2       |      icmp|   0|  0|   8|           2|           3|
    |select_ln184_fu_135_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  61|           9|          40|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    2|          4|
    |i_fu_62                  |   9|          2|    2|          4|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    7|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |e_last_V_reg_176                  |   1|   0|    1|          0|
    |i_fu_62                           |   2|   0|    2|          0|
    |e_last_V_reg_176                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  74|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|grp_fu_956_p_din0   |  out|   32|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|grp_fu_956_p_dout0  |   in|   32|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|grp_fu_956_p_ce     |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7|  return value|
|out_stream_TREADY   |   in|    1|        axis|                                 out_stream_V_data_V|       pointer|
|out_stream_TDATA    |  out|   32|        axis|                                 out_stream_V_data_V|       pointer|
|j_02_i629           |   in|   32|     ap_none|                                           j_02_i629|        scalar|
|i_04_i627           |   in|   32|     ap_none|                                           i_04_i627|        scalar|
|out_stream_TVALID   |  out|    1|        axis|                                 out_stream_V_dest_V|       pointer|
|out_stream_TDEST    |  out|    5|        axis|                                 out_stream_V_dest_V|       pointer|
|out_stream_TKEEP    |  out|    4|        axis|                                 out_stream_V_keep_V|       pointer|
|out_stream_TSTRB    |  out|    4|        axis|                                 out_stream_V_strb_V|       pointer|
|out_stream_TUSER    |  out|    4|        axis|                                 out_stream_V_user_V|       pointer|
|out_stream_TLAST    |  out|    1|        axis|                                 out_stream_V_last_V|       pointer|
|out_stream_TID      |  out|    5|        axis|                                   out_stream_V_id_V|       pointer|
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %out_stream_V_dest_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %out_stream_V_id_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_V_last_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_user_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_strb_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_keep_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_04_i627_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %i_04_i627"   --->   Operation 15 'read' 'i_04_i627_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_02_i629_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j_02_i629"   --->   Operation 16 'read' 'j_02_i629_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc127"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:169]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.51ns)   --->   "%icmp_ln167 = icmp_eq  i2 %i_1, i2 2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:167]   --->   Operation 21 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.62ns)   --->   "%add_ln167 = add i2 %i_1, i2 1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:167]   --->   Operation 23 'add' 'add_ln167' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %for.inc127.split, void %for.end131.exitStub" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:167]   --->   Operation 24 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i2 %i_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:169]   --->   Operation 25 'trunc' 'trunc_ln169' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.52ns)   --->   "%select_ln184 = select i1 %trunc_ln169, i32 %j_02_i629_read, i32 %i_04_i627_read" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:184]   --->   Operation 26 'select' 'select_ln184' <Predicate = (!icmp_ln167)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [4/4] (6.67ns)   --->   "%c = sitofp i32 %select_ln184" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:184]   --->   Operation 27 'sitofp' 'c' <Predicate = (!icmp_ln167)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.51ns)   --->   "%e_last_V = icmp_eq  i2 %i_1, i2 1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:173]   --->   Operation 28 'icmp' 'e_last_V' <Predicate = (!icmp_ln167)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln167 = store i2 %add_ln167, i2 %i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:167]   --->   Operation 29 'store' 'store_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.67>
ST_2 : Operation 30 [3/4] (6.67ns)   --->   "%c = sitofp i32 %select_ln184" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:184]   --->   Operation 30 'sitofp' 'c' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 31 [2/4] (6.67ns)   --->   "%c = sitofp i32 %select_ln184" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:184]   --->   Operation 31 'sitofp' 'c' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln167)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:167]   --->   Operation 32 'specloopname' 'specloopname_ln167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/4] (6.67ns)   --->   "%c = sitofp i32 %select_ln184" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:184]   --->   Operation 33 'sitofp' 'c' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_w_V = bitcast i32 %c" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:185]   --->   Operation 34 'bitcast' 'p_w_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V, i32 %p_w_V, i4 15, i4 15, i4 4, i1 %e_last_V, i5 9, i5 10"   --->   Operation 35 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc127" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:167]   --->   Operation 36 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ j_02_i629]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_04_i627]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
i_04_i627_read     (read             ) [ 00000]
j_02_i629_read     (read             ) [ 00000]
store_ln0          (store            ) [ 00000]
br_ln0             (br               ) [ 00000]
i_1                (load             ) [ 00000]
specpipeline_ln0   (specpipeline     ) [ 00000]
icmp_ln167         (icmp             ) [ 01110]
empty              (speclooptripcount) [ 00000]
add_ln167          (add              ) [ 00000]
br_ln167           (br               ) [ 00000]
trunc_ln169        (trunc            ) [ 00000]
select_ln184       (select           ) [ 01111]
e_last_V           (icmp             ) [ 01111]
store_ln167        (store            ) [ 00000]
specloopname_ln167 (specloopname     ) [ 00000]
c                  (sitofp           ) [ 00000]
p_w_V              (bitcast          ) [ 00000]
write_ln304        (write            ) [ 00000]
br_ln167           (br               ) [ 00000]
ret_ln0            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="j_02_i629">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j_02_i629"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_04_i627">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_04_i627"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_04_i627_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_04_i627_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="j_02_i629_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_02_i629_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln304_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="0" index="3" bw="4" slack="0"/>
<pin id="83" dir="0" index="4" bw="4" slack="0"/>
<pin id="84" dir="0" index="5" bw="1" slack="0"/>
<pin id="85" dir="0" index="6" bw="5" slack="0"/>
<pin id="86" dir="0" index="7" bw="5" slack="0"/>
<pin id="87" dir="0" index="8" bw="32" slack="0"/>
<pin id="88" dir="0" index="9" bw="1" slack="0"/>
<pin id="89" dir="0" index="10" bw="1" slack="0"/>
<pin id="90" dir="0" index="11" bw="4" slack="0"/>
<pin id="91" dir="0" index="12" bw="1" slack="3"/>
<pin id="92" dir="0" index="13" bw="5" slack="0"/>
<pin id="93" dir="0" index="14" bw="5" slack="0"/>
<pin id="94" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="2" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_1_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln167_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="2" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln167_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln169_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln169/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln184_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln184/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="e_last_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="e_last_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln167_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_w_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_w_V/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="167" class="1005" name="icmp_ln167_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="2"/>
<pin id="169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln167 "/>
</bind>
</comp>

<comp id="171" class="1005" name="select_ln184_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln184 "/>
</bind>
</comp>

<comp id="176" class="1005" name="e_last_V_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="3"/>
<pin id="178" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="e_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="95"><net_src comp="52" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="78" pin=10"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="78" pin=11"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="78" pin=13"/></net>

<net id="107"><net_src comp="60" pin="0"/><net_sink comp="78" pin=14"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="46" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="116" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="72" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="66" pin="2"/><net_sink comp="135" pin=2"/></net>

<net id="143"><net_src comp="135" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="148"><net_src comp="116" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="125" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="108" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="78" pin=8"/></net>

<net id="163"><net_src comp="62" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="170"><net_src comp="119" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="135" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="179"><net_src comp="144" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="78" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {4 }
	Port: out_stream_V_keep_V | {4 }
	Port: out_stream_V_strb_V | {4 }
	Port: out_stream_V_user_V | {4 }
	Port: out_stream_V_last_V | {4 }
	Port: out_stream_V_id_V | {4 }
	Port: out_stream_V_dest_V | {4 }
 - Input state : 
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7 : j_02_i629 | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7 : i_04_i627 | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7 : out_stream_V_data_V | {}
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7 : out_stream_V_keep_V | {}
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7 : out_stream_V_strb_V | {}
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7 : out_stream_V_user_V | {}
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7 : out_stream_V_last_V | {}
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7 : out_stream_V_id_V | {}
	Port: hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_167_7 : out_stream_V_dest_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln167 : 2
		add_ln167 : 2
		br_ln167 : 3
		trunc_ln169 : 2
		select_ln184 : 3
		c : 4
		e_last_V : 2
		store_ln167 : 3
	State 2
	State 3
	State 4
		p_w_V : 1
		write_ln304 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |    select_ln184_fu_135    |    0    |    32   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln167_fu_119     |    0    |    8    |
|          |      e_last_V_fu_144      |    0    |    8    |
|----------|---------------------------|---------|---------|
|    add   |      add_ln167_fu_125     |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   | i_04_i627_read_read_fu_66 |    0    |    0    |
|          | j_02_i629_read_read_fu_72 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln304_write_fu_78  |    0    |    0    |
|----------|---------------------------|---------|---------|
|  sitofp  |         grp_fu_108        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln169_fu_131    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    57   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  e_last_V_reg_176  |    1   |
|      i_reg_160     |    2   |
| icmp_ln167_reg_167 |    1   |
|select_ln184_reg_171|   32   |
+--------------------+--------+
|        Total       |   36   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_108 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.489  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   36   |   66   |
+-----------+--------+--------+--------+
