- The objective of this experiment is to learn the design principles behind a Single Cycle CPU using a subset of MIPS ISA as example.

