{
  "module_name": "gfx_8_1_enum.h",
  "hash_id": "8bca32de97a5c2739d0dde34e7017c79d0fd8f179a8d0ae6bfde6d8caa53c4ca",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_1_enum.h",
  "human_readable_source": " \n\n#ifndef GFX_8_1_ENUM_H\n#define GFX_8_1_ENUM_H\n\ntypedef enum SurfaceNumber {\n\tNUMBER_UNORM                                     = 0x0,\n\tNUMBER_SNORM                                     = 0x1,\n\tNUMBER_USCALED                                   = 0x2,\n\tNUMBER_SSCALED                                   = 0x3,\n\tNUMBER_UINT                                      = 0x4,\n\tNUMBER_SINT                                      = 0x5,\n\tNUMBER_SRGB                                      = 0x6,\n\tNUMBER_FLOAT                                     = 0x7,\n} SurfaceNumber;\ntypedef enum SurfaceSwap {\n\tSWAP_STD                                         = 0x0,\n\tSWAP_ALT                                         = 0x1,\n\tSWAP_STD_REV                                     = 0x2,\n\tSWAP_ALT_REV                                     = 0x3,\n} SurfaceSwap;\ntypedef enum CBMode {\n\tCB_DISABLE                                       = 0x0,\n\tCB_NORMAL                                        = 0x1,\n\tCB_ELIMINATE_FAST_CLEAR                          = 0x2,\n\tCB_RESOLVE                                       = 0x3,\n\tCB_DECOMPRESS                                    = 0x4,\n\tCB_FMASK_DECOMPRESS                              = 0x5,\n\tCB_DCC_DECOMPRESS                                = 0x6,\n} CBMode;\ntypedef enum RoundMode {\n\tROUND_BY_HALF                                    = 0x0,\n\tROUND_TRUNCATE                                   = 0x1,\n} RoundMode;\ntypedef enum SourceFormat {\n\tEXPORT_4C_32BPC                                  = 0x0,\n\tEXPORT_4C_16BPC                                  = 0x1,\n\tEXPORT_2C_32BPC_GR                               = 0x2,\n\tEXPORT_2C_32BPC_AR                               = 0x3,\n} SourceFormat;\ntypedef enum BlendOp {\n\tBLEND_ZERO                                       = 0x0,\n\tBLEND_ONE                                        = 0x1,\n\tBLEND_SRC_COLOR                                  = 0x2,\n\tBLEND_ONE_MINUS_SRC_COLOR                        = 0x3,\n\tBLEND_SRC_ALPHA                                  = 0x4,\n\tBLEND_ONE_MINUS_SRC_ALPHA                        = 0x5,\n\tBLEND_DST_ALPHA                                  = 0x6,\n\tBLEND_ONE_MINUS_DST_ALPHA                        = 0x7,\n\tBLEND_DST_COLOR                                  = 0x8,\n\tBLEND_ONE_MINUS_DST_COLOR                        = 0x9,\n\tBLEND_SRC_ALPHA_SATURATE                         = 0xa,\n\tBLEND_BOTH_SRC_ALPHA                             = 0xb,\n\tBLEND_BOTH_INV_SRC_ALPHA                         = 0xc,\n\tBLEND_CONSTANT_COLOR                             = 0xd,\n\tBLEND_ONE_MINUS_CONSTANT_COLOR                   = 0xe,\n\tBLEND_SRC1_COLOR                                 = 0xf,\n\tBLEND_INV_SRC1_COLOR                             = 0x10,\n\tBLEND_SRC1_ALPHA                                 = 0x11,\n\tBLEND_INV_SRC1_ALPHA                             = 0x12,\n\tBLEND_CONSTANT_ALPHA                             = 0x13,\n\tBLEND_ONE_MINUS_CONSTANT_ALPHA                   = 0x14,\n} BlendOp;\ntypedef enum CombFunc {\n\tCOMB_DST_PLUS_SRC                                = 0x0,\n\tCOMB_SRC_MINUS_DST                               = 0x1,\n\tCOMB_MIN_DST_SRC                                 = 0x2,\n\tCOMB_MAX_DST_SRC                                 = 0x3,\n\tCOMB_DST_MINUS_SRC                               = 0x4,\n} CombFunc;\ntypedef enum BlendOpt {\n\tFORCE_OPT_AUTO                                   = 0x0,\n\tFORCE_OPT_DISABLE                                = 0x1,\n\tFORCE_OPT_ENABLE_IF_SRC_A_0                      = 0x2,\n\tFORCE_OPT_ENABLE_IF_SRC_RGB_0                    = 0x3,\n\tFORCE_OPT_ENABLE_IF_SRC_ARGB_0                   = 0x4,\n\tFORCE_OPT_ENABLE_IF_SRC_A_1                      = 0x5,\n\tFORCE_OPT_ENABLE_IF_SRC_RGB_1                    = 0x6,\n\tFORCE_OPT_ENABLE_IF_SRC_ARGB_1                   = 0x7,\n} BlendOpt;\ntypedef enum CmaskCode {\n\tCMASK_CLR00_F0                                   = 0x0,\n\tCMASK_CLR00_F1                                   = 0x1,\n\tCMASK_CLR00_F2                                   = 0x2,\n\tCMASK_CLR00_FX                                   = 0x3,\n\tCMASK_CLR01_F0                                   = 0x4,\n\tCMASK_CLR01_F1                                   = 0x5,\n\tCMASK_CLR01_F2                                   = 0x6,\n\tCMASK_CLR01_FX                                   = 0x7,\n\tCMASK_CLR10_F0                                   = 0x8,\n\tCMASK_CLR10_F1                                   = 0x9,\n\tCMASK_CLR10_F2                                   = 0xa,\n\tCMASK_CLR10_FX                                   = 0xb,\n\tCMASK_CLR11_F0                                   = 0xc,\n\tCMASK_CLR11_F1                                   = 0xd,\n\tCMASK_CLR11_F2                                   = 0xe,\n\tCMASK_CLR11_FX                                   = 0xf,\n} CmaskCode;\ntypedef enum CmaskAddr {\n\tCMASK_ADDR_TILED                                 = 0x0,\n\tCMASK_ADDR_LINEAR                                = 0x1,\n\tCMASK_ADDR_COMPATIBLE                            = 0x2,\n} CmaskAddr;\ntypedef enum CBPerfSel {\n\tCB_PERF_SEL_NONE                                 = 0x0,\n\tCB_PERF_SEL_BUSY                                 = 0x1,\n\tCB_PERF_SEL_CORE_SCLK_VLD                        = 0x2,\n\tCB_PERF_SEL_REG_SCLK0_VLD                        = 0x3,\n\tCB_PERF_SEL_REG_SCLK1_VLD                        = 0x4,\n\tCB_PERF_SEL_DRAWN_QUAD                           = 0x5,\n\tCB_PERF_SEL_DRAWN_PIXEL                          = 0x6,\n\tCB_PERF_SEL_DRAWN_QUAD_FRAGMENT                  = 0x7,\n\tCB_PERF_SEL_DRAWN_TILE                           = 0x8,\n\tCB_PERF_SEL_DB_CB_TILE_VALID_READY               = 0x9,\n\tCB_PERF_SEL_DB_CB_TILE_VALID_READYB              = 0xa,\n\tCB_PERF_SEL_DB_CB_TILE_VALIDB_READY              = 0xb,\n\tCB_PERF_SEL_DB_CB_TILE_VALIDB_READYB             = 0xc,\n\tCB_PERF_SEL_CM_FC_TILE_VALID_READY               = 0xd,\n\tCB_PERF_SEL_CM_FC_TILE_VALID_READYB              = 0xe,\n\tCB_PERF_SEL_CM_FC_TILE_VALIDB_READY              = 0xf,\n\tCB_PERF_SEL_CM_FC_TILE_VALIDB_READYB             = 0x10,\n\tCB_PERF_SEL_MERGE_TILE_ONLY_VALID_READY          = 0x11,\n\tCB_PERF_SEL_MERGE_TILE_ONLY_VALID_READYB         = 0x12,\n\tCB_PERF_SEL_DB_CB_LQUAD_VALID_READY              = 0x13,\n\tCB_PERF_SEL_DB_CB_LQUAD_VALID_READYB             = 0x14,\n\tCB_PERF_SEL_DB_CB_LQUAD_VALIDB_READY             = 0x15,\n\tCB_PERF_SEL_DB_CB_LQUAD_VALIDB_READYB            = 0x16,\n\tCB_PERF_SEL_LQUAD_NO_TILE                        = 0x17,\n\tCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_32_R          = 0x18,\n\tCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_32_AR         = 0x19,\n\tCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_32_GR         = 0x1a,\n\tCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_32_ABGR       = 0x1b,\n\tCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_FP16_ABGR     = 0x1c,\n\tCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_SIGNED16_ABGR = 0x1d,\n\tCB_PERF_SEL_LQUAD_FORMAT_IS_EXPORT_UNSIGNED16_ABGR= 0x1e,\n\tCB_PERF_SEL_QUAD_KILLED_BY_EXTRA_PIXEL_EXPORT    = 0x1f,\n\tCB_PERF_SEL_QUAD_KILLED_BY_COLOR_INVALID         = 0x20,\n\tCB_PERF_SEL_QUAD_KILLED_BY_NULL_TARGET_SHADER_MASK= 0x21,\n\tCB_PERF_SEL_QUAD_KILLED_BY_NULL_SAMPLE_MASK      = 0x22,\n\tCB_PERF_SEL_QUAD_KILLED_BY_DISCARD_PIXEL         = 0x23,\n\tCB_PERF_SEL_FC_CLEAR_QUAD_VALID_READY            = 0x24,\n\tCB_PERF_SEL_FC_CLEAR_QUAD_VALID_READYB           = 0x25,\n\tCB_PERF_SEL_FC_CLEAR_QUAD_VALIDB_READY           = 0x26,\n\tCB_PERF_SEL_FC_CLEAR_QUAD_VALIDB_READYB          = 0x27,\n\tCB_PERF_SEL_FOP_IN_VALID_READY                   = 0x28,\n\tCB_PERF_SEL_FOP_IN_VALID_READYB                  = 0x29,\n\tCB_PERF_SEL_FOP_IN_VALIDB_READY                  = 0x2a,\n\tCB_PERF_SEL_FOP_IN_VALIDB_READYB                 = 0x2b,\n\tCB_PERF_SEL_FC_CC_QUADFRAG_VALID_READY           = 0x2c,\n\tCB_PERF_SEL_FC_CC_QUADFRAG_VALID_READYB          = 0x2d,\n\tCB_PERF_SEL_FC_CC_QUADFRAG_VALIDB_READY          = 0x2e,\n\tCB_PERF_SEL_FC_CC_QUADFRAG_VALIDB_READYB         = 0x2f,\n\tCB_PERF_SEL_CC_IB_SR_FRAG_VALID_READY            = 0x30,\n\tCB_PERF_SEL_CC_IB_SR_FRAG_VALID_READYB           = 0x31,\n\tCB_PERF_SEL_CC_IB_SR_FRAG_VALIDB_READY           = 0x32,\n\tCB_PERF_SEL_CC_IB_SR_FRAG_VALIDB_READYB          = 0x33,\n\tCB_PERF_SEL_CC_IB_TB_FRAG_VALID_READY            = 0x34,\n\tCB_PERF_SEL_CC_IB_TB_FRAG_VALID_READYB           = 0x35,\n\tCB_PERF_SEL_CC_IB_TB_FRAG_VALIDB_READY           = 0x36,\n\tCB_PERF_SEL_CC_IB_TB_FRAG_VALIDB_READYB          = 0x37,\n\tCB_PERF_SEL_CC_RB_BC_EVENFRAG_VALID_READY        = 0x38,\n\tCB_PERF_SEL_CC_RB_BC_EVENFRAG_VALID_READYB       = 0x39,\n\tCB_PERF_SEL_CC_RB_BC_EVENFRAG_VALIDB_READY       = 0x3a,\n\tCB_PERF_SEL_CC_RB_BC_EVENFRAG_VALIDB_READYB      = 0x3b,\n\tCB_PERF_SEL_CC_RB_BC_ODDFRAG_VALID_READY         = 0x3c,\n\tCB_PERF_SEL_CC_RB_BC_ODDFRAG_VALID_READYB        = 0x3d,\n\tCB_PERF_SEL_CC_RB_BC_ODDFRAG_VALIDB_READY        = 0x3e,\n\tCB_PERF_SEL_CC_RB_BC_ODDFRAG_VALIDB_READYB       = 0x3f,\n\tCB_PERF_SEL_CC_BC_CS_FRAG_VALID                  = 0x40,\n\tCB_PERF_SEL_CM_CACHE_HIT                         = 0x41,\n\tCB_PERF_SEL_CM_CACHE_TAG_MISS                    = 0x42,\n\tCB_PERF_SEL_CM_CACHE_SECTOR_MISS                 = 0x43,\n\tCB_PERF_SEL_CM_CACHE_REEVICTION_STALL            = 0x44,\n\tCB_PERF_SEL_CM_CACHE_EVICT_NONZERO_INFLIGHT_STALL= 0x45,\n\tCB_PERF_SEL_CM_CACHE_REPLACE_PENDING_EVICT_STALL = 0x46,\n\tCB_PERF_SEL_CM_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL= 0x47,\n\tCB_PERF_SEL_CM_CACHE_READ_OUTPUT_STALL           = 0x48,\n\tCB_PERF_SEL_CM_CACHE_WRITE_OUTPUT_STALL          = 0x49,\n\tCB_PERF_SEL_CM_CACHE_ACK_OUTPUT_STALL            = 0x4a,\n\tCB_PERF_SEL_CM_CACHE_STALL                       = 0x4b,\n\tCB_PERF_SEL_CM_CACHE_FLUSH                       = 0x4c,\n\tCB_PERF_SEL_CM_CACHE_TAGS_FLUSHED                = 0x4d,\n\tCB_PERF_SEL_CM_CACHE_SECTORS_FLUSHED             = 0x4e,\n\tCB_PERF_SEL_CM_CACHE_DIRTY_SECTORS_FLUSHED       = 0x4f,\n\tCB_PERF_SEL_FC_CACHE_HIT                         = 0x50,\n\tCB_PERF_SEL_FC_CACHE_TAG_MISS                    = 0x51,\n\tCB_PERF_SEL_FC_CACHE_SECTOR_MISS                 = 0x52,\n\tCB_PERF_SEL_FC_CACHE_REEVICTION_STALL            = 0x53,\n\tCB_PERF_SEL_FC_CACHE_EVICT_NONZERO_INFLIGHT_STALL= 0x54,\n\tCB_PERF_SEL_FC_CACHE_REPLACE_PENDING_EVICT_STALL = 0x55,\n\tCB_PERF_SEL_FC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL= 0x56,\n\tCB_PERF_SEL_FC_CACHE_READ_OUTPUT_STALL           = 0x57,\n\tCB_PERF_SEL_FC_CACHE_WRITE_OUTPUT_STALL          = 0x58,\n\tCB_PERF_SEL_FC_CACHE_ACK_OUTPUT_STALL            = 0x59,\n\tCB_PERF_SEL_FC_CACHE_STALL                       = 0x5a,\n\tCB_PERF_SEL_FC_CACHE_FLUSH                       = 0x5b,\n\tCB_PERF_SEL_FC_CACHE_TAGS_FLUSHED                = 0x5c,\n\tCB_PERF_SEL_FC_CACHE_SECTORS_FLUSHED             = 0x5d,\n\tCB_PERF_SEL_FC_CACHE_DIRTY_SECTORS_FLUSHED       = 0x5e,\n\tCB_PERF_SEL_CC_CACHE_HIT                         = 0x5f,\n\tCB_PERF_SEL_CC_CACHE_TAG_MISS                    = 0x60,\n\tCB_PERF_SEL_CC_CACHE_SECTOR_MISS                 = 0x61,\n\tCB_PERF_SEL_CC_CACHE_REEVICTION_STALL            = 0x62,\n\tCB_PERF_SEL_CC_CACHE_EVICT_NONZERO_INFLIGHT_STALL= 0x63,\n\tCB_PERF_SEL_CC_CACHE_REPLACE_PENDING_EVICT_STALL = 0x64,\n\tCB_PERF_SEL_CC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL= 0x65,\n\tCB_PERF_SEL_CC_CACHE_READ_OUTPUT_STALL           = 0x66,\n\tCB_PERF_SEL_CC_CACHE_WRITE_OUTPUT_STALL          = 0x67,\n\tCB_PERF_SEL_CC_CACHE_ACK_OUTPUT_STALL            = 0x68,\n\tCB_PERF_SEL_CC_CACHE_STALL                       = 0x69,\n\tCB_PERF_SEL_CC_CACHE_FLUSH                       = 0x6a,\n\tCB_PERF_SEL_CC_CACHE_TAGS_FLUSHED                = 0x6b,\n\tCB_PERF_SEL_CC_CACHE_SECTORS_FLUSHED             = 0x6c,\n\tCB_PERF_SEL_CC_CACHE_DIRTY_SECTORS_FLUSHED       = 0x6d,\n\tCB_PERF_SEL_CC_CACHE_WA_TO_RMW_CONVERSION        = 0x6e,\n\tCB_PERF_SEL_CC_CACHE_READS_SAVED_DUE_TO_DCC      = 0x6f,\n\tCB_PERF_SEL_CB_TAP_WRREQ_VALID_READY             = 0x70,\n\tCB_PERF_SEL_CB_TAP_WRREQ_VALID_READYB            = 0x71,\n\tCB_PERF_SEL_CB_TAP_WRREQ_VALIDB_READY            = 0x72,\n\tCB_PERF_SEL_CB_TAP_WRREQ_VALIDB_READYB           = 0x73,\n\tCB_PERF_SEL_CM_MC_WRITE_REQUEST                  = 0x74,\n\tCB_PERF_SEL_FC_MC_WRITE_REQUEST                  = 0x75,\n\tCB_PERF_SEL_CC_MC_WRITE_REQUEST                  = 0x76,\n\tCB_PERF_SEL_CM_MC_WRITE_REQUESTS_IN_FLIGHT       = 0x77,\n\tCB_PERF_SEL_FC_MC_WRITE_REQUESTS_IN_FLIGHT       = 0x78,\n\tCB_PERF_SEL_CC_MC_WRITE_REQUESTS_IN_FLIGHT       = 0x79,\n\tCB_PERF_SEL_CB_TAP_RDREQ_VALID_READY             = 0x7a,\n\tCB_PERF_SEL_CB_TAP_RDREQ_VALID_READYB            = 0x7b,\n\tCB_PERF_SEL_CB_TAP_RDREQ_VALIDB_READY            = 0x7c,\n\tCB_PERF_SEL_CB_TAP_RDREQ_VALIDB_READYB           = 0x7d,\n\tCB_PERF_SEL_CM_MC_READ_REQUEST                   = 0x7e,\n\tCB_PERF_SEL_FC_MC_READ_REQUEST                   = 0x7f,\n\tCB_PERF_SEL_CC_MC_READ_REQUEST                   = 0x80,\n\tCB_PERF_SEL_CM_MC_READ_REQUESTS_IN_FLIGHT        = 0x81,\n\tCB_PERF_SEL_FC_MC_READ_REQUESTS_IN_FLIGHT        = 0x82,\n\tCB_PERF_SEL_CC_MC_READ_REQUESTS_IN_FLIGHT        = 0x83,\n\tCB_PERF_SEL_CM_TQ_FULL                           = 0x84,\n\tCB_PERF_SEL_CM_TQ_FIFO_TILE_RESIDENCY_STALL      = 0x85,\n\tCB_PERF_SEL_FC_QUAD_RDLAT_FIFO_FULL              = 0x86,\n\tCB_PERF_SEL_FC_TILE_RDLAT_FIFO_FULL              = 0x87,\n\tCB_PERF_SEL_FC_RDLAT_FIFO_QUAD_RESIDENCY_STALL   = 0x88,\n\tCB_PERF_SEL_FOP_FMASK_RAW_STALL                  = 0x89,\n\tCB_PERF_SEL_FOP_FMASK_BYPASS_STALL               = 0x8a,\n\tCB_PERF_SEL_CC_SF_FULL                           = 0x8b,\n\tCB_PERF_SEL_CC_RB_FULL                           = 0x8c,\n\tCB_PERF_SEL_CC_EVENFIFO_QUAD_RESIDENCY_STALL     = 0x8d,\n\tCB_PERF_SEL_CC_ODDFIFO_QUAD_RESIDENCY_STALL      = 0x8e,\n\tCB_PERF_SEL_BLENDER_RAW_HAZARD_STALL             = 0x8f,\n\tCB_PERF_SEL_EVENT                                = 0x90,\n\tCB_PERF_SEL_EVENT_CACHE_FLUSH_TS                 = 0x91,\n\tCB_PERF_SEL_EVENT_CONTEXT_DONE                   = 0x92,\n\tCB_PERF_SEL_EVENT_CACHE_FLUSH                    = 0x93,\n\tCB_PERF_SEL_EVENT_CACHE_FLUSH_AND_INV_TS_EVENT   = 0x94,\n\tCB_PERF_SEL_EVENT_CACHE_FLUSH_AND_INV_EVENT      = 0x95,\n\tCB_PERF_SEL_EVENT_FLUSH_AND_INV_CB_DATA_TS       = 0x96,\n\tCB_PERF_SEL_EVENT_FLUSH_AND_INV_CB_META          = 0x97,\n\tCB_PERF_SEL_CC_SURFACE_SYNC                      = 0x98,\n\tCB_PERF_SEL_CMASK_READ_DATA_0xC                  = 0x99,\n\tCB_PERF_SEL_CMASK_READ_DATA_0xD                  = 0x9a,\n\tCB_PERF_SEL_CMASK_READ_DATA_0xE                  = 0x9b,\n\tCB_PERF_SEL_CMASK_READ_DATA_0xF                  = 0x9c,\n\tCB_PERF_SEL_CMASK_WRITE_DATA_0xC                 = 0x9d,\n\tCB_PERF_SEL_CMASK_WRITE_DATA_0xD                 = 0x9e,\n\tCB_PERF_SEL_CMASK_WRITE_DATA_0xE                 = 0x9f,\n\tCB_PERF_SEL_CMASK_WRITE_DATA_0xF                 = 0xa0,\n\tCB_PERF_SEL_TWO_PROBE_QUAD_FRAGMENT              = 0xa1,\n\tCB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT         = 0xa2,\n\tCB_PERF_SEL_DUAL_SOURCE_COLOR_QUAD_FRAGMENT      = 0xa3,\n\tCB_PERF_SEL_QUAD_HAS_1_FRAGMENT_BEFORE_UPDATE    = 0xa4,\n\tCB_PERF_SEL_QUAD_HAS_2_FRAGMENTS_BEFORE_UPDATE   = 0xa5,\n\tCB_PERF_SEL_QUAD_HAS_3_FRAGMENTS_BEFORE_UPDATE   = 0xa6,\n\tCB_PERF_SEL_QUAD_HAS_4_FRAGMENTS_BEFORE_UPDATE   = 0xa7,\n\tCB_PERF_SEL_QUAD_HAS_5_FRAGMENTS_BEFORE_UPDATE   = 0xa8,\n\tCB_PERF_SEL_QUAD_HAS_6_FRAGMENTS_BEFORE_UPDATE   = 0xa9,\n\tCB_PERF_SEL_QUAD_HAS_7_FRAGMENTS_BEFORE_UPDATE   = 0xaa,\n\tCB_PERF_SEL_QUAD_HAS_8_FRAGMENTS_BEFORE_UPDATE   = 0xab,\n\tCB_PERF_SEL_QUAD_HAS_1_FRAGMENT_AFTER_UPDATE     = 0xac,\n\tCB_PERF_SEL_QUAD_HAS_2_FRAGMENTS_AFTER_UPDATE    = 0xad,\n\tCB_PERF_SEL_QUAD_HAS_3_FRAGMENTS_AFTER_UPDATE    = 0xae,\n\tCB_PERF_SEL_QUAD_HAS_4_FRAGMENTS_AFTER_UPDATE    = 0xaf,\n\tCB_PERF_SEL_QUAD_HAS_5_FRAGMENTS_AFTER_UPDATE    = 0xb0,\n\tCB_PERF_SEL_QUAD_HAS_6_FRAGMENTS_AFTER_UPDATE    = 0xb1,\n\tCB_PERF_SEL_QUAD_HAS_7_FRAGMENTS_AFTER_UPDATE    = 0xb2,\n\tCB_PERF_SEL_QUAD_HAS_8_FRAGMENTS_AFTER_UPDATE    = 0xb3,\n\tCB_PERF_SEL_QUAD_ADDED_1_FRAGMENT                = 0xb4,\n\tCB_PERF_SEL_QUAD_ADDED_2_FRAGMENTS               = 0xb5,\n\tCB_PERF_SEL_QUAD_ADDED_3_FRAGMENTS               = 0xb6,\n\tCB_PERF_SEL_QUAD_ADDED_4_FRAGMENTS               = 0xb7,\n\tCB_PERF_SEL_QUAD_ADDED_5_FRAGMENTS               = 0xb8,\n\tCB_PERF_SEL_QUAD_ADDED_6_FRAGMENTS               = 0xb9,\n\tCB_PERF_SEL_QUAD_ADDED_7_FRAGMENTS               = 0xba,\n\tCB_PERF_SEL_QUAD_REMOVED_1_FRAGMENT              = 0xbb,\n\tCB_PERF_SEL_QUAD_REMOVED_2_FRAGMENTS             = 0xbc,\n\tCB_PERF_SEL_QUAD_REMOVED_3_FRAGMENTS             = 0xbd,\n\tCB_PERF_SEL_QUAD_REMOVED_4_FRAGMENTS             = 0xbe,\n\tCB_PERF_SEL_QUAD_REMOVED_5_FRAGMENTS             = 0xbf,\n\tCB_PERF_SEL_QUAD_REMOVED_6_FRAGMENTS             = 0xc0,\n\tCB_PERF_SEL_QUAD_REMOVED_7_FRAGMENTS             = 0xc1,\n\tCB_PERF_SEL_QUAD_READS_FRAGMENT_0                = 0xc2,\n\tCB_PERF_SEL_QUAD_READS_FRAGMENT_1                = 0xc3,\n\tCB_PERF_SEL_QUAD_READS_FRAGMENT_2                = 0xc4,\n\tCB_PERF_SEL_QUAD_READS_FRAGMENT_3                = 0xc5,\n\tCB_PERF_SEL_QUAD_READS_FRAGMENT_4                = 0xc6,\n\tCB_PERF_SEL_QUAD_READS_FRAGMENT_5                = 0xc7,\n\tCB_PERF_SEL_QUAD_READS_FRAGMENT_6                = 0xc8,\n\tCB_PERF_SEL_QUAD_READS_FRAGMENT_7                = 0xc9,\n\tCB_PERF_SEL_QUAD_WRITES_FRAGMENT_0               = 0xca,\n\tCB_PERF_SEL_QUAD_WRITES_FRAGMENT_1               = 0xcb,\n\tCB_PERF_SEL_QUAD_WRITES_FRAGMENT_2               = 0xcc,\n\tCB_PERF_SEL_QUAD_WRITES_FRAGMENT_3               = 0xcd,\n\tCB_PERF_SEL_QUAD_WRITES_FRAGMENT_4               = 0xce,\n\tCB_PERF_SEL_QUAD_WRITES_FRAGMENT_5               = 0xcf,\n\tCB_PERF_SEL_QUAD_WRITES_FRAGMENT_6               = 0xd0,\n\tCB_PERF_SEL_QUAD_WRITES_FRAGMENT_7               = 0xd1,\n\tCB_PERF_SEL_QUAD_BLEND_OPT_DONT_READ_DST         = 0xd2,\n\tCB_PERF_SEL_QUAD_BLEND_OPT_BLEND_BYPASS          = 0xd3,\n\tCB_PERF_SEL_QUAD_BLEND_OPT_DISCARD_PIXELS        = 0xd4,\n\tCB_PERF_SEL_QUAD_DST_READ_COULD_HAVE_BEEN_OPTIMIZED= 0xd5,\n\tCB_PERF_SEL_QUAD_BLENDING_COULD_HAVE_BEEN_BYPASSED= 0xd6,\n\tCB_PERF_SEL_QUAD_COULD_HAVE_BEEN_DISCARDED       = 0xd7,\n\tCB_PERF_SEL_BLEND_OPT_PIXELS_RESULT_EQ_DEST      = 0xd8,\n\tCB_PERF_SEL_DRAWN_BUSY                           = 0xd9,\n\tCB_PERF_SEL_TILE_TO_CMR_REGION_BUSY              = 0xda,\n\tCB_PERF_SEL_CMR_TO_FCR_REGION_BUSY               = 0xdb,\n\tCB_PERF_SEL_FCR_TO_CCR_REGION_BUSY               = 0xdc,\n\tCB_PERF_SEL_CCR_TO_CCW_REGION_BUSY               = 0xdd,\n\tCB_PERF_SEL_FC_PF_SLOW_MODE_QUAD_EMPTY_HALF_DROPPED= 0xde,\n\tCB_PERF_SEL_FC_SEQUENCER_CLEAR                   = 0xdf,\n\tCB_PERF_SEL_FC_SEQUENCER_ELIMINATE_FAST_CLEAR    = 0xe0,\n\tCB_PERF_SEL_FC_SEQUENCER_FMASK_DECOMPRESS        = 0xe1,\n\tCB_PERF_SEL_FC_SEQUENCER_FMASK_COMPRESSION_DISABLE= 0xe2,\n\tCB_PERF_SEL_FC_KEYID_RDLAT_FIFO_FULL             = 0xe3,\n\tCB_PERF_SEL_FC_DOC_IS_STALLED                    = 0xe4,\n\tCB_PERF_SEL_FC_DOC_MRTS_NOT_COMBINED             = 0xe5,\n\tCB_PERF_SEL_FC_DOC_MRTS_COMBINED                 = 0xe6,\n\tCB_PERF_SEL_FC_DOC_QTILE_CAM_MISS                = 0xe7,\n\tCB_PERF_SEL_FC_DOC_QTILE_CAM_HIT                 = 0xe8,\n\tCB_PERF_SEL_FC_DOC_CLINE_CAM_MISS                = 0xe9,\n\tCB_PERF_SEL_FC_DOC_CLINE_CAM_HIT                 = 0xea,\n\tCB_PERF_SEL_FC_DOC_QUAD_PTR_FIFO_IS_FULL         = 0xeb,\n\tCB_PERF_SEL_FC_DOC_OVERWROTE_1_SECTOR            = 0xec,\n\tCB_PERF_SEL_FC_DOC_OVERWROTE_2_SECTORS           = 0xed,\n\tCB_PERF_SEL_FC_DOC_OVERWROTE_3_SECTORS           = 0xee,\n\tCB_PERF_SEL_FC_DOC_OVERWROTE_4_SECTORS           = 0xef,\n\tCB_PERF_SEL_FC_DOC_TOTAL_OVERWRITTEN_SECTORS     = 0xf0,\n\tCB_PERF_SEL_FC_DCC_CACHE_HIT                     = 0xf1,\n\tCB_PERF_SEL_FC_DCC_CACHE_TAG_MISS                = 0xf2,\n\tCB_PERF_SEL_FC_DCC_CACHE_SECTOR_MISS             = 0xf3,\n\tCB_PERF_SEL_FC_DCC_CACHE_REEVICTION_STALL        = 0xf4,\n\tCB_PERF_SEL_FC_DCC_CACHE_EVICT_NONZERO_INFLIGHT_STALL= 0xf5,\n\tCB_PERF_SEL_FC_DCC_CACHE_REPLACE_PENDING_EVICT_STALL= 0xf6,\n\tCB_PERF_SEL_FC_DCC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL= 0xf7,\n\tCB_PERF_SEL_FC_DCC_CACHE_READ_OUTPUT_STALL       = 0xf8,\n\tCB_PERF_SEL_FC_DCC_CACHE_WRITE_OUTPUT_STALL      = 0xf9,\n\tCB_PERF_SEL_FC_DCC_CACHE_ACK_OUTPUT_STALL        = 0xfa,\n\tCB_PERF_SEL_FC_DCC_CACHE_STALL                   = 0xfb,\n\tCB_PERF_SEL_FC_DCC_CACHE_FLUSH                   = 0xfc,\n\tCB_PERF_SEL_FC_DCC_CACHE_TAGS_FLUSHED            = 0xfd,\n\tCB_PERF_SEL_FC_DCC_CACHE_SECTORS_FLUSHED         = 0xfe,\n\tCB_PERF_SEL_FC_DCC_CACHE_DIRTY_SECTORS_FLUSHED   = 0xff,\n\tCB_PERF_SEL_CC_DCC_BEYOND_TILE_SPLIT             = 0x100,\n\tCB_PERF_SEL_FC_MC_DCC_WRITE_REQUEST              = 0x101,\n\tCB_PERF_SEL_FC_MC_DCC_WRITE_REQUESTS_IN_FLIGHT   = 0x102,\n\tCB_PERF_SEL_FC_MC_DCC_READ_REQUEST               = 0x103,\n\tCB_PERF_SEL_FC_MC_DCC_READ_REQUESTS_IN_FLIGHT    = 0x104,\n\tCB_PERF_SEL_CC_DCC_RDREQ_STALL                   = 0x105,\n\tCB_PERF_SEL_CC_DCC_DECOMPRESS_TIDS_IN            = 0x106,\n\tCB_PERF_SEL_CC_DCC_DECOMPRESS_TIDS_OUT           = 0x107,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_TIDS_IN              = 0x108,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_TIDS_OUT             = 0x109,\n\tCB_PERF_SEL_FC_DCC_KEY_VALUE__CLEAR              = 0x10a,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__4_BLOCKS__2TO1     = 0x10b,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__3BLOCKS_2TO1__1BLOCK_2TO2= 0x10c,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__1BLOCK_2TO2__1BLOCK_2TO1= 0x10d,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__2BLOCKS_2TO1= 0x10e,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__3BLOCKS_2TO1= 0x10f,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__2BLOCKS_2TO2= 0x110,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__2BLOCKS_2TO2__1BLOCK_2TO1= 0x111,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_2TO2= 0x112,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_2TO1= 0x113,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO2__2BLOCKS_2TO1= 0x114,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__2BLOCKS_2TO1__1BLOCK_2TO2= 0x115,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__3BLOCKS_2TO2= 0x116,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__2BLOCKS_2TO2= 0x117,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO2__1BLOCK_2TO1__1BLOCK_2TO2= 0x118,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__3BLOCKS_2TO2__1BLOCK_2TO1= 0x119,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_4TO1       = 0x11a,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__1BLOCK_4TO2= 0x11b,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__1BLOCK_4TO3= 0x11c,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__1BLOCK_4TO4= 0x11d,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__1BLOCK_4TO1= 0x11e,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_4TO2       = 0x11f,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__1BLOCK_4TO3= 0x120,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__1BLOCK_4TO4= 0x121,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__1BLOCK_4TO1= 0x122,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__1BLOCK_4TO2= 0x123,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_4TO3       = 0x124,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__1BLOCK_4TO4= 0x125,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_4TO1= 0x126,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_4TO2= 0x127,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_4TO3= 0x128,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__1BLOCK_4TO1= 0x129,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__1BLOCK_4TO2= 0x12a,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__1BLOCK_4TO3= 0x12b,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO1__1BLOCK_4TO4= 0x12c,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_4TO1= 0x12d,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_4TO2= 0x12e,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_4TO3= 0x12f,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_2TO2__1BLOCK_4TO4= 0x130,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_4TO1= 0x131,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_4TO2= 0x132,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_4TO3= 0x133,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_2TO1__1BLOCK_4TO4= 0x134,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO2__1BLOCK_4TO1= 0x135,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO2__1BLOCK_4TO2= 0x136,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__2BLOCKS_2TO2__1BLOCK_4TO3= 0x137,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO1__1BLOCK_2TO1= 0x138,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO2__1BLOCK_2TO1= 0x139,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO3__1BLOCK_2TO1= 0x13a,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO4__1BLOCK_2TO1= 0x13b,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO1__1BLOCK_2TO1= 0x13c,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO2__1BLOCK_2TO1= 0x13d,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO3__1BLOCK_2TO1= 0x13e,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO4__1BLOCK_2TO1= 0x13f,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO1__1BLOCK_2TO2= 0x140,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO2__1BLOCK_2TO2= 0x141,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO3__1BLOCK_2TO2= 0x142,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_4TO4__1BLOCK_2TO2= 0x143,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO1__1BLOCK_2TO2= 0x144,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO2__1BLOCK_2TO2= 0x145,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_4TO3__1BLOCK_2TO2= 0x146,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__2BLOCKS_2TO1= 0x147,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__2BLOCKS_2TO1= 0x148,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__2BLOCKS_2TO1= 0x149,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__2BLOCKS_2TO1= 0x14a,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__2BLOCKS_2TO2= 0x14b,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__2BLOCKS_2TO2= 0x14c,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__2BLOCKS_2TO2= 0x14d,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__1BLOCK_2TO1__1BLOCK_2TO2= 0x14e,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__1BLOCK_2TO1__1BLOCK_2TO2= 0x14f,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__1BLOCK_2TO1__1BLOCK_2TO2= 0x150,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_2TO1__1BLOCK_2TO2= 0x151,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO1__1BLOCK_2TO2__1BLOCK_2TO1= 0x152,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO2__1BLOCK_2TO2__1BLOCK_2TO1= 0x153,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO3__1BLOCK_2TO2__1BLOCK_2TO1= 0x154,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_4TO4__1BLOCK_2TO2__1BLOCK_2TO1= 0x155,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO1= 0x156,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO2= 0x157,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO3= 0x158,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO4= 0x159,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO5= 0x15a,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__1BLOCK_6TO6= 0x15b,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__INV0  = 0x15c,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO1__INV1  = 0x15d,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_6TO1= 0x15e,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_6TO2= 0x15f,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_6TO3= 0x160,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_6TO4= 0x161,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__1BLOCK_6TO5= 0x162,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__INV0  = 0x163,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_2TO2__INV1  = 0x164,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO1__1BLOCK_2TO1= 0x165,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO2__1BLOCK_2TO1= 0x166,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO3__1BLOCK_2TO1= 0x167,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO4__1BLOCK_2TO1= 0x168,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO5__1BLOCK_2TO1= 0x169,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO6__1BLOCK_2TO1= 0x16a,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__INV0__1BLOCK_2TO1  = 0x16b,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__INV1__1BLOCK_2TO1  = 0x16c,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO1__1BLOCK_2TO2= 0x16d,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO2__1BLOCK_2TO2= 0x16e,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO3__1BLOCK_2TO2= 0x16f,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO4__1BLOCK_2TO2= 0x170,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_6TO5__1BLOCK_2TO2= 0x171,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__INV0__1BLOCK_2TO2  = 0x172,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__INV1__1BLOCK_2TO2  = 0x173,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO1        = 0x174,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO2        = 0x175,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO3        = 0x176,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO4        = 0x177,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO5        = 0x178,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO6        = 0x179,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__1BLOCK_8TO7        = 0x17a,\n\tCB_PERF_SEL_CC_DCC_KEY_VALUE__UNCOMPRESSED       = 0x17b,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_2TO1           = 0x17c,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_4TO1           = 0x17d,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_4TO2           = 0x17e,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_4TO3           = 0x17f,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_6TO1           = 0x180,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_6TO2           = 0x181,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_6TO3           = 0x182,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_6TO4           = 0x183,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_6TO5           = 0x184,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO1           = 0x185,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO2           = 0x186,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO3           = 0x187,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO4           = 0x188,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO5           = 0x189,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO6           = 0x18a,\n\tCB_PERF_SEL_CC_DCC_COMPRESS_RATIO_8TO7           = 0x18b,\n\tCB_PERF_SEL_RBP_EXPORT_8PIX_LIT_BOTH             = 0x18c,\n\tCB_PERF_SEL_RBP_EXPORT_8PIX_LIT_LEFT             = 0x18d,\n\tCB_PERF_SEL_RBP_EXPORT_8PIX_LIT_RIGHT            = 0x18e,\n\tCB_PERF_SEL_RBP_SPLIT_MICROTILE                  = 0x18f,\n\tCB_PERF_SEL_RBP_SPLIT_AA_SAMPLE_MASK             = 0x190,\n\tCB_PERF_SEL_RBP_SPLIT_PARTIAL_TARGET_MASK        = 0x191,\n\tCB_PERF_SEL_RBP_SPLIT_LINEAR_ADDRESSING          = 0x192,\n\tCB_PERF_SEL_RBP_SPLIT_AA_NO_FMASK_COMPRESS       = 0x193,\n\tCB_PERF_SEL_RBP_INSERT_MISSING_LAST_QUAD         = 0x194,\n} CBPerfSel;\ntypedef enum CBPerfOpFilterSel {\n\tCB_PERF_OP_FILTER_SEL_WRITE_ONLY                 = 0x0,\n\tCB_PERF_OP_FILTER_SEL_NEEDS_DESTINATION          = 0x1,\n\tCB_PERF_OP_FILTER_SEL_RESOLVE                    = 0x2,\n\tCB_PERF_OP_FILTER_SEL_DECOMPRESS                 = 0x3,\n\tCB_PERF_OP_FILTER_SEL_FMASK_DECOMPRESS           = 0x4,\n\tCB_PERF_OP_FILTER_SEL_ELIMINATE_FAST_CLEAR       = 0x5,\n} CBPerfOpFilterSel;\ntypedef enum CBPerfClearFilterSel {\n\tCB_PERF_CLEAR_FILTER_SEL_NONCLEAR                = 0x0,\n\tCB_PERF_CLEAR_FILTER_SEL_CLEAR                   = 0x1,\n} CBPerfClearFilterSel;\ntypedef enum CP_RING_ID {\n\tRINGID0                                          = 0x0,\n\tRINGID1                                          = 0x1,\n\tRINGID2                                          = 0x2,\n\tRINGID3                                          = 0x3,\n} CP_RING_ID;\ntypedef enum CP_PIPE_ID {\n\tPIPE_ID0                                         = 0x0,\n\tPIPE_ID1                                         = 0x1,\n\tPIPE_ID2                                         = 0x2,\n\tPIPE_ID3                                         = 0x3,\n} CP_PIPE_ID;\ntypedef enum CP_ME_ID {\n\tME_ID0                                           = 0x0,\n\tME_ID1                                           = 0x1,\n\tME_ID2                                           = 0x2,\n\tME_ID3                                           = 0x3,\n} CP_ME_ID;\ntypedef enum SPM_PERFMON_STATE {\n\tSTRM_PERFMON_STATE_DISABLE_AND_RESET             = 0x0,\n\tSTRM_PERFMON_STATE_START_COUNTING                = 0x1,\n\tSTRM_PERFMON_STATE_STOP_COUNTING                 = 0x2,\n\tSTRM_PERFMON_STATE_RESERVED_3                    = 0x3,\n\tSTRM_PERFMON_STATE_DISABLE_AND_RESET_PHANTOM     = 0x4,\n\tSTRM_PERFMON_STATE_COUNT_AND_DUMP_PHANTOM        = 0x5,\n} SPM_PERFMON_STATE;\ntypedef enum CP_PERFMON_STATE {\n\tCP_PERFMON_STATE_DISABLE_AND_RESET               = 0x0,\n\tCP_PERFMON_STATE_START_COUNTING                  = 0x1,\n\tCP_PERFMON_STATE_STOP_COUNTING                   = 0x2,\n\tCP_PERFMON_STATE_RESERVED_3                      = 0x3,\n\tCP_PERFMON_STATE_DISABLE_AND_RESET_PHANTOM       = 0x4,\n\tCP_PERFMON_STATE_COUNT_AND_DUMP_PHANTOM          = 0x5,\n} CP_PERFMON_STATE;\ntypedef enum CP_PERFMON_ENABLE_MODE {\n\tCP_PERFMON_ENABLE_MODE_ALWAYS_COUNT              = 0x0,\n\tCP_PERFMON_ENABLE_MODE_RESERVED_1                = 0x1,\n\tCP_PERFMON_ENABLE_MODE_COUNT_CONTEXT_TRUE        = 0x2,\n\tCP_PERFMON_ENABLE_MODE_COUNT_CONTEXT_FALSE       = 0x3,\n} CP_PERFMON_ENABLE_MODE;\ntypedef enum CPG_PERFCOUNT_SEL {\n\tCPG_PERF_SEL_ALWAYS_COUNT                        = 0x0,\n\tCPG_PERF_SEL_RBIU_FIFO_FULL                      = 0x1,\n\tCPG_PERF_SEL_CSF_RTS_BUT_MIU_NOT_RTR             = 0x2,\n\tCPG_PERF_SEL_CSF_ST_BASE_SIZE_FIFO_FULL          = 0x3,\n\tCPG_PERF_SEL_CP_GRBM_DWORDS_SENT                 = 0x4,\n\tCPG_PERF_SEL_ME_PARSER_BUSY                      = 0x5,\n\tCPG_PERF_SEL_COUNT_TYPE0_PACKETS                 = 0x6,\n\tCPG_PERF_SEL_COUNT_TYPE3_PACKETS                 = 0x7,\n\tCPG_PERF_SEL_CSF_FETCHING_CMD_BUFFERS            = 0x8,\n\tCPG_PERF_SEL_CP_GRBM_OUT_OF_CREDITS              = 0x9,\n\tCPG_PERF_SEL_CP_PFP_GRBM_OUT_OF_CREDITS          = 0xa,\n\tCPG_PERF_SEL_CP_GDS_GRBM_OUT_OF_CREDITS          = 0xb,\n\tCPG_PERF_SEL_RCIU_STALLED_ON_ME_READ             = 0xc,\n\tCPG_PERF_SEL_RCIU_STALLED_ON_DMA_READ            = 0xd,\n\tCPG_PERF_SEL_SSU_STALLED_ON_ACTIVE_CNTX          = 0xe,\n\tCPG_PERF_SEL_SSU_STALLED_ON_CLEAN_SIGNALS        = 0xf,\n\tCPG_PERF_SEL_QU_STALLED_ON_EOP_DONE_PULSE        = 0x10,\n\tCPG_PERF_SEL_QU_STALLED_ON_EOP_DONE_WR_CONFIRM   = 0x11,\n\tCPG_PERF_SEL_PFP_STALLED_ON_CSF_READY            = 0x12,\n\tCPG_PERF_SEL_PFP_STALLED_ON_MEQ_READY            = 0x13,\n\tCPG_PERF_SEL_PFP_STALLED_ON_RCIU_READY           = 0x14,\n\tCPG_PERF_SEL_PFP_STALLED_FOR_DATA_FROM_ROQ       = 0x15,\n\tCPG_PERF_SEL_ME_STALLED_FOR_DATA_FROM_PFP        = 0x16,\n\tCPG_PERF_SEL_ME_STALLED_FOR_DATA_FROM_STQ        = 0x17,\n\tCPG_PERF_SEL_ME_STALLED_ON_NO_AVAIL_GFX_CNTX     = 0x18,\n\tCPG_PERF_SEL_ME_STALLED_WRITING_TO_RCIU          = 0x19,\n\tCPG_PERF_SEL_ME_STALLED_WRITING_CONSTANTS        = 0x1a,\n\tCPG_PERF_SEL_ME_STALLED_ON_PARTIAL_FLUSH         = 0x1b,\n\tCPG_PERF_SEL_ME_WAIT_ON_CE_COUNTER               = 0x1c,\n\tCPG_PERF_SEL_ME_WAIT_ON_AVAIL_BUFFER             = 0x1d,\n\tCPG_PERF_SEL_SEMAPHORE_BUSY_POLLING_FOR_PASS     = 0x1e,\n\tCPG_PERF_SEL_LOAD_STALLED_ON_SET_COHERENCY       = 0x1f,\n\tCPG_PERF_SEL_DYNAMIC_CLK_VALID                   = 0x20,\n\tCPG_PERF_SEL_REGISTER_CLK_VALID                  = 0x21,\n\tCPG_PERF_SEL_MIU_WRITE_REQUEST_SENT              = 0x22,\n\tCPG_PERF_SEL_MIU_READ_REQUEST_SENT               = 0x23,\n\tCPG_PERF_SEL_CE_STALL_RAM_DUMP                   = 0x24,\n\tCPG_PERF_SEL_CE_STALL_RAM_WRITE                  = 0x25,\n\tCPG_PERF_SEL_CE_STALL_ON_INC_FIFO                = 0x26,\n\tCPG_PERF_SEL_CE_STALL_ON_WR_RAM_FIFO             = 0x27,\n\tCPG_PERF_SEL_CE_STALL_ON_DATA_FROM_MIU           = 0x28,\n\tCPG_PERF_SEL_CE_STALL_ON_DATA_FROM_ROQ           = 0x29,\n\tCPG_PERF_SEL_CE_STALL_ON_CE_BUFFER_FLAG          = 0x2a,\n\tCPG_PERF_SEL_CE_STALL_ON_DE_COUNTER              = 0x2b,\n\tCPG_PERF_SEL_TCIU_STALL_WAIT_ON_FREE             = 0x2c,\n\tCPG_PERF_SEL_TCIU_STALL_WAIT_ON_TAGS             = 0x2d,\n\tCPG_PERF_SEL_ATCL2IU_STALL_WAIT_ON_FREE          = 0x2e,\n\tCPG_PERF_SEL_ATCL2IU_STALL_WAIT_ON_TAGS          = 0x2f,\n\tCPG_PERF_SEL_ATCL1_STALL_ON_TRANSLATION          = 0x30,\n} CPG_PERFCOUNT_SEL;\ntypedef enum CPF_PERFCOUNT_SEL {\n\tCPF_PERF_SEL_ALWAYS_COUNT                        = 0x0,\n\tCPF_PERF_SEL_MIU_STALLED_WAITING_RDREQ_FREE      = 0x1,\n\tCPF_PERF_SEL_TCIU_STALLED_WAITING_ON_FREE        = 0x2,\n\tCPF_PERF_SEL_TCIU_STALLED_WAITING_ON_TAGS        = 0x3,\n\tCPF_PERF_SEL_CSF_BUSY_FOR_FETCHING_RING          = 0x4,\n\tCPF_PERF_SEL_CSF_BUSY_FOR_FETCHING_IB1           = 0x5,\n\tCPF_PERF_SEL_CSF_BUSY_FOR_FETCHING_IB2           = 0x6,\n\tCPF_PERF_SEL_CSF_BUSY_FOR_FECTHINC_STATE         = 0x7,\n\tCPF_PERF_SEL_MIU_BUSY_FOR_OUTSTANDING_TAGS       = 0x8,\n\tCPF_PERF_SEL_CSF_RTS_MIU_NOT_RTR                 = 0x9,\n\tCPF_PERF_SEL_CSF_STATE_FIFO_NOT_RTR              = 0xa,\n\tCPF_PERF_SEL_CSF_FETCHING_CMD_BUFFERS            = 0xb,\n\tCPF_PERF_SEL_GRBM_DWORDS_SENT                    = 0xc,\n\tCPF_PERF_SEL_DYNAMIC_CLOCK_VALID                 = 0xd,\n\tCPF_PERF_SEL_REGISTER_CLOCK_VALID                = 0xe,\n\tCPF_PERF_SEL_MIU_WRITE_REQUEST_SEND              = 0xf,\n\tCPF_PERF_SEL_MIU_READ_REQUEST_SEND               = 0x10,\n\tCPF_PERF_SEL_ATCL2IU_STALL_WAIT_ON_FREE          = 0x11,\n\tCPF_PERF_SEL_ATCL2IU_STALL_WAIT_ON_TAGS          = 0x12,\n\tCPF_PERF_SEL_ATCL1_STALL_ON_TRANSLATION          = 0x13,\n} CPF_PERFCOUNT_SEL;\ntypedef enum CPC_PERFCOUNT_SEL {\n\tCPC_PERF_SEL_ALWAYS_COUNT                        = 0x0,\n\tCPC_PERF_SEL_RCIU_STALL_WAIT_ON_FREE             = 0x1,\n\tCPC_PERF_SEL_RCIU_STALL_PRIV_VIOLATION           = 0x2,\n\tCPC_PERF_SEL_MIU_STALL_ON_RDREQ_FREE             = 0x3,\n\tCPC_PERF_SEL_MIU_STALL_ON_WRREQ_FREE             = 0x4,\n\tCPC_PERF_SEL_TCIU_STALL_WAIT_ON_FREE             = 0x5,\n\tCPC_PERF_SEL_ME1_STALL_WAIT_ON_RCIU_READY        = 0x6,\n\tCPC_PERF_SEL_ME1_STALL_WAIT_ON_RCIU_READY_PERF   = 0x7,\n\tCPC_PERF_SEL_ME1_STALL_WAIT_ON_RCIU_READ         = 0x8,\n\tCPC_PERF_SEL_ME1_STALL_WAIT_ON_MIU_READ          = 0x9,\n\tCPC_PERF_SEL_ME1_STALL_WAIT_ON_MIU_WRITE         = 0xa,\n\tCPC_PERF_SEL_ME1_STALL_ON_DATA_FROM_ROQ          = 0xb,\n\tCPC_PERF_SEL_ME1_STALL_ON_DATA_FROM_ROQ_PERF     = 0xc,\n\tCPC_PERF_SEL_ME1_BUSY_FOR_PACKET_DECODE          = 0xd,\n\tCPC_PERF_SEL_ME2_STALL_WAIT_ON_RCIU_READY        = 0xe,\n\tCPC_PERF_SEL_ME2_STALL_WAIT_ON_RCIU_READY_PERF   = 0xf,\n\tCPC_PERF_SEL_ME2_STALL_WAIT_ON_RCIU_READ         = 0x10,\n\tCPC_PERF_SEL_ME2_STALL_WAIT_ON_MIU_READ          = 0x11,\n\tCPC_PERF_SEL_ME2_STALL_WAIT_ON_MIU_WRITE         = 0x12,\n\tCPC_PERF_SEL_ME2_STALL_ON_DATA_FROM_ROQ          = 0x13,\n\tCPC_PERF_SEL_ME2_STALL_ON_DATA_FROM_ROQ_PERF     = 0x14,\n\tCPC_PERF_SEL_ME2_BUSY_FOR_PACKET_DECODE          = 0x15,\n\tCPC_PERF_SEL_ATCL2IU_STALL_WAIT_ON_FREE          = 0x16,\n\tCPC_PERF_SEL_ATCL2IU_STALL_WAIT_ON_TAGS          = 0x17,\n\tCPC_PERF_SEL_ATCL1_STALL_ON_TRANSLATION          = 0x18,\n} CPC_PERFCOUNT_SEL;\ntypedef enum CP_ALPHA_TAG_RAM_SEL {\n\tCPG_TAG_RAM                                      = 0x0,\n\tCPC_TAG_RAM                                      = 0x1,\n\tCPF_TAG_RAM                                      = 0x2,\n\tRSV_TAG_RAM                                      = 0x3,\n} CP_ALPHA_TAG_RAM_SEL;\n#define SEM_ECC_ERROR                             0x0\n#define SEM_RESERVED                              0x1\n#define SEM_FAILED                                0x2\n#define SEM_PASSED                                0x3\n#define IQ_QUEUE_SLEEP                            0x0\n#define IQ_OFFLOAD_RETRY                          0x1\n#define IQ_SCH_WAVE_MSG                           0x2\n#define IQ_SEM_REARM                              0x3\n#define IQ_DEQUEUE_RETRY                          0x4\n#define IQ_INTR_TYPE_PQ                           0x0\n#define IQ_INTR_TYPE_IB                           0x1\n#define IQ_INTR_TYPE_MQD                          0x2\n#define VMID_SZ                                   0x4\n#define CONFIG_SPACE_START                        0x2000\n#define CONFIG_SPACE_END                          0x9fff\n#define CONFIG_SPACE1_START                       0x2000\n#define CONFIG_SPACE1_END                         0x2bff\n#define CONFIG_SPACE2_START                       0x3000\n#define CONFIG_SPACE2_END                         0x9fff\n#define UCONFIG_SPACE_START                       0xc000\n#define UCONFIG_SPACE_END                         0xffff\n#define PERSISTENT_SPACE_START                    0x2c00\n#define PERSISTENT_SPACE_END                      0x2fff\n#define CONTEXT_SPACE_START                       0xa000\n#define CONTEXT_SPACE_END                         0xbfff\ntypedef enum ForceControl {\n\tFORCE_OFF                                        = 0x0,\n\tFORCE_ENABLE                                     = 0x1,\n\tFORCE_DISABLE                                    = 0x2,\n\tFORCE_RESERVED                                   = 0x3,\n} ForceControl;\ntypedef enum ZSamplePosition {\n\tZ_SAMPLE_CENTER                                  = 0x0,\n\tZ_SAMPLE_CENTROID                                = 0x1,\n} ZSamplePosition;\ntypedef enum ZOrder {\n\tLATE_Z                                           = 0x0,\n\tEARLY_Z_THEN_LATE_Z                              = 0x1,\n\tRE_Z                                             = 0x2,\n\tEARLY_Z_THEN_RE_Z                                = 0x3,\n} ZOrder;\ntypedef enum ZpassControl {\n\tZPASS_DISABLE                                    = 0x0,\n\tZPASS_SAMPLES                                    = 0x1,\n\tZPASS_PIXELS                                     = 0x2,\n} ZpassControl;\ntypedef enum ZModeForce {\n\tNO_FORCE                                         = 0x0,\n\tFORCE_EARLY_Z                                    = 0x1,\n\tFORCE_LATE_Z                                     = 0x2,\n\tFORCE_RE_Z                                       = 0x3,\n} ZModeForce;\ntypedef enum ZLimitSumm {\n\tFORCE_SUMM_OFF                                   = 0x0,\n\tFORCE_SUMM_MINZ                                  = 0x1,\n\tFORCE_SUMM_MAXZ                                  = 0x2,\n\tFORCE_SUMM_BOTH                                  = 0x3,\n} ZLimitSumm;\ntypedef enum CompareFrag {\n\tFRAG_NEVER                                       = 0x0,\n\tFRAG_LESS                                        = 0x1,\n\tFRAG_EQUAL                                       = 0x2,\n\tFRAG_LEQUAL                                      = 0x3,\n\tFRAG_GREATER                                     = 0x4,\n\tFRAG_NOTEQUAL                                    = 0x5,\n\tFRAG_GEQUAL                                      = 0x6,\n\tFRAG_ALWAYS                                      = 0x7,\n} CompareFrag;\ntypedef enum StencilOp {\n\tSTENCIL_KEEP                                     = 0x0,\n\tSTENCIL_ZERO                                     = 0x1,\n\tSTENCIL_ONES                                     = 0x2,\n\tSTENCIL_REPLACE_TEST                             = 0x3,\n\tSTENCIL_REPLACE_OP                               = 0x4,\n\tSTENCIL_ADD_CLAMP                                = 0x5,\n\tSTENCIL_SUB_CLAMP                                = 0x6,\n\tSTENCIL_INVERT                                   = 0x7,\n\tSTENCIL_ADD_WRAP                                 = 0x8,\n\tSTENCIL_SUB_WRAP                                 = 0x9,\n\tSTENCIL_AND                                      = 0xa,\n\tSTENCIL_OR                                       = 0xb,\n\tSTENCIL_XOR                                      = 0xc,\n\tSTENCIL_NAND                                     = 0xd,\n\tSTENCIL_NOR                                      = 0xe,\n\tSTENCIL_XNOR                                     = 0xf,\n} StencilOp;\ntypedef enum ConservativeZExport {\n\tEXPORT_ANY_Z                                     = 0x0,\n\tEXPORT_LESS_THAN_Z                               = 0x1,\n\tEXPORT_GREATER_THAN_Z                            = 0x2,\n\tEXPORT_RESERVED                                  = 0x3,\n} ConservativeZExport;\ntypedef enum DbPSLControl {\n\tPSLC_AUTO                                        = 0x0,\n\tPSLC_ON_HANG_ONLY                                = 0x1,\n\tPSLC_ASAP                                        = 0x2,\n\tPSLC_COUNTDOWN                                   = 0x3,\n} DbPSLControl;\ntypedef enum PerfCounter_Vals {\n\tDB_PERF_SEL_SC_DB_tile_sends                     = 0x0,\n\tDB_PERF_SEL_SC_DB_tile_busy                      = 0x1,\n\tDB_PERF_SEL_SC_DB_tile_stalls                    = 0x2,\n\tDB_PERF_SEL_SC_DB_tile_events                    = 0x3,\n\tDB_PERF_SEL_SC_DB_tile_tiles                     = 0x4,\n\tDB_PERF_SEL_SC_DB_tile_covered                   = 0x5,\n\tDB_PERF_SEL_hiz_tc_read_starved                  = 0x6,\n\tDB_PERF_SEL_hiz_tc_write_stall                   = 0x7,\n\tDB_PERF_SEL_hiz_qtiles_culled                    = 0x8,\n\tDB_PERF_SEL_his_qtiles_culled                    = 0x9,\n\tDB_PERF_SEL_DB_SC_tile_sends                     = 0xa,\n\tDB_PERF_SEL_DB_SC_tile_busy                      = 0xb,\n\tDB_PERF_SEL_DB_SC_tile_stalls                    = 0xc,\n\tDB_PERF_SEL_DB_SC_tile_df_stalls                 = 0xd,\n\tDB_PERF_SEL_DB_SC_tile_tiles                     = 0xe,\n\tDB_PERF_SEL_DB_SC_tile_culled                    = 0xf,\n\tDB_PERF_SEL_DB_SC_tile_hier_kill                 = 0x10,\n\tDB_PERF_SEL_DB_SC_tile_fast_ops                  = 0x11,\n\tDB_PERF_SEL_DB_SC_tile_no_ops                    = 0x12,\n\tDB_PERF_SEL_DB_SC_tile_tile_rate                 = 0x13,\n\tDB_PERF_SEL_DB_SC_tile_ssaa_kill                 = 0x14,\n\tDB_PERF_SEL_DB_SC_tile_fast_z_ops                = 0x15,\n\tDB_PERF_SEL_DB_SC_tile_fast_stencil_ops          = 0x16,\n\tDB_PERF_SEL_SC_DB_quad_sends                     = 0x17,\n\tDB_PERF_SEL_SC_DB_quad_busy                      = 0x18,\n\tDB_PERF_SEL_SC_DB_quad_squads                    = 0x19,\n\tDB_PERF_SEL_SC_DB_quad_tiles                     = 0x1a,\n\tDB_PERF_SEL_SC_DB_quad_pixels                    = 0x1b,\n\tDB_PERF_SEL_SC_DB_quad_killed_tiles              = 0x1c,\n\tDB_PERF_SEL_DB_SC_quad_sends                     = 0x1d,\n\tDB_PERF_SEL_DB_SC_quad_busy                      = 0x1e,\n\tDB_PERF_SEL_DB_SC_quad_stalls                    = 0x1f,\n\tDB_PERF_SEL_DB_SC_quad_tiles                     = 0x20,\n\tDB_PERF_SEL_DB_SC_quad_lit_quad                  = 0x21,\n\tDB_PERF_SEL_DB_CB_tile_sends                     = 0x22,\n\tDB_PERF_SEL_DB_CB_tile_busy                      = 0x23,\n\tDB_PERF_SEL_DB_CB_tile_stalls                    = 0x24,\n\tDB_PERF_SEL_SX_DB_quad_sends                     = 0x25,\n\tDB_PERF_SEL_SX_DB_quad_busy                      = 0x26,\n\tDB_PERF_SEL_SX_DB_quad_stalls                    = 0x27,\n\tDB_PERF_SEL_SX_DB_quad_quads                     = 0x28,\n\tDB_PERF_SEL_SX_DB_quad_pixels                    = 0x29,\n\tDB_PERF_SEL_SX_DB_quad_exports                   = 0x2a,\n\tDB_PERF_SEL_SH_quads_outstanding_sum             = 0x2b,\n\tDB_PERF_SEL_DB_CB_lquad_sends                    = 0x2c,\n\tDB_PERF_SEL_DB_CB_lquad_busy                     = 0x2d,\n\tDB_PERF_SEL_DB_CB_lquad_stalls                   = 0x2e,\n\tDB_PERF_SEL_DB_CB_lquad_quads                    = 0x2f,\n\tDB_PERF_SEL_tile_rd_sends                        = 0x30,\n\tDB_PERF_SEL_mi_tile_rd_outstanding_sum           = 0x31,\n\tDB_PERF_SEL_quad_rd_sends                        = 0x32,\n\tDB_PERF_SEL_quad_rd_busy                         = 0x33,\n\tDB_PERF_SEL_quad_rd_mi_stall                     = 0x34,\n\tDB_PERF_SEL_quad_rd_rw_collision                 = 0x35,\n\tDB_PERF_SEL_quad_rd_tag_stall                    = 0x36,\n\tDB_PERF_SEL_quad_rd_32byte_reqs                  = 0x37,\n\tDB_PERF_SEL_quad_rd_panic                        = 0x38,\n\tDB_PERF_SEL_mi_quad_rd_outstanding_sum           = 0x39,\n\tDB_PERF_SEL_quad_rdret_sends                     = 0x3a,\n\tDB_PERF_SEL_quad_rdret_busy                      = 0x3b,\n\tDB_PERF_SEL_tile_wr_sends                        = 0x3c,\n\tDB_PERF_SEL_tile_wr_acks                         = 0x3d,\n\tDB_PERF_SEL_mi_tile_wr_outstanding_sum           = 0x3e,\n\tDB_PERF_SEL_quad_wr_sends                        = 0x3f,\n\tDB_PERF_SEL_quad_wr_busy                         = 0x40,\n\tDB_PERF_SEL_quad_wr_mi_stall                     = 0x41,\n\tDB_PERF_SEL_quad_wr_coherency_stall              = 0x42,\n\tDB_PERF_SEL_quad_wr_acks                         = 0x43,\n\tDB_PERF_SEL_mi_quad_wr_outstanding_sum           = 0x44,\n\tDB_PERF_SEL_Tile_Cache_misses                    = 0x45,\n\tDB_PERF_SEL_Tile_Cache_hits                      = 0x46,\n\tDB_PERF_SEL_Tile_Cache_flushes                   = 0x47,\n\tDB_PERF_SEL_Tile_Cache_surface_stall             = 0x48,\n\tDB_PERF_SEL_Tile_Cache_starves                   = 0x49,\n\tDB_PERF_SEL_Tile_Cache_mem_return_starve         = 0x4a,\n\tDB_PERF_SEL_tcp_dispatcher_reads                 = 0x4b,\n\tDB_PERF_SEL_tcp_prefetcher_reads                 = 0x4c,\n\tDB_PERF_SEL_tcp_preloader_reads                  = 0x4d,\n\tDB_PERF_SEL_tcp_dispatcher_flushes               = 0x4e,\n\tDB_PERF_SEL_tcp_prefetcher_flushes               = 0x4f,\n\tDB_PERF_SEL_tcp_preloader_flushes                = 0x50,\n\tDB_PERF_SEL_Depth_Tile_Cache_sends               = 0x51,\n\tDB_PERF_SEL_Depth_Tile_Cache_busy                = 0x52,\n\tDB_PERF_SEL_Depth_Tile_Cache_starves             = 0x53,\n\tDB_PERF_SEL_Depth_Tile_Cache_dtile_locked        = 0x54,\n\tDB_PERF_SEL_Depth_Tile_Cache_alloc_stall         = 0x55,\n\tDB_PERF_SEL_Depth_Tile_Cache_misses              = 0x56,\n\tDB_PERF_SEL_Depth_Tile_Cache_hits                = 0x57,\n\tDB_PERF_SEL_Depth_Tile_Cache_flushes             = 0x58,\n\tDB_PERF_SEL_Depth_Tile_Cache_noop_tile           = 0x59,\n\tDB_PERF_SEL_Depth_Tile_Cache_detailed_noop       = 0x5a,\n\tDB_PERF_SEL_Depth_Tile_Cache_event               = 0x5b,\n\tDB_PERF_SEL_Depth_Tile_Cache_tile_frees          = 0x5c,\n\tDB_PERF_SEL_Depth_Tile_Cache_data_frees          = 0x5d,\n\tDB_PERF_SEL_Depth_Tile_Cache_mem_return_starve   = 0x5e,\n\tDB_PERF_SEL_Stencil_Cache_misses                 = 0x5f,\n\tDB_PERF_SEL_Stencil_Cache_hits                   = 0x60,\n\tDB_PERF_SEL_Stencil_Cache_flushes                = 0x61,\n\tDB_PERF_SEL_Stencil_Cache_starves                = 0x62,\n\tDB_PERF_SEL_Stencil_Cache_frees                  = 0x63,\n\tDB_PERF_SEL_Z_Cache_separate_Z_misses            = 0x64,\n\tDB_PERF_SEL_Z_Cache_separate_Z_hits              = 0x65,\n\tDB_PERF_SEL_Z_Cache_separate_Z_flushes           = 0x66,\n\tDB_PERF_SEL_Z_Cache_separate_Z_starves           = 0x67,\n\tDB_PERF_SEL_Z_Cache_pmask_misses                 = 0x68,\n\tDB_PERF_SEL_Z_Cache_pmask_hits                   = 0x69,\n\tDB_PERF_SEL_Z_Cache_pmask_flushes                = 0x6a,\n\tDB_PERF_SEL_Z_Cache_pmask_starves                = 0x6b,\n\tDB_PERF_SEL_Z_Cache_frees                        = 0x6c,\n\tDB_PERF_SEL_Plane_Cache_misses                   = 0x6d,\n\tDB_PERF_SEL_Plane_Cache_hits                     = 0x6e,\n\tDB_PERF_SEL_Plane_Cache_flushes                  = 0x6f,\n\tDB_PERF_SEL_Plane_Cache_starves                  = 0x70,\n\tDB_PERF_SEL_Plane_Cache_frees                    = 0x71,\n\tDB_PERF_SEL_flush_expanded_stencil               = 0x72,\n\tDB_PERF_SEL_flush_compressed_stencil             = 0x73,\n\tDB_PERF_SEL_flush_single_stencil                 = 0x74,\n\tDB_PERF_SEL_planes_flushed                       = 0x75,\n\tDB_PERF_SEL_flush_1plane                         = 0x76,\n\tDB_PERF_SEL_flush_2plane                         = 0x77,\n\tDB_PERF_SEL_flush_3plane                         = 0x78,\n\tDB_PERF_SEL_flush_4plane                         = 0x79,\n\tDB_PERF_SEL_flush_5plane                         = 0x7a,\n\tDB_PERF_SEL_flush_6plane                         = 0x7b,\n\tDB_PERF_SEL_flush_7plane                         = 0x7c,\n\tDB_PERF_SEL_flush_8plane                         = 0x7d,\n\tDB_PERF_SEL_flush_9plane                         = 0x7e,\n\tDB_PERF_SEL_flush_10plane                        = 0x7f,\n\tDB_PERF_SEL_flush_11plane                        = 0x80,\n\tDB_PERF_SEL_flush_12plane                        = 0x81,\n\tDB_PERF_SEL_flush_13plane                        = 0x82,\n\tDB_PERF_SEL_flush_14plane                        = 0x83,\n\tDB_PERF_SEL_flush_15plane                        = 0x84,\n\tDB_PERF_SEL_flush_16plane                        = 0x85,\n\tDB_PERF_SEL_flush_expanded_z                     = 0x86,\n\tDB_PERF_SEL_earlyZ_waiting_for_postZ_done        = 0x87,\n\tDB_PERF_SEL_reZ_waiting_for_postZ_done           = 0x88,\n\tDB_PERF_SEL_dk_tile_sends                        = 0x89,\n\tDB_PERF_SEL_dk_tile_busy                         = 0x8a,\n\tDB_PERF_SEL_dk_tile_quad_starves                 = 0x8b,\n\tDB_PERF_SEL_dk_tile_stalls                       = 0x8c,\n\tDB_PERF_SEL_dk_squad_sends                       = 0x8d,\n\tDB_PERF_SEL_dk_squad_busy                        = 0x8e,\n\tDB_PERF_SEL_dk_squad_stalls                      = 0x8f,\n\tDB_PERF_SEL_Op_Pipe_Busy                         = 0x90,\n\tDB_PERF_SEL_Op_Pipe_MC_Read_stall                = 0x91,\n\tDB_PERF_SEL_qc_busy                              = 0x92,\n\tDB_PERF_SEL_qc_xfc                               = 0x93,\n\tDB_PERF_SEL_qc_conflicts                         = 0x94,\n\tDB_PERF_SEL_qc_full_stall                        = 0x95,\n\tDB_PERF_SEL_qc_in_preZ_tile_stalls_postZ         = 0x96,\n\tDB_PERF_SEL_qc_in_postZ_tile_stalls_preZ         = 0x97,\n\tDB_PERF_SEL_tsc_insert_summarize_stall           = 0x98,\n\tDB_PERF_SEL_tl_busy                              = 0x99,\n\tDB_PERF_SEL_tl_dtc_read_starved                  = 0x9a,\n\tDB_PERF_SEL_tl_z_fetch_stall                     = 0x9b,\n\tDB_PERF_SEL_tl_stencil_stall                     = 0x9c,\n\tDB_PERF_SEL_tl_z_decompress_stall                = 0x9d,\n\tDB_PERF_SEL_tl_stencil_locked_stall              = 0x9e,\n\tDB_PERF_SEL_tl_events                            = 0x9f,\n\tDB_PERF_SEL_tl_summarize_squads                  = 0xa0,\n\tDB_PERF_SEL_tl_flush_expand_squads               = 0xa1,\n\tDB_PERF_SEL_tl_expand_squads                     = 0xa2,\n\tDB_PERF_SEL_tl_preZ_squads                       = 0xa3,\n\tDB_PERF_SEL_tl_postZ_squads                      = 0xa4,\n\tDB_PERF_SEL_tl_preZ_noop_squads                  = 0xa5,\n\tDB_PERF_SEL_tl_postZ_noop_squads                 = 0xa6,\n\tDB_PERF_SEL_tl_tile_ops                          = 0xa7,\n\tDB_PERF_SEL_tl_in_xfc                            = 0xa8,\n\tDB_PERF_SEL_tl_in_single_stencil_expand_stall    = 0xa9,\n\tDB_PERF_SEL_tl_in_fast_z_stall                   = 0xaa,\n\tDB_PERF_SEL_tl_out_xfc                           = 0xab,\n\tDB_PERF_SEL_tl_out_squads                        = 0xac,\n\tDB_PERF_SEL_zf_plane_multicycle                  = 0xad,\n\tDB_PERF_SEL_PostZ_Samples_passing_Z              = 0xae,\n\tDB_PERF_SEL_PostZ_Samples_failing_Z              = 0xaf,\n\tDB_PERF_SEL_PostZ_Samples_failing_S              = 0xb0,\n\tDB_PERF_SEL_PreZ_Samples_passing_Z               = 0xb1,\n\tDB_PERF_SEL_PreZ_Samples_failing_Z               = 0xb2,\n\tDB_PERF_SEL_PreZ_Samples_failing_S               = 0xb3,\n\tDB_PERF_SEL_ts_tc_update_stall                   = 0xb4,\n\tDB_PERF_SEL_sc_kick_start                        = 0xb5,\n\tDB_PERF_SEL_sc_kick_end                          = 0xb6,\n\tDB_PERF_SEL_clock_reg_active                     = 0xb7,\n\tDB_PERF_SEL_clock_main_active                    = 0xb8,\n\tDB_PERF_SEL_clock_mem_export_active              = 0xb9,\n\tDB_PERF_SEL_esr_ps_out_busy                      = 0xba,\n\tDB_PERF_SEL_esr_ps_lqf_busy                      = 0xbb,\n\tDB_PERF_SEL_esr_ps_lqf_stall                     = 0xbc,\n\tDB_PERF_SEL_etr_out_send                         = 0xbd,\n\tDB_PERF_SEL_etr_out_busy                         = 0xbe,\n\tDB_PERF_SEL_etr_out_ltile_probe_fifo_full_stall  = 0xbf,\n\tDB_PERF_SEL_etr_out_cb_tile_stall                = 0xc0,\n\tDB_PERF_SEL_etr_out_esr_stall                    = 0xc1,\n\tDB_PERF_SEL_esr_ps_sqq_busy                      = 0xc2,\n\tDB_PERF_SEL_esr_ps_sqq_stall                     = 0xc3,\n\tDB_PERF_SEL_esr_eot_fwd_busy                     = 0xc4,\n\tDB_PERF_SEL_esr_eot_fwd_holding_squad            = 0xc5,\n\tDB_PERF_SEL_esr_eot_fwd_forward                  = 0xc6,\n\tDB_PERF_SEL_esr_sqq_zi_busy                      = 0xc7,\n\tDB_PERF_SEL_esr_sqq_zi_stall                     = 0xc8,\n\tDB_PERF_SEL_postzl_sq_pt_busy                    = 0xc9,\n\tDB_PERF_SEL_postzl_sq_pt_stall                   = 0xca,\n\tDB_PERF_SEL_postzl_se_busy                       = 0xcb,\n\tDB_PERF_SEL_postzl_se_stall                      = 0xcc,\n\tDB_PERF_SEL_postzl_partial_launch                = 0xcd,\n\tDB_PERF_SEL_postzl_full_launch                   = 0xce,\n\tDB_PERF_SEL_postzl_partial_waiting               = 0xcf,\n\tDB_PERF_SEL_postzl_tile_mem_stall                = 0xd0,\n\tDB_PERF_SEL_postzl_tile_init_stall               = 0xd1,\n\tDB_PEFF_SEL_prezl_tile_mem_stall                 = 0xd2,\n\tDB_PERF_SEL_prezl_tile_init_stall                = 0xd3,\n\tDB_PERF_SEL_dtt_sm_clash_stall                   = 0xd4,\n\tDB_PERF_SEL_dtt_sm_slot_stall                    = 0xd5,\n\tDB_PERF_SEL_dtt_sm_miss_stall                    = 0xd6,\n\tDB_PERF_SEL_mi_rdreq_busy                        = 0xd7,\n\tDB_PERF_SEL_mi_rdreq_stall                       = 0xd8,\n\tDB_PERF_SEL_mi_wrreq_busy                        = 0xd9,\n\tDB_PERF_SEL_mi_wrreq_stall                       = 0xda,\n\tDB_PERF_SEL_recomp_tile_to_1zplane_no_fastop     = 0xdb,\n\tDB_PERF_SEL_dkg_tile_rate_tile                   = 0xdc,\n\tDB_PERF_SEL_prezl_src_in_sends                   = 0xdd,\n\tDB_PERF_SEL_prezl_src_in_stall                   = 0xde,\n\tDB_PERF_SEL_prezl_src_in_squads                  = 0xdf,\n\tDB_PERF_SEL_prezl_src_in_squads_unrolled         = 0xe0,\n\tDB_PERF_SEL_prezl_src_in_tile_rate               = 0xe1,\n\tDB_PERF_SEL_prezl_src_in_tile_rate_unrolled      = 0xe2,\n\tDB_PERF_SEL_prezl_src_out_stall                  = 0xe3,\n\tDB_PERF_SEL_postzl_src_in_sends                  = 0xe4,\n\tDB_PERF_SEL_postzl_src_in_stall                  = 0xe5,\n\tDB_PERF_SEL_postzl_src_in_squads                 = 0xe6,\n\tDB_PERF_SEL_postzl_src_in_squads_unrolled        = 0xe7,\n\tDB_PERF_SEL_postzl_src_in_tile_rate              = 0xe8,\n\tDB_PERF_SEL_postzl_src_in_tile_rate_unrolled     = 0xe9,\n\tDB_PERF_SEL_postzl_src_out_stall                 = 0xea,\n\tDB_PERF_SEL_esr_ps_src_in_sends                  = 0xeb,\n\tDB_PERF_SEL_esr_ps_src_in_stall                  = 0xec,\n\tDB_PERF_SEL_esr_ps_src_in_squads                 = 0xed,\n\tDB_PERF_SEL_esr_ps_src_in_squads_unrolled        = 0xee,\n\tDB_PERF_SEL_esr_ps_src_in_tile_rate              = 0xef,\n\tDB_PERF_SEL_esr_ps_src_in_tile_rate_unrolled     = 0xf0,\n\tDB_PERF_SEL_esr_ps_src_in_tile_rate_unrolled_to_pixel_rate= 0xf1,\n\tDB_PERF_SEL_esr_ps_src_out_stall                 = 0xf2,\n\tDB_PERF_SEL_depth_bounds_qtiles_culled           = 0xf3,\n\tDB_PERF_SEL_PreZ_Samples_failing_DB              = 0xf4,\n\tDB_PERF_SEL_PostZ_Samples_failing_DB             = 0xf5,\n\tDB_PERF_SEL_flush_compressed                     = 0xf6,\n\tDB_PERF_SEL_flush_plane_le4                      = 0xf7,\n\tDB_PERF_SEL_tiles_z_fully_summarized             = 0xf8,\n\tDB_PERF_SEL_tiles_stencil_fully_summarized       = 0xf9,\n\tDB_PERF_SEL_tiles_z_clear_on_expclear            = 0xfa,\n\tDB_PERF_SEL_tiles_s_clear_on_expclear            = 0xfb,\n\tDB_PERF_SEL_tiles_decomp_on_expclear             = 0xfc,\n\tDB_PERF_SEL_tiles_compressed_to_decompressed     = 0xfd,\n\tDB_PERF_SEL_Op_Pipe_Prez_Busy                    = 0xfe,\n\tDB_PERF_SEL_Op_Pipe_Postz_Busy                   = 0xff,\n\tDB_PERF_SEL_di_dt_stall                          = 0x100,\n\tDB_PERF_SEL_DB_SC_quad_double_quad               = 0x101,\n\tDB_PERF_SEL_SX_DB_quad_export_quads              = 0x102,\n\tDB_PERF_SEL_SX_DB_quad_double_format             = 0x103,\n\tDB_PERF_SEL_SX_DB_quad_fast_format               = 0x104,\n\tDB_PERF_SEL_SX_DB_quad_slow_format               = 0x105,\n\tDB_PERF_SEL_DB_CB_lquad_export_quads             = 0x106,\n\tDB_PERF_SEL_DB_CB_lquad_double_format            = 0x107,\n\tDB_PERF_SEL_DB_CB_lquad_fast_format              = 0x108,\n\tDB_PERF_SEL_DB_CB_lquad_slow_format              = 0x109,\n} PerfCounter_Vals;\ntypedef enum RingCounterControl {\n\tCOUNTER_RING_SPLIT                               = 0x0,\n\tCOUNTER_RING_0                                   = 0x1,\n\tCOUNTER_RING_1                                   = 0x2,\n} RingCounterControl;\ntypedef enum PixelPipeCounterId {\n\tPIXEL_PIPE_OCCLUSION_COUNT_0                     = 0x0,\n\tPIXEL_PIPE_OCCLUSION_COUNT_1                     = 0x1,\n\tPIXEL_PIPE_OCCLUSION_COUNT_2                     = 0x2,\n\tPIXEL_PIPE_OCCLUSION_COUNT_3                     = 0x3,\n\tPIXEL_PIPE_SCREEN_MIN_EXTENTS_0                  = 0x4,\n\tPIXEL_PIPE_SCREEN_MAX_EXTENTS_0                  = 0x5,\n\tPIXEL_PIPE_SCREEN_MIN_EXTENTS_1                  = 0x6,\n\tPIXEL_PIPE_SCREEN_MAX_EXTENTS_1                  = 0x7,\n} PixelPipeCounterId;\ntypedef enum PixelPipeStride {\n\tPIXEL_PIPE_STRIDE_32_BITS                        = 0x0,\n\tPIXEL_PIPE_STRIDE_64_BITS                        = 0x1,\n\tPIXEL_PIPE_STRIDE_128_BITS                       = 0x2,\n\tPIXEL_PIPE_STRIDE_256_BITS                       = 0x3,\n} PixelPipeStride;\ntypedef enum GB_EDC_DED_MODE {\n\tGB_EDC_DED_MODE_LOG                              = 0x0,\n\tGB_EDC_DED_MODE_HALT                             = 0x1,\n\tGB_EDC_DED_MODE_INT_HALT                         = 0x2,\n} GB_EDC_DED_MODE;\n#define GB_TILING_CONFIG_TABLE_SIZE               0x20\n#define GB_TILING_CONFIG_MACROTABLE_SIZE          0x10\ntypedef enum GRBM_PERF_SEL {\n\tGRBM_PERF_SEL_COUNT                              = 0x0,\n\tGRBM_PERF_SEL_USER_DEFINED                       = 0x1,\n\tGRBM_PERF_SEL_GUI_ACTIVE                         = 0x2,\n\tGRBM_PERF_SEL_CP_BUSY                            = 0x3,\n\tGRBM_PERF_SEL_CP_COHER_BUSY                      = 0x4,\n\tGRBM_PERF_SEL_CP_DMA_BUSY                        = 0x5,\n\tGRBM_PERF_SEL_CB_BUSY                            = 0x6,\n\tGRBM_PERF_SEL_DB_BUSY                            = 0x7,\n\tGRBM_PERF_SEL_PA_BUSY                            = 0x8,\n\tGRBM_PERF_SEL_SC_BUSY                            = 0x9,\n\tGRBM_PERF_SEL_RESERVED_6                         = 0xa,\n\tGRBM_PERF_SEL_SPI_BUSY                           = 0xb,\n\tGRBM_PERF_SEL_SX_BUSY                            = 0xc,\n\tGRBM_PERF_SEL_TA_BUSY                            = 0xd,\n\tGRBM_PERF_SEL_CB_CLEAN                           = 0xe,\n\tGRBM_PERF_SEL_DB_CLEAN                           = 0xf,\n\tGRBM_PERF_SEL_RESERVED_5                         = 0x10,\n\tGRBM_PERF_SEL_VGT_BUSY                           = 0x11,\n\tGRBM_PERF_SEL_RESERVED_4                         = 0x12,\n\tGRBM_PERF_SEL_RESERVED_3                         = 0x13,\n\tGRBM_PERF_SEL_RESERVED_2                         = 0x14,\n\tGRBM_PERF_SEL_RESERVED_1                         = 0x15,\n\tGRBM_PERF_SEL_RESERVED_0                         = 0x16,\n\tGRBM_PERF_SEL_IA_BUSY                            = 0x17,\n\tGRBM_PERF_SEL_IA_NO_DMA_BUSY                     = 0x18,\n\tGRBM_PERF_SEL_GDS_BUSY                           = 0x19,\n\tGRBM_PERF_SEL_BCI_BUSY                           = 0x1a,\n\tGRBM_PERF_SEL_RLC_BUSY                           = 0x1b,\n\tGRBM_PERF_SEL_TC_BUSY                            = 0x1c,\n\tGRBM_PERF_SEL_CPG_BUSY                           = 0x1d,\n\tGRBM_PERF_SEL_CPC_BUSY                           = 0x1e,\n\tGRBM_PERF_SEL_CPF_BUSY                           = 0x1f,\n\tGRBM_PERF_SEL_WD_BUSY                            = 0x20,\n\tGRBM_PERF_SEL_WD_NO_DMA_BUSY                     = 0x21,\n} GRBM_PERF_SEL;\ntypedef enum GRBM_SE0_PERF_SEL {\n\tGRBM_SE0_PERF_SEL_COUNT                          = 0x0,\n\tGRBM_SE0_PERF_SEL_USER_DEFINED                   = 0x1,\n\tGRBM_SE0_PERF_SEL_CB_BUSY                        = 0x2,\n\tGRBM_SE0_PERF_SEL_DB_BUSY                        = 0x3,\n\tGRBM_SE0_PERF_SEL_SC_BUSY                        = 0x4,\n\tGRBM_SE0_PERF_SEL_RESERVED_1                     = 0x5,\n\tGRBM_SE0_PERF_SEL_SPI_BUSY                       = 0x6,\n\tGRBM_SE0_PERF_SEL_SX_BUSY                        = 0x7,\n\tGRBM_SE0_PERF_SEL_TA_BUSY                        = 0x8,\n\tGRBM_SE0_PERF_SEL_CB_CLEAN                       = 0x9,\n\tGRBM_SE0_PERF_SEL_DB_CLEAN                       = 0xa,\n\tGRBM_SE0_PERF_SEL_RESERVED_0                     = 0xb,\n\tGRBM_SE0_PERF_SEL_PA_BUSY                        = 0xc,\n\tGRBM_SE0_PERF_SEL_VGT_BUSY                       = 0xd,\n\tGRBM_SE0_PERF_SEL_BCI_BUSY                       = 0xe,\n} GRBM_SE0_PERF_SEL;\ntypedef enum GRBM_SE1_PERF_SEL {\n\tGRBM_SE1_PERF_SEL_COUNT                          = 0x0,\n\tGRBM_SE1_PERF_SEL_USER_DEFINED                   = 0x1,\n\tGRBM_SE1_PERF_SEL_CB_BUSY                        = 0x2,\n\tGRBM_SE1_PERF_SEL_DB_BUSY                        = 0x3,\n\tGRBM_SE1_PERF_SEL_SC_BUSY                        = 0x4,\n\tGRBM_SE1_PERF_SEL_RESERVED_1                     = 0x5,\n\tGRBM_SE1_PERF_SEL_SPI_BUSY                       = 0x6,\n\tGRBM_SE1_PERF_SEL_SX_BUSY                        = 0x7,\n\tGRBM_SE1_PERF_SEL_TA_BUSY                        = 0x8,\n\tGRBM_SE1_PERF_SEL_CB_CLEAN                       = 0x9,\n\tGRBM_SE1_PERF_SEL_DB_CLEAN                       = 0xa,\n\tGRBM_SE1_PERF_SEL_RESERVED_0                     = 0xb,\n\tGRBM_SE1_PERF_SEL_PA_BUSY                        = 0xc,\n\tGRBM_SE1_PERF_SEL_VGT_BUSY                       = 0xd,\n\tGRBM_SE1_PERF_SEL_BCI_BUSY                       = 0xe,\n} GRBM_SE1_PERF_SEL;\ntypedef enum GRBM_SE2_PERF_SEL {\n\tGRBM_SE2_PERF_SEL_COUNT                          = 0x0,\n\tGRBM_SE2_PERF_SEL_USER_DEFINED                   = 0x1,\n\tGRBM_SE2_PERF_SEL_CB_BUSY                        = 0x2,\n\tGRBM_SE2_PERF_SEL_DB_BUSY                        = 0x3,\n\tGRBM_SE2_PERF_SEL_SC_BUSY                        = 0x4,\n\tGRBM_SE2_PERF_SEL_RESERVED_1                     = 0x5,\n\tGRBM_SE2_PERF_SEL_SPI_BUSY                       = 0x6,\n\tGRBM_SE2_PERF_SEL_SX_BUSY                        = 0x7,\n\tGRBM_SE2_PERF_SEL_TA_BUSY                        = 0x8,\n\tGRBM_SE2_PERF_SEL_CB_CLEAN                       = 0x9,\n\tGRBM_SE2_PERF_SEL_DB_CLEAN                       = 0xa,\n\tGRBM_SE2_PERF_SEL_RESERVED_0                     = 0xb,\n\tGRBM_SE2_PERF_SEL_PA_BUSY                        = 0xc,\n\tGRBM_SE2_PERF_SEL_VGT_BUSY                       = 0xd,\n\tGRBM_SE2_PERF_SEL_BCI_BUSY                       = 0xe,\n} GRBM_SE2_PERF_SEL;\ntypedef enum GRBM_SE3_PERF_SEL {\n\tGRBM_SE3_PERF_SEL_COUNT                          = 0x0,\n\tGRBM_SE3_PERF_SEL_USER_DEFINED                   = 0x1,\n\tGRBM_SE3_PERF_SEL_CB_BUSY                        = 0x2,\n\tGRBM_SE3_PERF_SEL_DB_BUSY                        = 0x3,\n\tGRBM_SE3_PERF_SEL_SC_BUSY                        = 0x4,\n\tGRBM_SE3_PERF_SEL_RESERVED_1                     = 0x5,\n\tGRBM_SE3_PERF_SEL_SPI_BUSY                       = 0x6,\n\tGRBM_SE3_PERF_SEL_SX_BUSY                        = 0x7,\n\tGRBM_SE3_PERF_SEL_TA_BUSY                        = 0x8,\n\tGRBM_SE3_PERF_SEL_CB_CLEAN                       = 0x9,\n\tGRBM_SE3_PERF_SEL_DB_CLEAN                       = 0xa,\n\tGRBM_SE3_PERF_SEL_RESERVED_0                     = 0xb,\n\tGRBM_SE3_PERF_SEL_PA_BUSY                        = 0xc,\n\tGRBM_SE3_PERF_SEL_VGT_BUSY                       = 0xd,\n\tGRBM_SE3_PERF_SEL_BCI_BUSY                       = 0xe,\n} GRBM_SE3_PERF_SEL;\ntypedef enum SU_PERFCNT_SEL {\n\tPERF_PAPC_PASX_REQ                               = 0x0,\n\tPERF_PAPC_PASX_DISABLE_PIPE                      = 0x1,\n\tPERF_PAPC_PASX_FIRST_VECTOR                      = 0x2,\n\tPERF_PAPC_PASX_SECOND_VECTOR                     = 0x3,\n\tPERF_PAPC_PASX_FIRST_DEAD                        = 0x4,\n\tPERF_PAPC_PASX_SECOND_DEAD                       = 0x5,\n\tPERF_PAPC_PASX_VTX_KILL_DISCARD                  = 0x6,\n\tPERF_PAPC_PASX_VTX_NAN_DISCARD                   = 0x7,\n\tPERF_PAPC_PA_INPUT_PRIM                          = 0x8,\n\tPERF_PAPC_PA_INPUT_NULL_PRIM                     = 0x9,\n\tPERF_PAPC_PA_INPUT_EVENT_FLAG                    = 0xa,\n\tPERF_PAPC_PA_INPUT_FIRST_PRIM_SLOT               = 0xb,\n\tPERF_PAPC_PA_INPUT_END_OF_PACKET                 = 0xc,\n\tPERF_PAPC_PA_INPUT_EXTENDED_EVENT                = 0xd,\n\tPERF_PAPC_CLPR_CULL_PRIM                         = 0xe,\n\tPERF_PAPC_CLPR_VVUCP_CULL_PRIM                   = 0xf,\n\tPERF_PAPC_CLPR_VV_CULL_PRIM                      = 0x10,\n\tPERF_PAPC_CLPR_UCP_CULL_PRIM                     = 0x11,\n\tPERF_PAPC_CLPR_VTX_KILL_CULL_PRIM                = 0x12,\n\tPERF_PAPC_CLPR_VTX_NAN_CULL_PRIM                 = 0x13,\n\tPERF_PAPC_CLPR_CULL_TO_NULL_PRIM                 = 0x14,\n\tPERF_PAPC_CLPR_VVUCP_CLIP_PRIM                   = 0x15,\n\tPERF_PAPC_CLPR_VV_CLIP_PRIM                      = 0x16,\n\tPERF_PAPC_CLPR_UCP_CLIP_PRIM                     = 0x17,\n\tPERF_PAPC_CLPR_POINT_CLIP_CANDIDATE              = 0x18,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_1                  = 0x19,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_2                  = 0x1a,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_3                  = 0x1b,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_4                  = 0x1c,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_5_8                = 0x1d,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_9_12               = 0x1e,\n\tPERF_PAPC_CLPR_CLIP_PLANE_NEAR                   = 0x1f,\n\tPERF_PAPC_CLPR_CLIP_PLANE_FAR                    = 0x20,\n\tPERF_PAPC_CLPR_CLIP_PLANE_LEFT                   = 0x21,\n\tPERF_PAPC_CLPR_CLIP_PLANE_RIGHT                  = 0x22,\n\tPERF_PAPC_CLPR_CLIP_PLANE_TOP                    = 0x23,\n\tPERF_PAPC_CLPR_CLIP_PLANE_BOTTOM                 = 0x24,\n\tPERF_PAPC_CLPR_GSC_KILL_CULL_PRIM                = 0x25,\n\tPERF_PAPC_CLPR_RASTER_KILL_CULL_PRIM             = 0x26,\n\tPERF_PAPC_CLSM_NULL_PRIM                         = 0x27,\n\tPERF_PAPC_CLSM_TOTALLY_VISIBLE_PRIM              = 0x28,\n\tPERF_PAPC_CLSM_CULL_TO_NULL_PRIM                 = 0x29,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_1                    = 0x2a,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_2                    = 0x2b,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_3                    = 0x2c,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_4                    = 0x2d,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_5_8                  = 0x2e,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_9_13                 = 0x2f,\n\tPERF_PAPC_CLIPGA_VTE_KILL_PRIM                   = 0x30,\n\tPERF_PAPC_SU_INPUT_PRIM                          = 0x31,\n\tPERF_PAPC_SU_INPUT_CLIP_PRIM                     = 0x32,\n\tPERF_PAPC_SU_INPUT_NULL_PRIM                     = 0x33,\n\tPERF_PAPC_SU_INPUT_PRIM_DUAL                     = 0x34,\n\tPERF_PAPC_SU_INPUT_CLIP_PRIM_DUAL                = 0x35,\n\tPERF_PAPC_SU_ZERO_AREA_CULL_PRIM                 = 0x36,\n\tPERF_PAPC_SU_BACK_FACE_CULL_PRIM                 = 0x37,\n\tPERF_PAPC_SU_FRONT_FACE_CULL_PRIM                = 0x38,\n\tPERF_PAPC_SU_POLYMODE_FACE_CULL                  = 0x39,\n\tPERF_PAPC_SU_POLYMODE_BACK_CULL                  = 0x3a,\n\tPERF_PAPC_SU_POLYMODE_FRONT_CULL                 = 0x3b,\n\tPERF_PAPC_SU_POLYMODE_INVALID_FILL               = 0x3c,\n\tPERF_PAPC_SU_OUTPUT_PRIM                         = 0x3d,\n\tPERF_PAPC_SU_OUTPUT_CLIP_PRIM                    = 0x3e,\n\tPERF_PAPC_SU_OUTPUT_NULL_PRIM                    = 0x3f,\n\tPERF_PAPC_SU_OUTPUT_EVENT_FLAG                   = 0x40,\n\tPERF_PAPC_SU_OUTPUT_FIRST_PRIM_SLOT              = 0x41,\n\tPERF_PAPC_SU_OUTPUT_END_OF_PACKET                = 0x42,\n\tPERF_PAPC_SU_OUTPUT_POLYMODE_FACE                = 0x43,\n\tPERF_PAPC_SU_OUTPUT_POLYMODE_BACK                = 0x44,\n\tPERF_PAPC_SU_OUTPUT_POLYMODE_FRONT               = 0x45,\n\tPERF_PAPC_SU_OUT_CLIP_POLYMODE_FACE              = 0x46,\n\tPERF_PAPC_SU_OUT_CLIP_POLYMODE_BACK              = 0x47,\n\tPERF_PAPC_SU_OUT_CLIP_POLYMODE_FRONT             = 0x48,\n\tPERF_PAPC_SU_OUTPUT_PRIM_DUAL                    = 0x49,\n\tPERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL               = 0x4a,\n\tPERF_PAPC_SU_OUTPUT_POLYMODE_DUAL                = 0x4b,\n\tPERF_PAPC_SU_OUTPUT_CLIP_POLYMODE_DUAL           = 0x4c,\n\tPERF_PAPC_PASX_REQ_IDLE                          = 0x4d,\n\tPERF_PAPC_PASX_REQ_BUSY                          = 0x4e,\n\tPERF_PAPC_PASX_REQ_STALLED                       = 0x4f,\n\tPERF_PAPC_PASX_REC_IDLE                          = 0x50,\n\tPERF_PAPC_PASX_REC_BUSY                          = 0x51,\n\tPERF_PAPC_PASX_REC_STARVED_SX                    = 0x52,\n\tPERF_PAPC_PASX_REC_STALLED                       = 0x53,\n\tPERF_PAPC_PASX_REC_STALLED_POS_MEM               = 0x54,\n\tPERF_PAPC_PASX_REC_STALLED_CCGSM_IN              = 0x55,\n\tPERF_PAPC_CCGSM_IDLE                             = 0x56,\n\tPERF_PAPC_CCGSM_BUSY                             = 0x57,\n\tPERF_PAPC_CCGSM_STALLED                          = 0x58,\n\tPERF_PAPC_CLPRIM_IDLE                            = 0x59,\n\tPERF_PAPC_CLPRIM_BUSY                            = 0x5a,\n\tPERF_PAPC_CLPRIM_STALLED                         = 0x5b,\n\tPERF_PAPC_CLPRIM_STARVED_CCGSM                   = 0x5c,\n\tPERF_PAPC_CLIPSM_IDLE                            = 0x5d,\n\tPERF_PAPC_CLIPSM_BUSY                            = 0x5e,\n\tPERF_PAPC_CLIPSM_WAIT_CLIP_VERT_ENGH             = 0x5f,\n\tPERF_PAPC_CLIPSM_WAIT_HIGH_PRI_SEQ               = 0x60,\n\tPERF_PAPC_CLIPSM_WAIT_CLIPGA                     = 0x61,\n\tPERF_PAPC_CLIPSM_WAIT_AVAIL_VTE_CLIP             = 0x62,\n\tPERF_PAPC_CLIPSM_WAIT_CLIP_OUTSM                 = 0x63,\n\tPERF_PAPC_CLIPGA_IDLE                            = 0x64,\n\tPERF_PAPC_CLIPGA_BUSY                            = 0x65,\n\tPERF_PAPC_CLIPGA_STARVED_VTE_CLIP                = 0x66,\n\tPERF_PAPC_CLIPGA_STALLED                         = 0x67,\n\tPERF_PAPC_CLIP_IDLE                              = 0x68,\n\tPERF_PAPC_CLIP_BUSY                              = 0x69,\n\tPERF_PAPC_SU_IDLE                                = 0x6a,\n\tPERF_PAPC_SU_BUSY                                = 0x6b,\n\tPERF_PAPC_SU_STARVED_CLIP                        = 0x6c,\n\tPERF_PAPC_SU_STALLED_SC                          = 0x6d,\n\tPERF_PAPC_CL_DYN_SCLK_VLD                        = 0x6e,\n\tPERF_PAPC_SU_DYN_SCLK_VLD                        = 0x6f,\n\tPERF_PAPC_PA_REG_SCLK_VLD                        = 0x70,\n\tPERF_PAPC_SU_MULTI_GPU_PRIM_FILTER_CULL          = 0x71,\n\tPERF_PAPC_PASX_SE0_REQ                           = 0x72,\n\tPERF_PAPC_PASX_SE1_REQ                           = 0x73,\n\tPERF_PAPC_PASX_SE0_FIRST_VECTOR                  = 0x74,\n\tPERF_PAPC_PASX_SE0_SECOND_VECTOR                 = 0x75,\n\tPERF_PAPC_PASX_SE1_FIRST_VECTOR                  = 0x76,\n\tPERF_PAPC_PASX_SE1_SECOND_VECTOR                 = 0x77,\n\tPERF_PAPC_SU_SE0_PRIM_FILTER_CULL                = 0x78,\n\tPERF_PAPC_SU_SE1_PRIM_FILTER_CULL                = 0x79,\n\tPERF_PAPC_SU_SE01_PRIM_FILTER_CULL               = 0x7a,\n\tPERF_PAPC_SU_SE0_OUTPUT_PRIM                     = 0x7b,\n\tPERF_PAPC_SU_SE1_OUTPUT_PRIM                     = 0x7c,\n\tPERF_PAPC_SU_SE01_OUTPUT_PRIM                    = 0x7d,\n\tPERF_PAPC_SU_SE0_OUTPUT_NULL_PRIM                = 0x7e,\n\tPERF_PAPC_SU_SE1_OUTPUT_NULL_PRIM                = 0x7f,\n\tPERF_PAPC_SU_SE01_OUTPUT_NULL_PRIM               = 0x80,\n\tPERF_PAPC_SU_SE0_OUTPUT_FIRST_PRIM_SLOT          = 0x81,\n\tPERF_PAPC_SU_SE1_OUTPUT_FIRST_PRIM_SLOT          = 0x82,\n\tPERF_PAPC_SU_SE0_STALLED_SC                      = 0x83,\n\tPERF_PAPC_SU_SE1_STALLED_SC                      = 0x84,\n\tPERF_PAPC_SU_SE01_STALLED_SC                     = 0x85,\n\tPERF_PAPC_CLSM_CLIPPING_PRIM                     = 0x86,\n\tPERF_PAPC_SU_CULLED_PRIM                         = 0x87,\n\tPERF_PAPC_SU_OUTPUT_EOPG                         = 0x88,\n\tPERF_PAPC_SU_SE2_PRIM_FILTER_CULL                = 0x89,\n\tPERF_PAPC_SU_SE3_PRIM_FILTER_CULL                = 0x8a,\n\tPERF_PAPC_SU_SE2_OUTPUT_PRIM                     = 0x8b,\n\tPERF_PAPC_SU_SE3_OUTPUT_PRIM                     = 0x8c,\n\tPERF_PAPC_SU_SE2_OUTPUT_NULL_PRIM                = 0x8d,\n\tPERF_PAPC_SU_SE3_OUTPUT_NULL_PRIM                = 0x8e,\n\tPERF_PAPC_SU_SE0_OUTPUT_END_OF_PACKET            = 0x8f,\n\tPERF_PAPC_SU_SE1_OUTPUT_END_OF_PACKET            = 0x90,\n\tPERF_PAPC_SU_SE2_OUTPUT_END_OF_PACKET            = 0x91,\n\tPERF_PAPC_SU_SE3_OUTPUT_END_OF_PACKET            = 0x92,\n\tPERF_PAPC_SU_SE0_OUTPUT_EOPG                     = 0x93,\n\tPERF_PAPC_SU_SE1_OUTPUT_EOPG                     = 0x94,\n\tPERF_PAPC_SU_SE2_OUTPUT_EOPG                     = 0x95,\n\tPERF_PAPC_SU_SE3_OUTPUT_EOPG                     = 0x96,\n\tPERF_PAPC_SU_SE2_STALLED_SC                      = 0x97,\n\tPERF_PAPC_SU_SE3_STALLED_SC                      = 0x98,\n} SU_PERFCNT_SEL;\ntypedef enum SC_PERFCNT_SEL {\n\tSC_SRPS_WINDOW_VALID                             = 0x0,\n\tSC_PSSW_WINDOW_VALID                             = 0x1,\n\tSC_TPQZ_WINDOW_VALID                             = 0x2,\n\tSC_QZQP_WINDOW_VALID                             = 0x3,\n\tSC_TRPK_WINDOW_VALID                             = 0x4,\n\tSC_SRPS_WINDOW_VALID_BUSY                        = 0x5,\n\tSC_PSSW_WINDOW_VALID_BUSY                        = 0x6,\n\tSC_TPQZ_WINDOW_VALID_BUSY                        = 0x7,\n\tSC_QZQP_WINDOW_VALID_BUSY                        = 0x8,\n\tSC_TRPK_WINDOW_VALID_BUSY                        = 0x9,\n\tSC_STARVED_BY_PA                                 = 0xa,\n\tSC_STALLED_BY_PRIMFIFO                           = 0xb,\n\tSC_STALLED_BY_DB_TILE                            = 0xc,\n\tSC_STARVED_BY_DB_TILE                            = 0xd,\n\tSC_STALLED_BY_TILEORDERFIFO                      = 0xe,\n\tSC_STALLED_BY_TILEFIFO                           = 0xf,\n\tSC_STALLED_BY_DB_QUAD                            = 0x10,\n\tSC_STARVED_BY_DB_QUAD                            = 0x11,\n\tSC_STALLED_BY_QUADFIFO                           = 0x12,\n\tSC_STALLED_BY_BCI                                = 0x13,\n\tSC_STALLED_BY_SPI                                = 0x14,\n\tSC_SCISSOR_DISCARD                               = 0x15,\n\tSC_BB_DISCARD                                    = 0x16,\n\tSC_SUPERTILE_COUNT                               = 0x17,\n\tSC_SUPERTILE_PER_PRIM_H0                         = 0x18,\n\tSC_SUPERTILE_PER_PRIM_H1                         = 0x19,\n\tSC_SUPERTILE_PER_PRIM_H2                         = 0x1a,\n\tSC_SUPERTILE_PER_PRIM_H3                         = 0x1b,\n\tSC_SUPERTILE_PER_PRIM_H4                         = 0x1c,\n\tSC_SUPERTILE_PER_PRIM_H5                         = 0x1d,\n\tSC_SUPERTILE_PER_PRIM_H6                         = 0x1e,\n\tSC_SUPERTILE_PER_PRIM_H7                         = 0x1f,\n\tSC_SUPERTILE_PER_PRIM_H8                         = 0x20,\n\tSC_SUPERTILE_PER_PRIM_H9                         = 0x21,\n\tSC_SUPERTILE_PER_PRIM_H10                        = 0x22,\n\tSC_SUPERTILE_PER_PRIM_H11                        = 0x23,\n\tSC_SUPERTILE_PER_PRIM_H12                        = 0x24,\n\tSC_SUPERTILE_PER_PRIM_H13                        = 0x25,\n\tSC_SUPERTILE_PER_PRIM_H14                        = 0x26,\n\tSC_SUPERTILE_PER_PRIM_H15                        = 0x27,\n\tSC_SUPERTILE_PER_PRIM_H16                        = 0x28,\n\tSC_TILE_PER_PRIM_H0                              = 0x29,\n\tSC_TILE_PER_PRIM_H1                              = 0x2a,\n\tSC_TILE_PER_PRIM_H2                              = 0x2b,\n\tSC_TILE_PER_PRIM_H3                              = 0x2c,\n\tSC_TILE_PER_PRIM_H4                              = 0x2d,\n\tSC_TILE_PER_PRIM_H5                              = 0x2e,\n\tSC_TILE_PER_PRIM_H6                              = 0x2f,\n\tSC_TILE_PER_PRIM_H7                              = 0x30,\n\tSC_TILE_PER_PRIM_H8                              = 0x31,\n\tSC_TILE_PER_PRIM_H9                              = 0x32,\n\tSC_TILE_PER_PRIM_H10                             = 0x33,\n\tSC_TILE_PER_PRIM_H11                             = 0x34,\n\tSC_TILE_PER_PRIM_H12                             = 0x35,\n\tSC_TILE_PER_PRIM_H13                             = 0x36,\n\tSC_TILE_PER_PRIM_H14                             = 0x37,\n\tSC_TILE_PER_PRIM_H15                             = 0x38,\n\tSC_TILE_PER_PRIM_H16                             = 0x39,\n\tSC_TILE_PER_SUPERTILE_H0                         = 0x3a,\n\tSC_TILE_PER_SUPERTILE_H1                         = 0x3b,\n\tSC_TILE_PER_SUPERTILE_H2                         = 0x3c,\n\tSC_TILE_PER_SUPERTILE_H3                         = 0x3d,\n\tSC_TILE_PER_SUPERTILE_H4                         = 0x3e,\n\tSC_TILE_PER_SUPERTILE_H5                         = 0x3f,\n\tSC_TILE_PER_SUPERTILE_H6                         = 0x40,\n\tSC_TILE_PER_SUPERTILE_H7                         = 0x41,\n\tSC_TILE_PER_SUPERTILE_H8                         = 0x42,\n\tSC_TILE_PER_SUPERTILE_H9                         = 0x43,\n\tSC_TILE_PER_SUPERTILE_H10                        = 0x44,\n\tSC_TILE_PER_SUPERTILE_H11                        = 0x45,\n\tSC_TILE_PER_SUPERTILE_H12                        = 0x46,\n\tSC_TILE_PER_SUPERTILE_H13                        = 0x47,\n\tSC_TILE_PER_SUPERTILE_H14                        = 0x48,\n\tSC_TILE_PER_SUPERTILE_H15                        = 0x49,\n\tSC_TILE_PER_SUPERTILE_H16                        = 0x4a,\n\tSC_TILE_PICKED_H1                                = 0x4b,\n\tSC_TILE_PICKED_H2                                = 0x4c,\n\tSC_TILE_PICKED_H3                                = 0x4d,\n\tSC_TILE_PICKED_H4                                = 0x4e,\n\tSC_QZ0_MULTI_GPU_TILE_DISCARD                    = 0x4f,\n\tSC_QZ1_MULTI_GPU_TILE_DISCARD                    = 0x50,\n\tSC_QZ2_MULTI_GPU_TILE_DISCARD                    = 0x51,\n\tSC_QZ3_MULTI_GPU_TILE_DISCARD                    = 0x52,\n\tSC_QZ0_TILE_COUNT                                = 0x53,\n\tSC_QZ1_TILE_COUNT                                = 0x54,\n\tSC_QZ2_TILE_COUNT                                = 0x55,\n\tSC_QZ3_TILE_COUNT                                = 0x56,\n\tSC_QZ0_TILE_COVERED_COUNT                        = 0x57,\n\tSC_QZ1_TILE_COVERED_COUNT                        = 0x58,\n\tSC_QZ2_TILE_COVERED_COUNT                        = 0x59,\n\tSC_QZ3_TILE_COVERED_COUNT                        = 0x5a,\n\tSC_QZ0_TILE_NOT_COVERED_COUNT                    = 0x5b,\n\tSC_QZ1_TILE_NOT_COVERED_COUNT                    = 0x5c,\n\tSC_QZ2_TILE_NOT_COVERED_COUNT                    = 0x5d,\n\tSC_QZ3_TILE_NOT_COVERED_COUNT                    = 0x5e,\n\tSC_QZ0_QUAD_PER_TILE_H0                          = 0x5f,\n\tSC_QZ0_QUAD_PER_TILE_H1                          = 0x60,\n\tSC_QZ0_QUAD_PER_TILE_H2                          = 0x61,\n\tSC_QZ0_QUAD_PER_TILE_H3                          = 0x62,\n\tSC_QZ0_QUAD_PER_TILE_H4                          = 0x63,\n\tSC_QZ0_QUAD_PER_TILE_H5                          = 0x64,\n\tSC_QZ0_QUAD_PER_TILE_H6                          = 0x65,\n\tSC_QZ0_QUAD_PER_TILE_H7                          = 0x66,\n\tSC_QZ0_QUAD_PER_TILE_H8                          = 0x67,\n\tSC_QZ0_QUAD_PER_TILE_H9                          = 0x68,\n\tSC_QZ0_QUAD_PER_TILE_H10                         = 0x69,\n\tSC_QZ0_QUAD_PER_TILE_H11                         = 0x6a,\n\tSC_QZ0_QUAD_PER_TILE_H12                         = 0x6b,\n\tSC_QZ0_QUAD_PER_TILE_H13                         = 0x6c,\n\tSC_QZ0_QUAD_PER_TILE_H14                         = 0x6d,\n\tSC_QZ0_QUAD_PER_TILE_H15                         = 0x6e,\n\tSC_QZ0_QUAD_PER_TILE_H16                         = 0x6f,\n\tSC_QZ1_QUAD_PER_TILE_H0                          = 0x70,\n\tSC_QZ1_QUAD_PER_TILE_H1                          = 0x71,\n\tSC_QZ1_QUAD_PER_TILE_H2                          = 0x72,\n\tSC_QZ1_QUAD_PER_TILE_H3                          = 0x73,\n\tSC_QZ1_QUAD_PER_TILE_H4                          = 0x74,\n\tSC_QZ1_QUAD_PER_TILE_H5                          = 0x75,\n\tSC_QZ1_QUAD_PER_TILE_H6                          = 0x76,\n\tSC_QZ1_QUAD_PER_TILE_H7                          = 0x77,\n\tSC_QZ1_QUAD_PER_TILE_H8                          = 0x78,\n\tSC_QZ1_QUAD_PER_TILE_H9                          = 0x79,\n\tSC_QZ1_QUAD_PER_TILE_H10                         = 0x7a,\n\tSC_QZ1_QUAD_PER_TILE_H11                         = 0x7b,\n\tSC_QZ1_QUAD_PER_TILE_H12                         = 0x7c,\n\tSC_QZ1_QUAD_PER_TILE_H13                         = 0x7d,\n\tSC_QZ1_QUAD_PER_TILE_H14                         = 0x7e,\n\tSC_QZ1_QUAD_PER_TILE_H15                         = 0x7f,\n\tSC_QZ1_QUAD_PER_TILE_H16                         = 0x80,\n\tSC_QZ2_QUAD_PER_TILE_H0                          = 0x81,\n\tSC_QZ2_QUAD_PER_TILE_H1                          = 0x82,\n\tSC_QZ2_QUAD_PER_TILE_H2                          = 0x83,\n\tSC_QZ2_QUAD_PER_TILE_H3                          = 0x84,\n\tSC_QZ2_QUAD_PER_TILE_H4                          = 0x85,\n\tSC_QZ2_QUAD_PER_TILE_H5                          = 0x86,\n\tSC_QZ2_QUAD_PER_TILE_H6                          = 0x87,\n\tSC_QZ2_QUAD_PER_TILE_H7                          = 0x88,\n\tSC_QZ2_QUAD_PER_TILE_H8                          = 0x89,\n\tSC_QZ2_QUAD_PER_TILE_H9                          = 0x8a,\n\tSC_QZ2_QUAD_PER_TILE_H10                         = 0x8b,\n\tSC_QZ2_QUAD_PER_TILE_H11                         = 0x8c,\n\tSC_QZ2_QUAD_PER_TILE_H12                         = 0x8d,\n\tSC_QZ2_QUAD_PER_TILE_H13                         = 0x8e,\n\tSC_QZ2_QUAD_PER_TILE_H14                         = 0x8f,\n\tSC_QZ2_QUAD_PER_TILE_H15                         = 0x90,\n\tSC_QZ2_QUAD_PER_TILE_H16                         = 0x91,\n\tSC_QZ3_QUAD_PER_TILE_H0                          = 0x92,\n\tSC_QZ3_QUAD_PER_TILE_H1                          = 0x93,\n\tSC_QZ3_QUAD_PER_TILE_H2                          = 0x94,\n\tSC_QZ3_QUAD_PER_TILE_H3                          = 0x95,\n\tSC_QZ3_QUAD_PER_TILE_H4                          = 0x96,\n\tSC_QZ3_QUAD_PER_TILE_H5                          = 0x97,\n\tSC_QZ3_QUAD_PER_TILE_H6                          = 0x98,\n\tSC_QZ3_QUAD_PER_TILE_H7                          = 0x99,\n\tSC_QZ3_QUAD_PER_TILE_H8                          = 0x9a,\n\tSC_QZ3_QUAD_PER_TILE_H9                          = 0x9b,\n\tSC_QZ3_QUAD_PER_TILE_H10                         = 0x9c,\n\tSC_QZ3_QUAD_PER_TILE_H11                         = 0x9d,\n\tSC_QZ3_QUAD_PER_TILE_H12                         = 0x9e,\n\tSC_QZ3_QUAD_PER_TILE_H13                         = 0x9f,\n\tSC_QZ3_QUAD_PER_TILE_H14                         = 0xa0,\n\tSC_QZ3_QUAD_PER_TILE_H15                         = 0xa1,\n\tSC_QZ3_QUAD_PER_TILE_H16                         = 0xa2,\n\tSC_QZ0_QUAD_COUNT                                = 0xa3,\n\tSC_QZ1_QUAD_COUNT                                = 0xa4,\n\tSC_QZ2_QUAD_COUNT                                = 0xa5,\n\tSC_QZ3_QUAD_COUNT                                = 0xa6,\n\tSC_P0_HIZ_TILE_COUNT                             = 0xa7,\n\tSC_P1_HIZ_TILE_COUNT                             = 0xa8,\n\tSC_P2_HIZ_TILE_COUNT                             = 0xa9,\n\tSC_P3_HIZ_TILE_COUNT                             = 0xaa,\n\tSC_P0_HIZ_QUAD_PER_TILE_H0                       = 0xab,\n\tSC_P0_HIZ_QUAD_PER_TILE_H1                       = 0xac,\n\tSC_P0_HIZ_QUAD_PER_TILE_H2                       = 0xad,\n\tSC_P0_HIZ_QUAD_PER_TILE_H3                       = 0xae,\n\tSC_P0_HIZ_QUAD_PER_TILE_H4                       = 0xaf,\n\tSC_P0_HIZ_QUAD_PER_TILE_H5                       = 0xb0,\n\tSC_P0_HIZ_QUAD_PER_TILE_H6                       = 0xb1,\n\tSC_P0_HIZ_QUAD_PER_TILE_H7                       = 0xb2,\n\tSC_P0_HIZ_QUAD_PER_TILE_H8                       = 0xb3,\n\tSC_P0_HIZ_QUAD_PER_TILE_H9                       = 0xb4,\n\tSC_P0_HIZ_QUAD_PER_TILE_H10                      = 0xb5,\n\tSC_P0_HIZ_QUAD_PER_TILE_H11                      = 0xb6,\n\tSC_P0_HIZ_QUAD_PER_TILE_H12                      = 0xb7,\n\tSC_P0_HIZ_QUAD_PER_TILE_H13                      = 0xb8,\n\tSC_P0_HIZ_QUAD_PER_TILE_H14                      = 0xb9,\n\tSC_P0_HIZ_QUAD_PER_TILE_H15                      = 0xba,\n\tSC_P0_HIZ_QUAD_PER_TILE_H16                      = 0xbb,\n\tSC_P1_HIZ_QUAD_PER_TILE_H0                       = 0xbc,\n\tSC_P1_HIZ_QUAD_PER_TILE_H1                       = 0xbd,\n\tSC_P1_HIZ_QUAD_PER_TILE_H2                       = 0xbe,\n\tSC_P1_HIZ_QUAD_PER_TILE_H3                       = 0xbf,\n\tSC_P1_HIZ_QUAD_PER_TILE_H4                       = 0xc0,\n\tSC_P1_HIZ_QUAD_PER_TILE_H5                       = 0xc1,\n\tSC_P1_HIZ_QUAD_PER_TILE_H6                       = 0xc2,\n\tSC_P1_HIZ_QUAD_PER_TILE_H7                       = 0xc3,\n\tSC_P1_HIZ_QUAD_PER_TILE_H8                       = 0xc4,\n\tSC_P1_HIZ_QUAD_PER_TILE_H9                       = 0xc5,\n\tSC_P1_HIZ_QUAD_PER_TILE_H10                      = 0xc6,\n\tSC_P1_HIZ_QUAD_PER_TILE_H11                      = 0xc7,\n\tSC_P1_HIZ_QUAD_PER_TILE_H12                      = 0xc8,\n\tSC_P1_HIZ_QUAD_PER_TILE_H13                      = 0xc9,\n\tSC_P1_HIZ_QUAD_PER_TILE_H14                      = 0xca,\n\tSC_P1_HIZ_QUAD_PER_TILE_H15                      = 0xcb,\n\tSC_P1_HIZ_QUAD_PER_TILE_H16                      = 0xcc,\n\tSC_P2_HIZ_QUAD_PER_TILE_H0                       = 0xcd,\n\tSC_P2_HIZ_QUAD_PER_TILE_H1                       = 0xce,\n\tSC_P2_HIZ_QUAD_PER_TILE_H2                       = 0xcf,\n\tSC_P2_HIZ_QUAD_PER_TILE_H3                       = 0xd0,\n\tSC_P2_HIZ_QUAD_PER_TILE_H4                       = 0xd1,\n\tSC_P2_HIZ_QUAD_PER_TILE_H5                       = 0xd2,\n\tSC_P2_HIZ_QUAD_PER_TILE_H6                       = 0xd3,\n\tSC_P2_HIZ_QUAD_PER_TILE_H7                       = 0xd4,\n\tSC_P2_HIZ_QUAD_PER_TILE_H8                       = 0xd5,\n\tSC_P2_HIZ_QUAD_PER_TILE_H9                       = 0xd6,\n\tSC_P2_HIZ_QUAD_PER_TILE_H10                      = 0xd7,\n\tSC_P2_HIZ_QUAD_PER_TILE_H11                      = 0xd8,\n\tSC_P2_HIZ_QUAD_PER_TILE_H12                      = 0xd9,\n\tSC_P2_HIZ_QUAD_PER_TILE_H13                      = 0xda,\n\tSC_P2_HIZ_QUAD_PER_TILE_H14                      = 0xdb,\n\tSC_P2_HIZ_QUAD_PER_TILE_H15                      = 0xdc,\n\tSC_P2_HIZ_QUAD_PER_TILE_H16                      = 0xdd,\n\tSC_P3_HIZ_QUAD_PER_TILE_H0                       = 0xde,\n\tSC_P3_HIZ_QUAD_PER_TILE_H1                       = 0xdf,\n\tSC_P3_HIZ_QUAD_PER_TILE_H2                       = 0xe0,\n\tSC_P3_HIZ_QUAD_PER_TILE_H3                       = 0xe1,\n\tSC_P3_HIZ_QUAD_PER_TILE_H4                       = 0xe2,\n\tSC_P3_HIZ_QUAD_PER_TILE_H5                       = 0xe3,\n\tSC_P3_HIZ_QUAD_PER_TILE_H6                       = 0xe4,\n\tSC_P3_HIZ_QUAD_PER_TILE_H7                       = 0xe5,\n\tSC_P3_HIZ_QUAD_PER_TILE_H8                       = 0xe6,\n\tSC_P3_HIZ_QUAD_PER_TILE_H9                       = 0xe7,\n\tSC_P3_HIZ_QUAD_PER_TILE_H10                      = 0xe8,\n\tSC_P3_HIZ_QUAD_PER_TILE_H11                      = 0xe9,\n\tSC_P3_HIZ_QUAD_PER_TILE_H12                      = 0xea,\n\tSC_P3_HIZ_QUAD_PER_TILE_H13                      = 0xeb,\n\tSC_P3_HIZ_QUAD_PER_TILE_H14                      = 0xec,\n\tSC_P3_HIZ_QUAD_PER_TILE_H15                      = 0xed,\n\tSC_P3_HIZ_QUAD_PER_TILE_H16                      = 0xee,\n\tSC_P0_HIZ_QUAD_COUNT                             = 0xef,\n\tSC_P1_HIZ_QUAD_COUNT                             = 0xf0,\n\tSC_P2_HIZ_QUAD_COUNT                             = 0xf1,\n\tSC_P3_HIZ_QUAD_COUNT                             = 0xf2,\n\tSC_P0_DETAIL_QUAD_COUNT                          = 0xf3,\n\tSC_P1_DETAIL_QUAD_COUNT                          = 0xf4,\n\tSC_P2_DETAIL_QUAD_COUNT                          = 0xf5,\n\tSC_P3_DETAIL_QUAD_COUNT                          = 0xf6,\n\tSC_P0_DETAIL_QUAD_WITH_1_PIX                     = 0xf7,\n\tSC_P0_DETAIL_QUAD_WITH_2_PIX                     = 0xf8,\n\tSC_P0_DETAIL_QUAD_WITH_3_PIX                     = 0xf9,\n\tSC_P0_DETAIL_QUAD_WITH_4_PIX                     = 0xfa,\n\tSC_P1_DETAIL_QUAD_WITH_1_PIX                     = 0xfb,\n\tSC_P1_DETAIL_QUAD_WITH_2_PIX                     = 0xfc,\n\tSC_P1_DETAIL_QUAD_WITH_3_PIX                     = 0xfd,\n\tSC_P1_DETAIL_QUAD_WITH_4_PIX                     = 0xfe,\n\tSC_P2_DETAIL_QUAD_WITH_1_PIX                     = 0xff,\n\tSC_P2_DETAIL_QUAD_WITH_2_PIX                     = 0x100,\n\tSC_P2_DETAIL_QUAD_WITH_3_PIX                     = 0x101,\n\tSC_P2_DETAIL_QUAD_WITH_4_PIX                     = 0x102,\n\tSC_P3_DETAIL_QUAD_WITH_1_PIX                     = 0x103,\n\tSC_P3_DETAIL_QUAD_WITH_2_PIX                     = 0x104,\n\tSC_P3_DETAIL_QUAD_WITH_3_PIX                     = 0x105,\n\tSC_P3_DETAIL_QUAD_WITH_4_PIX                     = 0x106,\n\tSC_EARLYZ_QUAD_COUNT                             = 0x107,\n\tSC_EARLYZ_QUAD_WITH_1_PIX                        = 0x108,\n\tSC_EARLYZ_QUAD_WITH_2_PIX                        = 0x109,\n\tSC_EARLYZ_QUAD_WITH_3_PIX                        = 0x10a,\n\tSC_EARLYZ_QUAD_WITH_4_PIX                        = 0x10b,\n\tSC_PKR_QUAD_PER_ROW_H1                           = 0x10c,\n\tSC_PKR_QUAD_PER_ROW_H2                           = 0x10d,\n\tSC_PKR_4X2_QUAD_SPLIT                            = 0x10e,\n\tSC_PKR_4X2_FILL_QUAD                             = 0x10f,\n\tSC_PKR_END_OF_VECTOR                             = 0x110,\n\tSC_PKR_CONTROL_XFER                              = 0x111,\n\tSC_PKR_DBHANG_FORCE_EOV                          = 0x112,\n\tSC_REG_SCLK_BUSY                                 = 0x113,\n\tSC_GRP0_DYN_SCLK_BUSY                            = 0x114,\n\tSC_GRP1_DYN_SCLK_BUSY                            = 0x115,\n\tSC_GRP2_DYN_SCLK_BUSY                            = 0x116,\n\tSC_GRP3_DYN_SCLK_BUSY                            = 0x117,\n\tSC_GRP4_DYN_SCLK_BUSY                            = 0x118,\n\tSC_PA0_SC_DATA_FIFO_RD                           = 0x119,\n\tSC_PA0_SC_DATA_FIFO_WE                           = 0x11a,\n\tSC_PA1_SC_DATA_FIFO_RD                           = 0x11b,\n\tSC_PA1_SC_DATA_FIFO_WE                           = 0x11c,\n\tSC_PS_ARB_XFC_ALL_EVENT_OR_PRIM_CYCLES           = 0x11d,\n\tSC_PS_ARB_XFC_ONLY_PRIM_CYCLES                   = 0x11e,\n\tSC_PS_ARB_XFC_ONLY_ONE_INC_PER_PRIM              = 0x11f,\n\tSC_PS_ARB_STALLED_FROM_BELOW                     = 0x120,\n\tSC_PS_ARB_STARVED_FROM_ABOVE                     = 0x121,\n\tSC_PS_ARB_SC_BUSY                                = 0x122,\n\tSC_PS_ARB_PA_SC_BUSY                             = 0x123,\n\tSC_PA2_SC_DATA_FIFO_RD                           = 0x124,\n\tSC_PA2_SC_DATA_FIFO_WE                           = 0x125,\n\tSC_PA3_SC_DATA_FIFO_RD                           = 0x126,\n\tSC_PA3_SC_DATA_FIFO_WE                           = 0x127,\n\tSC_PA_SC_DEALLOC_0_0_WE                          = 0x128,\n\tSC_PA_SC_DEALLOC_0_1_WE                          = 0x129,\n\tSC_PA_SC_DEALLOC_1_0_WE                          = 0x12a,\n\tSC_PA_SC_DEALLOC_1_1_WE                          = 0x12b,\n\tSC_PA_SC_DEALLOC_2_0_WE                          = 0x12c,\n\tSC_PA_SC_DEALLOC_2_1_WE                          = 0x12d,\n\tSC_PA_SC_DEALLOC_3_0_WE                          = 0x12e,\n\tSC_PA_SC_DEALLOC_3_1_WE                          = 0x12f,\n\tSC_PA0_SC_EOP_WE                                 = 0x130,\n\tSC_PA0_SC_EOPG_WE                                = 0x131,\n\tSC_PA0_SC_EVENT_WE                               = 0x132,\n\tSC_PA1_SC_EOP_WE                                 = 0x133,\n\tSC_PA1_SC_EOPG_WE                                = 0x134,\n\tSC_PA1_SC_EVENT_WE                               = 0x135,\n\tSC_PA2_SC_EOP_WE                                 = 0x136,\n\tSC_PA2_SC_EOPG_WE                                = 0x137,\n\tSC_PA2_SC_EVENT_WE                               = 0x138,\n\tSC_PA3_SC_EOP_WE                                 = 0x139,\n\tSC_PA3_SC_EOPG_WE                                = 0x13a,\n\tSC_PA3_SC_EVENT_WE                               = 0x13b,\n\tSC_PS_ARB_OOO_THRESHOLD_SWITCH_TO_DESIRED_FIFO   = 0x13c,\n\tSC_PS_ARB_OOO_FIFO_EMPTY_SWITCH                  = 0x13d,\n\tSC_PS_ARB_NULL_PRIM_BUBBLE_POP                   = 0x13e,\n\tSC_PS_ARB_EOP_POP_SYNC_POP                       = 0x13f,\n\tSC_PS_ARB_EVENT_SYNC_POP                         = 0x140,\n\tSC_SC_PS_ENG_MULTICYCLE_BUBBLE                   = 0x141,\n\tSC_PA0_SC_FPOV_WE                                = 0x142,\n\tSC_PA1_SC_FPOV_WE                                = 0x143,\n\tSC_PA2_SC_FPOV_WE                                = 0x144,\n\tSC_PA3_SC_FPOV_WE                                = 0x145,\n\tSC_PA0_SC_LPOV_WE                                = 0x146,\n\tSC_PA1_SC_LPOV_WE                                = 0x147,\n\tSC_PA2_SC_LPOV_WE                                = 0x148,\n\tSC_PA3_SC_LPOV_WE                                = 0x149,\n\tSC_SC_SPI_DEALLOC_0_0                            = 0x14a,\n\tSC_SC_SPI_DEALLOC_0_1                            = 0x14b,\n\tSC_SC_SPI_DEALLOC_0_2                            = 0x14c,\n\tSC_SC_SPI_DEALLOC_1_0                            = 0x14d,\n\tSC_SC_SPI_DEALLOC_1_1                            = 0x14e,\n\tSC_SC_SPI_DEALLOC_1_2                            = 0x14f,\n\tSC_SC_SPI_DEALLOC_2_0                            = 0x150,\n\tSC_SC_SPI_DEALLOC_2_1                            = 0x151,\n\tSC_SC_SPI_DEALLOC_2_2                            = 0x152,\n\tSC_SC_SPI_DEALLOC_3_0                            = 0x153,\n\tSC_SC_SPI_DEALLOC_3_1                            = 0x154,\n\tSC_SC_SPI_DEALLOC_3_2                            = 0x155,\n\tSC_SC_SPI_FPOV_0                                 = 0x156,\n\tSC_SC_SPI_FPOV_1                                 = 0x157,\n\tSC_SC_SPI_FPOV_2                                 = 0x158,\n\tSC_SC_SPI_FPOV_3                                 = 0x159,\n\tSC_SC_SPI_EVENT                                  = 0x15a,\n\tSC_PS_TS_EVENT_FIFO_PUSH                         = 0x15b,\n\tSC_PS_TS_EVENT_FIFO_POP                          = 0x15c,\n\tSC_PS_CTX_DONE_FIFO_PUSH                         = 0x15d,\n\tSC_PS_CTX_DONE_FIFO_POP                          = 0x15e,\n\tSC_MULTICYCLE_BUBBLE_FREEZE                      = 0x15f,\n\tSC_EOP_SYNC_WINDOW                               = 0x160,\n\tSC_PA0_SC_NULL_WE                                = 0x161,\n\tSC_PA0_SC_NULL_DEALLOC_WE                        = 0x162,\n\tSC_PA0_SC_DATA_FIFO_EOPG_RD                      = 0x163,\n\tSC_PA0_SC_DATA_FIFO_EOP_RD                       = 0x164,\n\tSC_PA0_SC_DEALLOC_0_RD                           = 0x165,\n\tSC_PA0_SC_DEALLOC_1_RD                           = 0x166,\n\tSC_PA1_SC_DATA_FIFO_EOPG_RD                      = 0x167,\n\tSC_PA1_SC_DATA_FIFO_EOP_RD                       = 0x168,\n\tSC_PA1_SC_DEALLOC_0_RD                           = 0x169,\n\tSC_PA1_SC_DEALLOC_1_RD                           = 0x16a,\n\tSC_PA1_SC_NULL_WE                                = 0x16b,\n\tSC_PA1_SC_NULL_DEALLOC_WE                        = 0x16c,\n\tSC_PA2_SC_DATA_FIFO_EOPG_RD                      = 0x16d,\n\tSC_PA2_SC_DATA_FIFO_EOP_RD                       = 0x16e,\n\tSC_PA2_SC_DEALLOC_0_RD                           = 0x16f,\n\tSC_PA2_SC_DEALLOC_1_RD                           = 0x170,\n\tSC_PA2_SC_NULL_WE                                = 0x171,\n\tSC_PA2_SC_NULL_DEALLOC_WE                        = 0x172,\n\tSC_PA3_SC_DATA_FIFO_EOPG_RD                      = 0x173,\n\tSC_PA3_SC_DATA_FIFO_EOP_RD                       = 0x174,\n\tSC_PA3_SC_DEALLOC_0_RD                           = 0x175,\n\tSC_PA3_SC_DEALLOC_1_RD                           = 0x176,\n\tSC_PA3_SC_NULL_WE                                = 0x177,\n\tSC_PA3_SC_NULL_DEALLOC_WE                        = 0x178,\n\tSC_PS_PA0_SC_FIFO_EMPTY                          = 0x179,\n\tSC_PS_PA0_SC_FIFO_FULL                           = 0x17a,\n\tSC_PA0_PS_DATA_SEND                              = 0x17b,\n\tSC_PS_PA1_SC_FIFO_EMPTY                          = 0x17c,\n\tSC_PS_PA1_SC_FIFO_FULL                           = 0x17d,\n\tSC_PA1_PS_DATA_SEND                              = 0x17e,\n\tSC_PS_PA2_SC_FIFO_EMPTY                          = 0x17f,\n\tSC_PS_PA2_SC_FIFO_FULL                           = 0x180,\n\tSC_PA2_PS_DATA_SEND                              = 0x181,\n\tSC_PS_PA3_SC_FIFO_EMPTY                          = 0x182,\n\tSC_PS_PA3_SC_FIFO_FULL                           = 0x183,\n\tSC_PA3_PS_DATA_SEND                              = 0x184,\n\tSC_BUSY_PROCESSING_MULTICYCLE_PRIM               = 0x185,\n\tSC_BUSY_CNT_NOT_ZERO                             = 0x186,\n\tSC_BM_BUSY                                       = 0x187,\n\tSC_BACKEND_BUSY                                  = 0x188,\n\tSC_SCF_SCB_INTERFACE_BUSY                        = 0x189,\n\tSC_SCB_BUSY                                      = 0x18a,\n\tSC_STARVED_BY_PA_WITH_UNSELECTED_PA_NOT_EMPTY    = 0x18b,\n\tSC_STARVED_BY_PA_WITH_UNSELECTED_PA_FULL         = 0x18c,\n} SC_PERFCNT_SEL;\ntypedef enum SePairXsel {\n\tRASTER_CONFIG_SE_PAIR_XSEL_8_WIDE_TILE           = 0x0,\n\tRASTER_CONFIG_SE_PAIR_XSEL_16_WIDE_TILE          = 0x1,\n\tRASTER_CONFIG_SE_PAIR_XSEL_32_WIDE_TILE          = 0x2,\n\tRASTER_CONFIG_SE_PAIR_XSEL_64_WIDE_TILE          = 0x3,\n} SePairXsel;\ntypedef enum SePairYsel {\n\tRASTER_CONFIG_SE_PAIR_YSEL_8_WIDE_TILE           = 0x0,\n\tRASTER_CONFIG_SE_PAIR_YSEL_16_WIDE_TILE          = 0x1,\n\tRASTER_CONFIG_SE_PAIR_YSEL_32_WIDE_TILE          = 0x2,\n\tRASTER_CONFIG_SE_PAIR_YSEL_64_WIDE_TILE          = 0x3,\n} SePairYsel;\ntypedef enum SePairMap {\n\tRASTER_CONFIG_SE_PAIR_MAP_0                      = 0x0,\n\tRASTER_CONFIG_SE_PAIR_MAP_1                      = 0x1,\n\tRASTER_CONFIG_SE_PAIR_MAP_2                      = 0x2,\n\tRASTER_CONFIG_SE_PAIR_MAP_3                      = 0x3,\n} SePairMap;\ntypedef enum SeXsel {\n\tRASTER_CONFIG_SE_XSEL_8_WIDE_TILE                = 0x0,\n\tRASTER_CONFIG_SE_XSEL_16_WIDE_TILE               = 0x1,\n\tRASTER_CONFIG_SE_XSEL_32_WIDE_TILE               = 0x2,\n\tRASTER_CONFIG_SE_XSEL_64_WIDE_TILE               = 0x3,\n} SeXsel;\ntypedef enum SeYsel {\n\tRASTER_CONFIG_SE_YSEL_8_WIDE_TILE                = 0x0,\n\tRASTER_CONFIG_SE_YSEL_16_WIDE_TILE               = 0x1,\n\tRASTER_CONFIG_SE_YSEL_32_WIDE_TILE               = 0x2,\n\tRASTER_CONFIG_SE_YSEL_64_WIDE_TILE               = 0x3,\n} SeYsel;\ntypedef enum SeMap {\n\tRASTER_CONFIG_SE_MAP_0                           = 0x0,\n\tRASTER_CONFIG_SE_MAP_1                           = 0x1,\n\tRASTER_CONFIG_SE_MAP_2                           = 0x2,\n\tRASTER_CONFIG_SE_MAP_3                           = 0x3,\n} SeMap;\ntypedef enum ScXsel {\n\tRASTER_CONFIG_SC_XSEL_8_WIDE_TILE                = 0x0,\n\tRASTER_CONFIG_SC_XSEL_16_WIDE_TILE               = 0x1,\n\tRASTER_CONFIG_SC_XSEL_32_WIDE_TILE               = 0x2,\n\tRASTER_CONFIG_SC_XSEL_64_WIDE_TILE               = 0x3,\n} ScXsel;\ntypedef enum ScYsel {\n\tRASTER_CONFIG_SC_YSEL_8_WIDE_TILE                = 0x0,\n\tRASTER_CONFIG_SC_YSEL_16_WIDE_TILE               = 0x1,\n\tRASTER_CONFIG_SC_YSEL_32_WIDE_TILE               = 0x2,\n\tRASTER_CONFIG_SC_YSEL_64_WIDE_TILE               = 0x3,\n} ScYsel;\ntypedef enum ScMap {\n\tRASTER_CONFIG_SC_MAP_0                           = 0x0,\n\tRASTER_CONFIG_SC_MAP_1                           = 0x1,\n\tRASTER_CONFIG_SC_MAP_2                           = 0x2,\n\tRASTER_CONFIG_SC_MAP_3                           = 0x3,\n} ScMap;\ntypedef enum PkrXsel2 {\n\tRASTER_CONFIG_PKR_XSEL2_0                        = 0x0,\n\tRASTER_CONFIG_PKR_XSEL2_1                        = 0x1,\n\tRASTER_CONFIG_PKR_XSEL2_2                        = 0x2,\n\tRASTER_CONFIG_PKR_XSEL2_3                        = 0x3,\n} PkrXsel2;\ntypedef enum PkrXsel {\n\tRASTER_CONFIG_PKR_XSEL_0                         = 0x0,\n\tRASTER_CONFIG_PKR_XSEL_1                         = 0x1,\n\tRASTER_CONFIG_PKR_XSEL_2                         = 0x2,\n\tRASTER_CONFIG_PKR_XSEL_3                         = 0x3,\n} PkrXsel;\ntypedef enum PkrYsel {\n\tRASTER_CONFIG_PKR_YSEL_0                         = 0x0,\n\tRASTER_CONFIG_PKR_YSEL_1                         = 0x1,\n\tRASTER_CONFIG_PKR_YSEL_2                         = 0x2,\n\tRASTER_CONFIG_PKR_YSEL_3                         = 0x3,\n} PkrYsel;\ntypedef enum PkrMap {\n\tRASTER_CONFIG_PKR_MAP_0                          = 0x0,\n\tRASTER_CONFIG_PKR_MAP_1                          = 0x1,\n\tRASTER_CONFIG_PKR_MAP_2                          = 0x2,\n\tRASTER_CONFIG_PKR_MAP_3                          = 0x3,\n} PkrMap;\ntypedef enum RbXsel {\n\tRASTER_CONFIG_RB_XSEL_0                          = 0x0,\n\tRASTER_CONFIG_RB_XSEL_1                          = 0x1,\n} RbXsel;\ntypedef enum RbYsel {\n\tRASTER_CONFIG_RB_YSEL_0                          = 0x0,\n\tRASTER_CONFIG_RB_YSEL_1                          = 0x1,\n} RbYsel;\ntypedef enum RbXsel2 {\n\tRASTER_CONFIG_RB_XSEL2_0                         = 0x0,\n\tRASTER_CONFIG_RB_XSEL2_1                         = 0x1,\n\tRASTER_CONFIG_RB_XSEL2_2                         = 0x2,\n\tRASTER_CONFIG_RB_XSEL2_3                         = 0x3,\n} RbXsel2;\ntypedef enum RbMap {\n\tRASTER_CONFIG_RB_MAP_0                           = 0x0,\n\tRASTER_CONFIG_RB_MAP_1                           = 0x1,\n\tRASTER_CONFIG_RB_MAP_2                           = 0x2,\n\tRASTER_CONFIG_RB_MAP_3                           = 0x3,\n} RbMap;\ntypedef enum CSDATA_TYPE {\n\tCSDATA_TYPE_TG                                   = 0x0,\n\tCSDATA_TYPE_STATE                                = 0x1,\n\tCSDATA_TYPE_EVENT                                = 0x2,\n\tCSDATA_TYPE_PRIVATE                              = 0x3,\n} CSDATA_TYPE;\n#define CSDATA_TYPE_WIDTH                         0x2\n#define CSDATA_ADDR_WIDTH                         0x7\n#define CSDATA_DATA_WIDTH                         0x20\ntypedef enum SPI_SAMPLE_CNTL {\n\tCENTROIDS_ONLY                                   = 0x0,\n\tCENTERS_ONLY                                     = 0x1,\n\tCENTROIDS_AND_CENTERS                            = 0x2,\n\tUNDEF                                            = 0x3,\n} SPI_SAMPLE_CNTL;\ntypedef enum SPI_FOG_MODE {\n\tSPI_FOG_NONE                                     = 0x0,\n\tSPI_FOG_EXP                                      = 0x1,\n\tSPI_FOG_EXP2                                     = 0x2,\n\tSPI_FOG_LINEAR                                   = 0x3,\n} SPI_FOG_MODE;\ntypedef enum SPI_PNT_SPRITE_OVERRIDE {\n\tSPI_PNT_SPRITE_SEL_0                             = 0x0,\n\tSPI_PNT_SPRITE_SEL_1                             = 0x1,\n\tSPI_PNT_SPRITE_SEL_S                             = 0x2,\n\tSPI_PNT_SPRITE_SEL_T                             = 0x3,\n\tSPI_PNT_SPRITE_SEL_NONE                          = 0x4,\n} SPI_PNT_SPRITE_OVERRIDE;\ntypedef enum SPI_PERFCNT_SEL {\n\tSPI_PERF_VS_WINDOW_VALID                         = 0x0,\n\tSPI_PERF_VS_BUSY                                 = 0x1,\n\tSPI_PERF_VS_FIRST_WAVE                           = 0x2,\n\tSPI_PERF_VS_LAST_WAVE                            = 0x3,\n\tSPI_PERF_VS_LSHS_DEALLOC                         = 0x4,\n\tSPI_PERF_VS_PC_STALL                             = 0x5,\n\tSPI_PERF_VS_POS0_STALL                           = 0x6,\n\tSPI_PERF_VS_POS1_STALL                           = 0x7,\n\tSPI_PERF_VS_CRAWLER_STALL                        = 0x8,\n\tSPI_PERF_VS_EVENT_WAVE                           = 0x9,\n\tSPI_PERF_VS_WAVE                                 = 0xa,\n\tSPI_PERF_VS_PERS_UPD_FULL0                       = 0xb,\n\tSPI_PERF_VS_PERS_UPD_FULL1                       = 0xc,\n\tSPI_PERF_VS_LATE_ALLOC_FULL                      = 0xd,\n\tSPI_PERF_VS_FIRST_SUBGRP                         = 0xe,\n\tSPI_PERF_VS_LAST_SUBGRP                          = 0xf,\n\tSPI_PERF_GS_WINDOW_VALID                         = 0x10,\n\tSPI_PERF_GS_BUSY                                 = 0x11,\n\tSPI_PERF_GS_CRAWLER_STALL                        = 0x12,\n\tSPI_PERF_GS_EVENT_WAVE                           = 0x13,\n\tSPI_PERF_GS_WAVE                                 = 0x14,\n\tSPI_PERF_GS_PERS_UPD_FULL0                       = 0x15,\n\tSPI_PERF_GS_PERS_UPD_FULL1                       = 0x16,\n\tSPI_PERF_GS_FIRST_SUBGRP                         = 0x17,\n\tSPI_PERF_GS_LAST_SUBGRP                          = 0x18,\n\tSPI_PERF_ES_WINDOW_VALID                         = 0x19,\n\tSPI_PERF_ES_BUSY                                 = 0x1a,\n\tSPI_PERF_ES_CRAWLER_STALL                        = 0x1b,\n\tSPI_PERF_ES_FIRST_WAVE                           = 0x1c,\n\tSPI_PERF_ES_LAST_WAVE                            = 0x1d,\n\tSPI_PERF_ES_LSHS_DEALLOC                         = 0x1e,\n\tSPI_PERF_ES_EVENT_WAVE                           = 0x1f,\n\tSPI_PERF_ES_WAVE                                 = 0x20,\n\tSPI_PERF_ES_PERS_UPD_FULL0                       = 0x21,\n\tSPI_PERF_ES_PERS_UPD_FULL1                       = 0x22,\n\tSPI_PERF_ES_FIRST_SUBGRP                         = 0x23,\n\tSPI_PERF_ES_LAST_SUBGRP                          = 0x24,\n\tSPI_PERF_HS_WINDOW_VALID                         = 0x25,\n\tSPI_PERF_HS_BUSY                                 = 0x26,\n\tSPI_PERF_HS_CRAWLER_STALL                        = 0x27,\n\tSPI_PERF_HS_FIRST_WAVE                           = 0x28,\n\tSPI_PERF_HS_LAST_WAVE                            = 0x29,\n\tSPI_PERF_HS_LSHS_DEALLOC                         = 0x2a,\n\tSPI_PERF_HS_EVENT_WAVE                           = 0x2b,\n\tSPI_PERF_HS_WAVE                                 = 0x2c,\n\tSPI_PERF_HS_PERS_UPD_FULL0                       = 0x2d,\n\tSPI_PERF_HS_PERS_UPD_FULL1                       = 0x2e,\n\tSPI_PERF_LS_WINDOW_VALID                         = 0x2f,\n\tSPI_PERF_LS_BUSY                                 = 0x30,\n\tSPI_PERF_LS_CRAWLER_STALL                        = 0x31,\n\tSPI_PERF_LS_FIRST_WAVE                           = 0x32,\n\tSPI_PERF_LS_LAST_WAVE                            = 0x33,\n\tSPI_PERF_OFFCHIP_LDS_STALL_LS                    = 0x34,\n\tSPI_PERF_LS_EVENT_WAVE                           = 0x35,\n\tSPI_PERF_LS_WAVE                                 = 0x36,\n\tSPI_PERF_LS_PERS_UPD_FULL0                       = 0x37,\n\tSPI_PERF_LS_PERS_UPD_FULL1                       = 0x38,\n\tSPI_PERF_CSG_WINDOW_VALID                        = 0x39,\n\tSPI_PERF_CSG_BUSY                                = 0x3a,\n\tSPI_PERF_CSG_NUM_THREADGROUPS                    = 0x3b,\n\tSPI_PERF_CSG_CRAWLER_STALL                       = 0x3c,\n\tSPI_PERF_CSG_EVENT_WAVE                          = 0x3d,\n\tSPI_PERF_CSG_WAVE                                = 0x3e,\n\tSPI_PERF_CSN_WINDOW_VALID                        = 0x3f,\n\tSPI_PERF_CSN_BUSY                                = 0x40,\n\tSPI_PERF_CSN_NUM_THREADGROUPS                    = 0x41,\n\tSPI_PERF_CSN_CRAWLER_STALL                       = 0x42,\n\tSPI_PERF_CSN_EVENT_WAVE                          = 0x43,\n\tSPI_PERF_CSN_WAVE                                = 0x44,\n\tSPI_PERF_PS_CTL_WINDOW_VALID                     = 0x45,\n\tSPI_PERF_PS_CTL_BUSY                             = 0x46,\n\tSPI_PERF_PS_CTL_ACTIVE                           = 0x47,\n\tSPI_PERF_PS_CTL_DEALLOC_BIN0                     = 0x48,\n\tSPI_PERF_PS_CTL_FPOS_BIN1_STALL                  = 0x49,\n\tSPI_PERF_PS_CTL_EVENT_WAVE                       = 0x4a,\n\tSPI_PERF_PS_CTL_WAVE                             = 0x4b,\n\tSPI_PERF_PS_CTL_OPT_WAVE                         = 0x4c,\n\tSPI_PERF_PS_CTL_PASS_BIN0                        = 0x4d,\n\tSPI_PERF_PS_CTL_PASS_BIN1                        = 0x4e,\n\tSPI_PERF_PS_CTL_FPOS_BIN2                        = 0x4f,\n\tSPI_PERF_PS_CTL_PRIM_BIN0                        = 0x50,\n\tSPI_PERF_PS_CTL_PRIM_BIN1                        = 0x51,\n\tSPI_PERF_PS_CTL_CNF_BIN2                         = 0x52,\n\tSPI_PERF_PS_CTL_CNF_BIN3                         = 0x53,\n\tSPI_PERF_PS_CTL_CRAWLER_STALL                    = 0x54,\n\tSPI_PERF_PS_CTL_LDS_RES_FULL                     = 0x55,\n\tSPI_PERF_PS_PERS_UPD_FULL0                       = 0x56,\n\tSPI_PERF_PS_PERS_UPD_FULL1                       = 0x57,\n\tSPI_PERF_PIX_ALLOC_PEND_CNT                      = 0x58,\n\tSPI_PERF_PIX_ALLOC_SCB_STALL                     = 0x59,\n\tSPI_PERF_PIX_ALLOC_DB0_STALL                     = 0x5a,\n\tSPI_PERF_PIX_ALLOC_DB1_STALL                     = 0x5b,\n\tSPI_PERF_PIX_ALLOC_DB2_STALL                     = 0x5c,\n\tSPI_PERF_PIX_ALLOC_DB3_STALL                     = 0x5d,\n\tSPI_PERF_LDS0_PC_VALID                           = 0x5e,\n\tSPI_PERF_LDS1_PC_VALID                           = 0x5f,\n\tSPI_PERF_RA_PIPE_REQ_BIN2                        = 0x60,\n\tSPI_PERF_RA_TASK_REQ_BIN3                        = 0x61,\n\tSPI_PERF_RA_WR_CTL_FULL                          = 0x62,\n\tSPI_PERF_RA_REQ_NO_ALLOC                         = 0x63,\n\tSPI_PERF_RA_REQ_NO_ALLOC_PS                      = 0x64,\n\tSPI_PERF_RA_REQ_NO_ALLOC_VS                      = 0x65,\n\tSPI_PERF_RA_REQ_NO_ALLOC_GS                      = 0x66,\n\tSPI_PERF_RA_REQ_NO_ALLOC_ES                      = 0x67,\n\tSPI_PERF_RA_REQ_NO_ALLOC_HS                      = 0x68,\n\tSPI_PERF_RA_REQ_NO_ALLOC_LS                      = 0x69,\n\tSPI_PERF_RA_REQ_NO_ALLOC_CSG                     = 0x6a,\n\tSPI_PERF_RA_REQ_NO_ALLOC_CSN                     = 0x6b,\n\tSPI_PERF_RA_RES_STALL_PS                         = 0x6c,\n\tSPI_PERF_RA_RES_STALL_VS                         = 0x6d,\n\tSPI_PERF_RA_RES_STALL_GS                         = 0x6e,\n\tSPI_PERF_RA_RES_STALL_ES                         = 0x6f,\n\tSPI_PERF_RA_RES_STALL_HS                         = 0x70,\n\tSPI_PERF_RA_RES_STALL_LS                         = 0x71,\n\tSPI_PERF_RA_RES_STALL_CSG                        = 0x72,\n\tSPI_PERF_RA_RES_STALL_CSN                        = 0x73,\n\tSPI_PERF_RA_TMP_STALL_PS                         = 0x74,\n\tSPI_PERF_RA_TMP_STALL_VS                         = 0x75,\n\tSPI_PERF_RA_TMP_STALL_GS                         = 0x76,\n\tSPI_PERF_RA_TMP_STALL_ES                         = 0x77,\n\tSPI_PERF_RA_TMP_STALL_HS                         = 0x78,\n\tSPI_PERF_RA_TMP_STALL_LS                         = 0x79,\n\tSPI_PERF_RA_TMP_STALL_CSG                        = 0x7a,\n\tSPI_PERF_RA_TMP_STALL_CSN                        = 0x7b,\n\tSPI_PERF_RA_WAVE_SIMD_FULL_PS                    = 0x7c,\n\tSPI_PERF_RA_WAVE_SIMD_FULL_VS                    = 0x7d,\n\tSPI_PERF_RA_WAVE_SIMD_FULL_GS                    = 0x7e,\n\tSPI_PERF_RA_WAVE_SIMD_FULL_ES                    = 0x7f,\n\tSPI_PERF_RA_WAVE_SIMD_FULL_HS                    = 0x80,\n\tSPI_PERF_RA_WAVE_SIMD_FULL_LS                    = 0x81,\n\tSPI_PERF_RA_WAVE_SIMD_FULL_CSG                   = 0x82,\n\tSPI_PERF_RA_WAVE_SIMD_FULL_CSN                   = 0x83,\n\tSPI_PERF_RA_VGPR_SIMD_FULL_PS                    = 0x84,\n\tSPI_PERF_RA_VGPR_SIMD_FULL_VS                    = 0x85,\n\tSPI_PERF_RA_VGPR_SIMD_FULL_GS                    = 0x86,\n\tSPI_PERF_RA_VGPR_SIMD_FULL_ES                    = 0x87,\n\tSPI_PERF_RA_VGPR_SIMD_FULL_HS                    = 0x88,\n\tSPI_PERF_RA_VGPR_SIMD_FULL_LS                    = 0x89,\n\tSPI_PERF_RA_VGPR_SIMD_FULL_CSG                   = 0x8a,\n\tSPI_PERF_RA_VGPR_SIMD_FULL_CSN                   = 0x8b,\n\tSPI_PERF_RA_SGPR_SIMD_FULL_PS                    = 0x8c,\n\tSPI_PERF_RA_SGPR_SIMD_FULL_VS                    = 0x8d,\n\tSPI_PERF_RA_SGPR_SIMD_FULL_GS                    = 0x8e,\n\tSPI_PERF_RA_SGPR_SIMD_FULL_ES                    = 0x8f,\n\tSPI_PERF_RA_SGPR_SIMD_FULL_HS                    = 0x90,\n\tSPI_PERF_RA_SGPR_SIMD_FULL_LS                    = 0x91,\n\tSPI_PERF_RA_SGPR_SIMD_FULL_CSG                   = 0x92,\n\tSPI_PERF_RA_SGPR_SIMD_FULL_CSN                   = 0x93,\n\tSPI_PERF_RA_LDS_CU_FULL_PS                       = 0x94,\n\tSPI_PERF_RA_LDS_CU_FULL_LS                       = 0x95,\n\tSPI_PERF_RA_LDS_CU_FULL_ES                       = 0x96,\n\tSPI_PERF_RA_LDS_CU_FULL_CSG                      = 0x97,\n\tSPI_PERF_RA_LDS_CU_FULL_CSN                      = 0x98,\n\tSPI_PERF_RA_BAR_CU_FULL_HS                       = 0x99,\n\tSPI_PERF_RA_BAR_CU_FULL_CSG                      = 0x9a,\n\tSPI_PERF_RA_BAR_CU_FULL_CSN                      = 0x9b,\n\tSPI_PERF_RA_BULKY_CU_FULL_CSG                    = 0x9c,\n\tSPI_PERF_RA_BULKY_CU_FULL_CSN                    = 0x9d,\n\tSPI_PERF_RA_TGLIM_CU_FULL_CSG                    = 0x9e,\n\tSPI_PERF_RA_TGLIM_CU_FULL_CSN                    = 0x9f,\n\tSPI_PERF_RA_WVLIM_STALL_PS                       = 0xa0,\n\tSPI_PERF_RA_WVLIM_STALL_VS                       = 0xa1,\n\tSPI_PERF_RA_WVLIM_STALL_GS                       = 0xa2,\n\tSPI_PERF_RA_WVLIM_STALL_ES                       = 0xa3,\n\tSPI_PERF_RA_WVLIM_STALL_HS                       = 0xa4,\n\tSPI_PERF_RA_WVLIM_STALL_LS                       = 0xa5,\n\tSPI_PERF_RA_WVLIM_STALL_CSG                      = 0xa6,\n\tSPI_PERF_RA_WVLIM_STALL_CSN                      = 0xa7,\n\tSPI_PERF_RA_PS_LOCK_NA                           = 0xa8,\n\tSPI_PERF_RA_VS_LOCK                              = 0xa9,\n\tSPI_PERF_RA_GS_LOCK                              = 0xaa,\n\tSPI_PERF_RA_ES_LOCK                              = 0xab,\n\tSPI_PERF_RA_HS_LOCK                              = 0xac,\n\tSPI_PERF_RA_LS_LOCK                              = 0xad,\n\tSPI_PERF_RA_CSG_LOCK                             = 0xae,\n\tSPI_PERF_RA_CSN_LOCK                             = 0xaf,\n\tSPI_PERF_RA_RSV_UPD                              = 0xb0,\n\tSPI_PERF_EXP_ARB_COL_CNT                         = 0xb1,\n\tSPI_PERF_EXP_ARB_PAR_CNT                         = 0xb2,\n\tSPI_PERF_EXP_ARB_POS_CNT                         = 0xb3,\n\tSPI_PERF_EXP_ARB_GDS_CNT                         = 0xb4,\n\tSPI_PERF_CLKGATE_BUSY_STALL                      = 0xb5,\n\tSPI_PERF_CLKGATE_ACTIVE_STALL                    = 0xb6,\n\tSPI_PERF_CLKGATE_ALL_CLOCKS_ON                   = 0xb7,\n\tSPI_PERF_CLKGATE_CGTT_DYN_ON                     = 0xb8,\n\tSPI_PERF_CLKGATE_CGTT_REG_ON                     = 0xb9,\n\tSPI_PERF_NUM_VS_POS_EXPORTS                      = 0xba,\n\tSPI_PERF_NUM_VS_PARAM_EXPORTS                    = 0xbb,\n\tSPI_PERF_NUM_PS_COL_EXPORTS                      = 0xbc,\n\tSPI_PERF_ES_GRP_FIFO_FULL                        = 0xbd,\n\tSPI_PERF_GS_GRP_FIFO_FULL                        = 0xbe,\n\tSPI_PERF_HS_GRP_FIFO_FULL                        = 0xbf,\n\tSPI_PERF_LS_GRP_FIFO_FULL                        = 0xc0,\n\tSPI_PERF_VS_ALLOC_CNT                            = 0xc1,\n\tSPI_PERF_VS_LATE_ALLOC_ACCUM                     = 0xc2,\n\tSPI_PERF_PC_ALLOC_CNT                            = 0xc3,\n\tSPI_PERF_PC_ALLOC_ACCUM                          = 0xc4,\n} SPI_PERFCNT_SEL;\ntypedef enum SPI_SHADER_FORMAT {\n\tSPI_SHADER_NONE                                  = 0x0,\n\tSPI_SHADER_1COMP                                 = 0x1,\n\tSPI_SHADER_2COMP                                 = 0x2,\n\tSPI_SHADER_4COMPRESS                             = 0x3,\n\tSPI_SHADER_4COMP                                 = 0x4,\n} SPI_SHADER_FORMAT;\ntypedef enum SPI_SHADER_EX_FORMAT {\n\tSPI_SHADER_ZERO                                  = 0x0,\n\tSPI_SHADER_32_R                                  = 0x1,\n\tSPI_SHADER_32_GR                                 = 0x2,\n\tSPI_SHADER_32_AR                                 = 0x3,\n\tSPI_SHADER_FP16_ABGR                             = 0x4,\n\tSPI_SHADER_UNORM16_ABGR                          = 0x5,\n\tSPI_SHADER_SNORM16_ABGR                          = 0x6,\n\tSPI_SHADER_UINT16_ABGR                           = 0x7,\n\tSPI_SHADER_SINT16_ABGR                           = 0x8,\n\tSPI_SHADER_32_ABGR                               = 0x9,\n} SPI_SHADER_EX_FORMAT;\ntypedef enum CLKGATE_SM_MODE {\n\tON_SEQ                                           = 0x0,\n\tOFF_SEQ                                          = 0x1,\n\tPROG_SEQ                                         = 0x2,\n\tREAD_SEQ                                         = 0x3,\n\tSM_MODE_RESERVED                                 = 0x4,\n} CLKGATE_SM_MODE;\ntypedef enum CLKGATE_BASE_MODE {\n\tMULT_8                                           = 0x0,\n\tMULT_16                                          = 0x1,\n} CLKGATE_BASE_MODE;\ntypedef enum SQ_TEX_CLAMP {\n\tSQ_TEX_WRAP                                      = 0x0,\n\tSQ_TEX_MIRROR                                    = 0x1,\n\tSQ_TEX_CLAMP_LAST_TEXEL                          = 0x2,\n\tSQ_TEX_MIRROR_ONCE_LAST_TEXEL                    = 0x3,\n\tSQ_TEX_CLAMP_HALF_BORDER                         = 0x4,\n\tSQ_TEX_MIRROR_ONCE_HALF_BORDER                   = 0x5,\n\tSQ_TEX_CLAMP_BORDER                              = 0x6,\n\tSQ_TEX_MIRROR_ONCE_BORDER                        = 0x7,\n} SQ_TEX_CLAMP;\ntypedef enum SQ_TEX_XY_FILTER {\n\tSQ_TEX_XY_FILTER_POINT                           = 0x0,\n\tSQ_TEX_XY_FILTER_BILINEAR                        = 0x1,\n\tSQ_TEX_XY_FILTER_ANISO_POINT                     = 0x2,\n\tSQ_TEX_XY_FILTER_ANISO_BILINEAR                  = 0x3,\n} SQ_TEX_XY_FILTER;\ntypedef enum SQ_TEX_Z_FILTER {\n\tSQ_TEX_Z_FILTER_NONE                             = 0x0,\n\tSQ_TEX_Z_FILTER_POINT                            = 0x1,\n\tSQ_TEX_Z_FILTER_LINEAR                           = 0x2,\n} SQ_TEX_Z_FILTER;\ntypedef enum SQ_TEX_MIP_FILTER {\n\tSQ_TEX_MIP_FILTER_NONE                           = 0x0,\n\tSQ_TEX_MIP_FILTER_POINT                          = 0x1,\n\tSQ_TEX_MIP_FILTER_LINEAR                         = 0x2,\n\tSQ_TEX_MIP_FILTER_POINT_ANISO_ADJ                = 0x3,\n} SQ_TEX_MIP_FILTER;\ntypedef enum SQ_TEX_ANISO_RATIO {\n\tSQ_TEX_ANISO_RATIO_1                             = 0x0,\n\tSQ_TEX_ANISO_RATIO_2                             = 0x1,\n\tSQ_TEX_ANISO_RATIO_4                             = 0x2,\n\tSQ_TEX_ANISO_RATIO_8                             = 0x3,\n\tSQ_TEX_ANISO_RATIO_16                            = 0x4,\n} SQ_TEX_ANISO_RATIO;\ntypedef enum SQ_TEX_DEPTH_COMPARE {\n\tSQ_TEX_DEPTH_COMPARE_NEVER                       = 0x0,\n\tSQ_TEX_DEPTH_COMPARE_LESS                        = 0x1,\n\tSQ_TEX_DEPTH_COMPARE_EQUAL                       = 0x2,\n\tSQ_TEX_DEPTH_COMPARE_LESSEQUAL                   = 0x3,\n\tSQ_TEX_DEPTH_COMPARE_GREATER                     = 0x4,\n\tSQ_TEX_DEPTH_COMPARE_NOTEQUAL                    = 0x5,\n\tSQ_TEX_DEPTH_COMPARE_GREATEREQUAL                = 0x6,\n\tSQ_TEX_DEPTH_COMPARE_ALWAYS                      = 0x7,\n} SQ_TEX_DEPTH_COMPARE;\ntypedef enum SQ_TEX_BORDER_COLOR {\n\tSQ_TEX_BORDER_COLOR_TRANS_BLACK                  = 0x0,\n\tSQ_TEX_BORDER_COLOR_OPAQUE_BLACK                 = 0x1,\n\tSQ_TEX_BORDER_COLOR_OPAQUE_WHITE                 = 0x2,\n\tSQ_TEX_BORDER_COLOR_REGISTER                     = 0x3,\n} SQ_TEX_BORDER_COLOR;\ntypedef enum SQ_RSRC_BUF_TYPE {\n\tSQ_RSRC_BUF                                      = 0x0,\n\tSQ_RSRC_BUF_RSVD_1                               = 0x1,\n\tSQ_RSRC_BUF_RSVD_2                               = 0x2,\n\tSQ_RSRC_BUF_RSVD_3                               = 0x3,\n} SQ_RSRC_BUF_TYPE;\ntypedef enum SQ_RSRC_IMG_TYPE {\n\tSQ_RSRC_IMG_RSVD_0                               = 0x0,\n\tSQ_RSRC_IMG_RSVD_1                               = 0x1,\n\tSQ_RSRC_IMG_RSVD_2                               = 0x2,\n\tSQ_RSRC_IMG_RSVD_3                               = 0x3,\n\tSQ_RSRC_IMG_RSVD_4                               = 0x4,\n\tSQ_RSRC_IMG_RSVD_5                               = 0x5,\n\tSQ_RSRC_IMG_RSVD_6                               = 0x6,\n\tSQ_RSRC_IMG_RSVD_7                               = 0x7,\n\tSQ_RSRC_IMG_1D                                   = 0x8,\n\tSQ_RSRC_IMG_2D                                   = 0x9,\n\tSQ_RSRC_IMG_3D                                   = 0xa,\n\tSQ_RSRC_IMG_CUBE                                 = 0xb,\n\tSQ_RSRC_IMG_1D_ARRAY                             = 0xc,\n\tSQ_RSRC_IMG_2D_ARRAY                             = 0xd,\n\tSQ_RSRC_IMG_2D_MSAA                              = 0xe,\n\tSQ_RSRC_IMG_2D_MSAA_ARRAY                        = 0xf,\n} SQ_RSRC_IMG_TYPE;\ntypedef enum SQ_RSRC_FLAT_TYPE {\n\tSQ_RSRC_FLAT_RSVD_0                              = 0x0,\n\tSQ_RSRC_FLAT                                     = 0x1,\n\tSQ_RSRC_FLAT_RSVD_2                              = 0x2,\n\tSQ_RSRC_FLAT_RSVD_3                              = 0x3,\n} SQ_RSRC_FLAT_TYPE;\ntypedef enum SQ_IMG_FILTER_TYPE {\n\tSQ_IMG_FILTER_MODE_BLEND                         = 0x0,\n\tSQ_IMG_FILTER_MODE_MIN                           = 0x1,\n\tSQ_IMG_FILTER_MODE_MAX                           = 0x2,\n} SQ_IMG_FILTER_TYPE;\ntypedef enum SQ_SEL_XYZW01 {\n\tSQ_SEL_0                                         = 0x0,\n\tSQ_SEL_1                                         = 0x1,\n\tSQ_SEL_RESERVED_0                                = 0x2,\n\tSQ_SEL_RESERVED_1                                = 0x3,\n\tSQ_SEL_X                                         = 0x4,\n\tSQ_SEL_Y                                         = 0x5,\n\tSQ_SEL_Z                                         = 0x6,\n\tSQ_SEL_W                                         = 0x7,\n} SQ_SEL_XYZW01;\ntypedef enum SQ_WAVE_TYPE {\n\tSQ_WAVE_TYPE_PS                                  = 0x0,\n\tSQ_WAVE_TYPE_VS                                  = 0x1,\n\tSQ_WAVE_TYPE_GS                                  = 0x2,\n\tSQ_WAVE_TYPE_ES                                  = 0x3,\n\tSQ_WAVE_TYPE_HS                                  = 0x4,\n\tSQ_WAVE_TYPE_LS                                  = 0x5,\n\tSQ_WAVE_TYPE_CS                                  = 0x6,\n\tSQ_WAVE_TYPE_PS1                                 = 0x7,\n} SQ_WAVE_TYPE;\ntypedef enum SQ_THREAD_TRACE_TOKEN_TYPE {\n\tSQ_THREAD_TRACE_TOKEN_MISC                       = 0x0,\n\tSQ_THREAD_TRACE_TOKEN_TIMESTAMP                  = 0x1,\n\tSQ_THREAD_TRACE_TOKEN_REG                        = 0x2,\n\tSQ_THREAD_TRACE_TOKEN_WAVE_START                 = 0x3,\n\tSQ_THREAD_TRACE_TOKEN_WAVE_ALLOC                 = 0x4,\n\tSQ_THREAD_TRACE_TOKEN_REG_CSPRIV                 = 0x5,\n\tSQ_THREAD_TRACE_TOKEN_WAVE_END                   = 0x6,\n\tSQ_THREAD_TRACE_TOKEN_EVENT                      = 0x7,\n\tSQ_THREAD_TRACE_TOKEN_EVENT_CS                   = 0x8,\n\tSQ_THREAD_TRACE_TOKEN_EVENT_GFX1                 = 0x9,\n\tSQ_THREAD_TRACE_TOKEN_INST                       = 0xa,\n\tSQ_THREAD_TRACE_TOKEN_INST_PC                    = 0xb,\n\tSQ_THREAD_TRACE_TOKEN_INST_USERDATA              = 0xc,\n\tSQ_THREAD_TRACE_TOKEN_ISSUE                      = 0xd,\n\tSQ_THREAD_TRACE_TOKEN_PERF                       = 0xe,\n\tSQ_THREAD_TRACE_TOKEN_REG_CS                     = 0xf,\n} SQ_THREAD_TRACE_TOKEN_TYPE;\ntypedef enum SQ_THREAD_TRACE_MISC_TOKEN_TYPE {\n\tSQ_THREAD_TRACE_MISC_TOKEN_TIME                  = 0x0,\n\tSQ_THREAD_TRACE_MISC_TOKEN_TIME_RESET            = 0x1,\n\tSQ_THREAD_TRACE_MISC_TOKEN_PACKET_LOST           = 0x2,\n\tSQ_THREAD_TRACE_MISC_TOKEN_SURF_SYNC             = 0x3,\n\tSQ_THREAD_TRACE_MISC_TOKEN_TTRACE_STALL_BEGIN    = 0x4,\n\tSQ_THREAD_TRACE_MISC_TOKEN_TTRACE_STALL_END      = 0x5,\n\tSQ_THREAD_TRACE_MISC_TOKEN_SAVECTX               = 0x6,\n\tSQ_THREAD_TRACE_MISC_TOKEN_SHOOT_DOWN            = 0x7,\n} SQ_THREAD_TRACE_MISC_TOKEN_TYPE;\ntypedef enum SQ_THREAD_TRACE_INST_TYPE {\n\tSQ_THREAD_TRACE_INST_TYPE_SMEM_RD                = 0x0,\n\tSQ_THREAD_TRACE_INST_TYPE_SALU_32                = 0x1,\n\tSQ_THREAD_TRACE_INST_TYPE_VMEM_RD                = 0x2,\n\tSQ_THREAD_TRACE_INST_TYPE_VMEM_WR                = 0x3,\n\tSQ_THREAD_TRACE_INST_TYPE_FLAT_WR                = 0x4,\n\tSQ_THREAD_TRACE_INST_TYPE_VALU_32                = 0x5,\n\tSQ_THREAD_TRACE_INST_TYPE_LDS                    = 0x6,\n\tSQ_THREAD_TRACE_INST_TYPE_PC                     = 0x7,\n\tSQ_THREAD_TRACE_INST_TYPE_EXPREQ_GDS             = 0x8,\n\tSQ_THREAD_TRACE_INST_TYPE_EXPREQ_GFX             = 0x9,\n\tSQ_THREAD_TRACE_INST_TYPE_EXPGNT_PAR_COL         = 0xa,\n\tSQ_THREAD_TRACE_INST_TYPE_EXPGNT_POS_GDS         = 0xb,\n\tSQ_THREAD_TRACE_INST_TYPE_JUMP                   = 0xc,\n\tSQ_THREAD_TRACE_INST_TYPE_NEXT                   = 0xd,\n\tSQ_THREAD_TRACE_INST_TYPE_FLAT_RD                = 0xe,\n\tSQ_THREAD_TRACE_INST_TYPE_OTHER_MSG              = 0xf,\n\tSQ_THREAD_TRACE_INST_TYPE_SMEM_WR                = 0x10,\n\tSQ_THREAD_TRACE_INST_TYPE_SALU_64                = 0x11,\n\tSQ_THREAD_TRACE_INST_TYPE_VALU_64                = 0x12,\n\tSQ_THREAD_TRACE_INST_TYPE_SMEM_RD_REPLAY         = 0x13,\n\tSQ_THREAD_TRACE_INST_TYPE_SMEM_WR_REPLAY         = 0x14,\n\tSQ_THREAD_TRACE_INST_TYPE_VMEM_RD_REPLAY         = 0x15,\n\tSQ_THREAD_TRACE_INST_TYPE_VMEM_WR_REPLAY         = 0x16,\n\tSQ_THREAD_TRACE_INST_TYPE_FLAT_RD_REPLAY         = 0x17,\n\tSQ_THREAD_TRACE_INST_TYPE_FLAT_WR_REPLAY         = 0x18,\n} SQ_THREAD_TRACE_INST_TYPE;\ntypedef enum SQ_THREAD_TRACE_REG_TYPE {\n\tSQ_THREAD_TRACE_REG_TYPE_EVENT                   = 0x0,\n\tSQ_THREAD_TRACE_REG_TYPE_DRAW                    = 0x1,\n\tSQ_THREAD_TRACE_REG_TYPE_DISPATCH                = 0x2,\n\tSQ_THREAD_TRACE_REG_TYPE_USERDATA                = 0x3,\n\tSQ_THREAD_TRACE_REG_TYPE_MARKER                  = 0x4,\n\tSQ_THREAD_TRACE_REG_TYPE_GFXDEC                  = 0x5,\n\tSQ_THREAD_TRACE_REG_TYPE_SHDEC                   = 0x6,\n\tSQ_THREAD_TRACE_REG_TYPE_OTHER                   = 0x7,\n} SQ_THREAD_TRACE_REG_TYPE;\ntypedef enum SQ_THREAD_TRACE_REG_OP {\n\tSQ_THREAD_TRACE_REG_OP_READ                      = 0x0,\n\tSQ_THREAD_TRACE_REG_OP_WRITE                     = 0x1,\n} SQ_THREAD_TRACE_REG_OP;\ntypedef enum SQ_THREAD_TRACE_MODE_SEL {\n\tSQ_THREAD_TRACE_MODE_OFF                         = 0x0,\n\tSQ_THREAD_TRACE_MODE_ON                          = 0x1,\n} SQ_THREAD_TRACE_MODE_SEL;\ntypedef enum SQ_THREAD_TRACE_CAPTURE_MODE {\n\tSQ_THREAD_TRACE_CAPTURE_MODE_ALL                 = 0x0,\n\tSQ_THREAD_TRACE_CAPTURE_MODE_SELECT              = 0x1,\n\tSQ_THREAD_TRACE_CAPTURE_MODE_SELECT_DETAIL       = 0x2,\n} SQ_THREAD_TRACE_CAPTURE_MODE;\ntypedef enum SQ_THREAD_TRACE_VM_ID_MASK {\n\tSQ_THREAD_TRACE_VM_ID_MASK_SINGLE                = 0x0,\n\tSQ_THREAD_TRACE_VM_ID_MASK_ALL                   = 0x1,\n\tSQ_THREAD_TRACE_VM_ID_MASK_SINGLE_DETAIL         = 0x2,\n} SQ_THREAD_TRACE_VM_ID_MASK;\ntypedef enum SQ_THREAD_TRACE_WAVE_MASK {\n\tSQ_THREAD_TRACE_WAVE_MASK_NONE                   = 0x0,\n\tSQ_THREAD_TRACE_WAVE_MASK_ALL                    = 0x1,\n} SQ_THREAD_TRACE_WAVE_MASK;\ntypedef enum SQ_THREAD_TRACE_ISSUE {\n\tSQ_THREAD_TRACE_ISSUE_NULL                       = 0x0,\n\tSQ_THREAD_TRACE_ISSUE_STALL                      = 0x1,\n\tSQ_THREAD_TRACE_ISSUE_INST                       = 0x2,\n\tSQ_THREAD_TRACE_ISSUE_IMMED                      = 0x3,\n} SQ_THREAD_TRACE_ISSUE;\ntypedef enum SQ_THREAD_TRACE_ISSUE_MASK {\n\tSQ_THREAD_TRACE_ISSUE_MASK_ALL                   = 0x0,\n\tSQ_THREAD_TRACE_ISSUE_MASK_STALLED               = 0x1,\n\tSQ_THREAD_TRACE_ISSUE_MASK_STALLED_AND_IMMED     = 0x2,\n\tSQ_THREAD_TRACE_ISSUE_MASK_IMMED                 = 0x3,\n} SQ_THREAD_TRACE_ISSUE_MASK;\ntypedef enum SQ_PERF_SEL {\n\tSQ_PERF_SEL_NONE                                 = 0x0,\n\tSQ_PERF_SEL_ACCUM_PREV                           = 0x1,\n\tSQ_PERF_SEL_CYCLES                               = 0x2,\n\tSQ_PERF_SEL_BUSY_CYCLES                          = 0x3,\n\tSQ_PERF_SEL_WAVES                                = 0x4,\n\tSQ_PERF_SEL_LEVEL_WAVES                          = 0x5,\n\tSQ_PERF_SEL_WAVES_EQ_64                          = 0x6,\n\tSQ_PERF_SEL_WAVES_LT_64                          = 0x7,\n\tSQ_PERF_SEL_WAVES_LT_48                          = 0x8,\n\tSQ_PERF_SEL_WAVES_LT_32                          = 0x9,\n\tSQ_PERF_SEL_WAVES_LT_16                          = 0xa,\n\tSQ_PERF_SEL_WAVES_CU                             = 0xb,\n\tSQ_PERF_SEL_LEVEL_WAVES_CU                       = 0xc,\n\tSQ_PERF_SEL_BUSY_CU_CYCLES                       = 0xd,\n\tSQ_PERF_SEL_ITEMS                                = 0xe,\n\tSQ_PERF_SEL_QUADS                                = 0xf,\n\tSQ_PERF_SEL_EVENTS                               = 0x10,\n\tSQ_PERF_SEL_SURF_SYNCS                           = 0x11,\n\tSQ_PERF_SEL_TTRACE_REQS                          = 0x12,\n\tSQ_PERF_SEL_TTRACE_INFLIGHT_REQS                 = 0x13,\n\tSQ_PERF_SEL_TTRACE_STALL                         = 0x14,\n\tSQ_PERF_SEL_MSG_CNTR                             = 0x15,\n\tSQ_PERF_SEL_MSG_PERF                             = 0x16,\n\tSQ_PERF_SEL_MSG_GSCNT                            = 0x17,\n\tSQ_PERF_SEL_MSG_INTERRUPT                        = 0x18,\n\tSQ_PERF_SEL_INSTS                                = 0x19,\n\tSQ_PERF_SEL_INSTS_VALU                           = 0x1a,\n\tSQ_PERF_SEL_INSTS_VMEM_WR                        = 0x1b,\n\tSQ_PERF_SEL_INSTS_VMEM_RD                        = 0x1c,\n\tSQ_PERF_SEL_INSTS_VMEM                           = 0x1d,\n\tSQ_PERF_SEL_INSTS_SALU                           = 0x1e,\n\tSQ_PERF_SEL_INSTS_SMEM                           = 0x1f,\n\tSQ_PERF_SEL_INSTS_FLAT                           = 0x20,\n\tSQ_PERF_SEL_INSTS_FLAT_LDS_ONLY                  = 0x21,\n\tSQ_PERF_SEL_INSTS_LDS                            = 0x22,\n\tSQ_PERF_SEL_INSTS_GDS                            = 0x23,\n\tSQ_PERF_SEL_INSTS_EXP                            = 0x24,\n\tSQ_PERF_SEL_INSTS_EXP_GDS                        = 0x25,\n\tSQ_PERF_SEL_INSTS_BRANCH                         = 0x26,\n\tSQ_PERF_SEL_INSTS_SENDMSG                        = 0x27,\n\tSQ_PERF_SEL_INSTS_VSKIPPED                       = 0x28,\n\tSQ_PERF_SEL_INST_LEVEL_VMEM                      = 0x29,\n\tSQ_PERF_SEL_INST_LEVEL_SMEM                      = 0x2a,\n\tSQ_PERF_SEL_INST_LEVEL_LDS                       = 0x2b,\n\tSQ_PERF_SEL_INST_LEVEL_GDS                       = 0x2c,\n\tSQ_PERF_SEL_INST_LEVEL_EXP                       = 0x2d,\n\tSQ_PERF_SEL_WAVE_CYCLES                          = 0x2e,\n\tSQ_PERF_SEL_WAVE_READY                           = 0x2f,\n\tSQ_PERF_SEL_WAIT_CNT_VM                          = 0x30,\n\tSQ_PERF_SEL_WAIT_CNT_LGKM                        = 0x31,\n\tSQ_PERF_SEL_WAIT_CNT_EXP                         = 0x32,\n\tSQ_PERF_SEL_WAIT_CNT_ANY                         = 0x33,\n\tSQ_PERF_SEL_WAIT_BARRIER                         = 0x34,\n\tSQ_PERF_SEL_WAIT_EXP_ALLOC                       = 0x35,\n\tSQ_PERF_SEL_WAIT_SLEEP                           = 0x36,\n\tSQ_PERF_SEL_WAIT_OTHER                           = 0x37,\n\tSQ_PERF_SEL_WAIT_ANY                             = 0x38,\n\tSQ_PERF_SEL_WAIT_TTRACE                          = 0x39,\n\tSQ_PERF_SEL_WAIT_IFETCH                          = 0x3a,\n\tSQ_PERF_SEL_WAIT_INST_VMEM                       = 0x3b,\n\tSQ_PERF_SEL_WAIT_INST_SCA                        = 0x3c,\n\tSQ_PERF_SEL_WAIT_INST_LDS                        = 0x3d,\n\tSQ_PERF_SEL_WAIT_INST_VALU                       = 0x3e,\n\tSQ_PERF_SEL_WAIT_INST_EXP_GDS                    = 0x3f,\n\tSQ_PERF_SEL_WAIT_INST_MISC                       = 0x40,\n\tSQ_PERF_SEL_WAIT_INST_FLAT                       = 0x41,\n\tSQ_PERF_SEL_ACTIVE_INST_ANY                      = 0x42,\n\tSQ_PERF_SEL_ACTIVE_INST_VMEM                     = 0x43,\n\tSQ_PERF_SEL_ACTIVE_INST_LDS                      = 0x44,\n\tSQ_PERF_SEL_ACTIVE_INST_VALU                     = 0x45,\n\tSQ_PERF_SEL_ACTIVE_INST_SCA                      = 0x46,\n\tSQ_PERF_SEL_ACTIVE_INST_EXP_GDS                  = 0x47,\n\tSQ_PERF_SEL_ACTIVE_INST_MISC                     = 0x48,\n\tSQ_PERF_SEL_ACTIVE_INST_FLAT                     = 0x49,\n\tSQ_PERF_SEL_INST_CYCLES_VMEM_WR                  = 0x4a,\n\tSQ_PERF_SEL_INST_CYCLES_VMEM_RD                  = 0x4b,\n\tSQ_PERF_SEL_INST_CYCLES_VMEM_ADDR                = 0x4c,\n\tSQ_PERF_SEL_INST_CYCLES_VMEM_DATA                = 0x4d,\n\tSQ_PERF_SEL_INST_CYCLES_VMEM_CMD                 = 0x4e,\n\tSQ_PERF_SEL_INST_CYCLES_VMEM                     = 0x4f,\n\tSQ_PERF_SEL_INST_CYCLES_LDS                      = 0x50,\n\tSQ_PERF_SEL_INST_CYCLES_VALU                     = 0x51,\n\tSQ_PERF_SEL_INST_CYCLES_EXP                      = 0x52,\n\tSQ_PERF_SEL_INST_CYCLES_GDS                      = 0x53,\n\tSQ_PERF_SEL_INST_CYCLES_SCA                      = 0x54,\n\tSQ_PERF_SEL_INST_CYCLES_SMEM                     = 0x55,\n\tSQ_PERF_SEL_INST_CYCLES_SALU                     = 0x56,\n\tSQ_PERF_SEL_INST_CYCLES_EXP_GDS                  = 0x57,\n\tSQ_PERF_SEL_INST_CYCLES_MISC                     = 0x58,\n\tSQ_PERF_SEL_THREAD_CYCLES_VALU                   = 0x59,\n\tSQ_PERF_SEL_THREAD_CYCLES_VALU_MAX               = 0x5a,\n\tSQ_PERF_SEL_IFETCH                               = 0x5b,\n\tSQ_PERF_SEL_IFETCH_LEVEL                         = 0x5c,\n\tSQ_PERF_SEL_CBRANCH_FORK                         = 0x5d,\n\tSQ_PERF_SEL_CBRANCH_FORK_SPLIT                   = 0x5e,\n\tSQ_PERF_SEL_VALU_LDS_DIRECT_RD                   = 0x5f,\n\tSQ_PERF_SEL_VALU_LDS_INTERP_OP                   = 0x60,\n\tSQ_PERF_SEL_LDS_BANK_CONFLICT                    = 0x61,\n\tSQ_PERF_SEL_LDS_ADDR_CONFLICT                    = 0x62,\n\tSQ_PERF_SEL_LDS_UNALIGNED_STALL                  = 0x63,\n\tSQ_PERF_SEL_LDS_MEM_VIOLATIONS                   = 0x64,\n\tSQ_PERF_SEL_LDS_ATOMIC_RETURN                    = 0x65,\n\tSQ_PERF_SEL_LDS_IDX_ACTIVE                       = 0x66,\n\tSQ_PERF_SEL_VALU_DEP_STALL                       = 0x67,\n\tSQ_PERF_SEL_VALU_STARVE                          = 0x68,\n\tSQ_PERF_SEL_EXP_REQ_FIFO_FULL                    = 0x69,\n\tSQ_PERF_SEL_LDS_BACK2BACK_STALL                  = 0x6a,\n\tSQ_PERF_SEL_LDS_DATA_FIFO_FULL                   = 0x6b,\n\tSQ_PERF_SEL_LDS_CMD_FIFO_FULL                    = 0x6c,\n\tSQ_PERF_SEL_VMEM_BACK2BACK_STALL                 = 0x6d,\n\tSQ_PERF_SEL_VMEM_TA_ADDR_FIFO_FULL               = 0x6e,\n\tSQ_PERF_SEL_VMEM_TA_CMD_FIFO_FULL                = 0x6f,\n\tSQ_PERF_SEL_VMEM_EX_DATA_REG_BUSY                = 0x70,\n\tSQ_PERF_SEL_VMEM_WR_BACK2BACK_STALL              = 0x71,\n\tSQ_PERF_SEL_VMEM_WR_TA_DATA_FIFO_FULL            = 0x72,\n\tSQ_PERF_SEL_VALU_SRC_C_CONFLICT                  = 0x73,\n\tSQ_PERF_SEL_VMEM_RD_SRC_CD_CONFLICT              = 0x74,\n\tSQ_PERF_SEL_VMEM_WR_SRC_CD_CONFLICT              = 0x75,\n\tSQ_PERF_SEL_FLAT_SRC_CD_CONFLICT                 = 0x76,\n\tSQ_PERF_SEL_LDS_SRC_CD_CONFLICT                  = 0x77,\n\tSQ_PERF_SEL_SRC_CD_BUSY                          = 0x78,\n\tSQ_PERF_SEL_PT_POWER_STALL                       = 0x79,\n\tSQ_PERF_SEL_USER0                                = 0x7a,\n\tSQ_PERF_SEL_USER1                                = 0x7b,\n\tSQ_PERF_SEL_USER2                                = 0x7c,\n\tSQ_PERF_SEL_USER3                                = 0x7d,\n\tSQ_PERF_SEL_USER4                                = 0x7e,\n\tSQ_PERF_SEL_USER5                                = 0x7f,\n\tSQ_PERF_SEL_USER6                                = 0x80,\n\tSQ_PERF_SEL_USER7                                = 0x81,\n\tSQ_PERF_SEL_USER8                                = 0x82,\n\tSQ_PERF_SEL_USER9                                = 0x83,\n\tSQ_PERF_SEL_USER10                               = 0x84,\n\tSQ_PERF_SEL_USER11                               = 0x85,\n\tSQ_PERF_SEL_USER12                               = 0x86,\n\tSQ_PERF_SEL_USER13                               = 0x87,\n\tSQ_PERF_SEL_USER14                               = 0x88,\n\tSQ_PERF_SEL_USER15                               = 0x89,\n\tSQ_PERF_SEL_USER_LEVEL0                          = 0x8a,\n\tSQ_PERF_SEL_USER_LEVEL1                          = 0x8b,\n\tSQ_PERF_SEL_USER_LEVEL2                          = 0x8c,\n\tSQ_PERF_SEL_USER_LEVEL3                          = 0x8d,\n\tSQ_PERF_SEL_USER_LEVEL4                          = 0x8e,\n\tSQ_PERF_SEL_USER_LEVEL5                          = 0x8f,\n\tSQ_PERF_SEL_USER_LEVEL6                          = 0x90,\n\tSQ_PERF_SEL_USER_LEVEL7                          = 0x91,\n\tSQ_PERF_SEL_USER_LEVEL8                          = 0x92,\n\tSQ_PERF_SEL_USER_LEVEL9                          = 0x93,\n\tSQ_PERF_SEL_USER_LEVEL10                         = 0x94,\n\tSQ_PERF_SEL_USER_LEVEL11                         = 0x95,\n\tSQ_PERF_SEL_USER_LEVEL12                         = 0x96,\n\tSQ_PERF_SEL_USER_LEVEL13                         = 0x97,\n\tSQ_PERF_SEL_USER_LEVEL14                         = 0x98,\n\tSQ_PERF_SEL_USER_LEVEL15                         = 0x99,\n\tSQ_PERF_SEL_POWER_VALU                           = 0x9a,\n\tSQ_PERF_SEL_POWER_VALU0                          = 0x9b,\n\tSQ_PERF_SEL_POWER_VALU1                          = 0x9c,\n\tSQ_PERF_SEL_POWER_VALU2                          = 0x9d,\n\tSQ_PERF_SEL_POWER_GPR_RD                         = 0x9e,\n\tSQ_PERF_SEL_POWER_GPR_WR                         = 0x9f,\n\tSQ_PERF_SEL_POWER_LDS_BUSY                       = 0xa0,\n\tSQ_PERF_SEL_POWER_ALU_BUSY                       = 0xa1,\n\tSQ_PERF_SEL_POWER_TEX_BUSY                       = 0xa2,\n\tSQ_PERF_SEL_ACCUM_PREV_HIRES                     = 0xa3,\n\tSQ_PERF_SEL_WAVES_RESTORED                       = 0xa4,\n\tSQ_PERF_SEL_WAVES_SAVED                          = 0xa5,\n\tSQ_PERF_SEL_DUMMY_LAST                           = 0xa7,\n\tSQC_PERF_SEL_ICACHE_INPUT_VALID_READY            = 0xa8,\n\tSQC_PERF_SEL_ICACHE_INPUT_VALID_READYB           = 0xa9,\n\tSQC_PERF_SEL_ICACHE_INPUT_VALIDB                 = 0xaa,\n\tSQC_PERF_SEL_DCACHE_INPUT_VALID_READY            = 0xab,\n\tSQC_PERF_SEL_DCACHE_INPUT_VALID_READYB           = 0xac,\n\tSQC_PERF_SEL_DCACHE_INPUT_VALIDB                 = 0xad,\n\tSQC_PERF_SEL_TC_REQ                              = 0xae,\n\tSQC_PERF_SEL_TC_INST_REQ                         = 0xaf,\n\tSQC_PERF_SEL_TC_DATA_READ_REQ                    = 0xb0,\n\tSQC_PERF_SEL_TC_DATA_WRITE_REQ                   = 0xb1,\n\tSQC_PERF_SEL_TC_DATA_ATOMIC_REQ                  = 0xb2,\n\tSQC_PERF_SEL_TC_STALL                            = 0xb3,\n\tSQC_PERF_SEL_TC_STARVE                           = 0xb4,\n\tSQC_PERF_SEL_ICACHE_BUSY_CYCLES                  = 0xb5,\n\tSQC_PERF_SEL_ICACHE_REQ                          = 0xb6,\n\tSQC_PERF_SEL_ICACHE_HITS                         = 0xb7,\n\tSQC_PERF_SEL_ICACHE_MISSES                       = 0xb8,\n\tSQC_PERF_SEL_ICACHE_MISSES_DUPLICATE             = 0xb9,\n\tSQC_PERF_SEL_ICACHE_INVAL_INST                   = 0xba,\n\tSQC_PERF_SEL_ICACHE_INVAL_ASYNC                  = 0xbb,\n\tSQC_PERF_SEL_ICACHE_INPUT_STALL_ARB_NO_GRANT     = 0xbc,\n\tSQC_PERF_SEL_ICACHE_INPUT_STALL_BANK_READYB      = 0xbd,\n\tSQC_PERF_SEL_ICACHE_CACHE_STALLED                = 0xbe,\n\tSQC_PERF_SEL_ICACHE_CACHE_STALL_INFLIGHT_NONZERO = 0xbf,\n\tSQC_PERF_SEL_ICACHE_CACHE_STALL_INFLIGHT_MAX     = 0xc0,\n\tSQC_PERF_SEL_ICACHE_CACHE_STALL_OUTPUT           = 0xc1,\n\tSQC_PERF_SEL_ICACHE_CACHE_STALL_OUTPUT_MISS_FIFO = 0xc2,\n\tSQC_PERF_SEL_ICACHE_CACHE_STALL_OUTPUT_HIT_FIFO  = 0xc3,\n\tSQC_PERF_SEL_ICACHE_CACHE_STALL_OUTPUT_TC_IF     = 0xc4,\n\tSQC_PERF_SEL_ICACHE_STALL_OUTXBAR_ARB_NO_GRANT   = 0xc5,\n\tSQC_PERF_SEL_DCACHE_BUSY_CYCLES                  = 0xc6,\n\tSQC_PERF_SEL_DCACHE_REQ                          = 0xc7,\n\tSQC_PERF_SEL_DCACHE_HITS                         = 0xc8,\n\tSQC_PERF_SEL_DCACHE_MISSES                       = 0xc9,\n\tSQC_PERF_SEL_DCACHE_MISSES_DUPLICATE             = 0xca,\n\tSQC_PERF_SEL_DCACHE_HIT_LRU_READ                 = 0xcb,\n\tSQC_PERF_SEL_DCACHE_MISS_EVICT_READ              = 0xcc,\n\tSQC_PERF_SEL_DCACHE_WC_LRU_WRITE                 = 0xcd,\n\tSQC_PERF_SEL_DCACHE_WT_EVICT_WRITE               = 0xce,\n\tSQC_PERF_SEL_DCACHE_ATOMIC                       = 0xcf,\n\tSQC_PERF_SEL_DCACHE_VOLATILE                     = 0xd0,\n\tSQC_PERF_SEL_DCACHE_INVAL_INST                   = 0xd1,\n\tSQC_PERF_SEL_DCACHE_INVAL_ASYNC                  = 0xd2,\n\tSQC_PERF_SEL_DCACHE_INVAL_VOLATILE_INST          = 0xd3,\n\tSQC_PERF_SEL_DCACHE_INVAL_VOLATILE_ASYNC         = 0xd4,\n\tSQC_PERF_SEL_DCACHE_WB_INST                      = 0xd5,\n\tSQC_PERF_SEL_DCACHE_WB_ASYNC                     = 0xd6,\n\tSQC_PERF_SEL_DCACHE_WB_VOLATILE_INST             = 0xd7,\n\tSQC_PERF_SEL_DCACHE_WB_VOLATILE_ASYNC            = 0xd8,\n\tSQC_PERF_SEL_DCACHE_INPUT_STALL_ARB_NO_GRANT     = 0xd9,\n\tSQC_PERF_SEL_DCACHE_INPUT_STALL_BANK_READYB      = 0xda,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALLED                = 0xdb,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALL_INFLIGHT_MAX     = 0xdc,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALL_OUTPUT           = 0xdd,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALL_EVICT            = 0xde,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALL_UNORDERED        = 0xdf,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALL_ALLOC_UNAVAILABLE= 0xe0,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALL_FORCE_EVICT      = 0xe1,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALL_MULTI_FLUSH      = 0xe2,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALL_FLUSH_DONE       = 0xe3,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALL_OUTPUT_MISS_FIFO = 0xe4,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALL_OUTPUT_HIT_FIFO  = 0xe5,\n\tSQC_PERF_SEL_DCACHE_CACHE_STALL_OUTPUT_TC_IF     = 0xe6,\n\tSQC_PERF_SEL_DCACHE_STALL_OUTXBAR_ARB_NO_GRANT   = 0xe7,\n\tSQC_PERF_SEL_DCACHE_REQ_READ_1                   = 0xe8,\n\tSQC_PERF_SEL_DCACHE_REQ_READ_2                   = 0xe9,\n\tSQC_PERF_SEL_DCACHE_REQ_READ_4                   = 0xea,\n\tSQC_PERF_SEL_DCACHE_REQ_READ_8                   = 0xeb,\n\tSQC_PERF_SEL_DCACHE_REQ_READ_16                  = 0xec,\n\tSQC_PERF_SEL_DCACHE_REQ_TIME                     = 0xed,\n\tSQC_PERF_SEL_DCACHE_REQ_WRITE_1                  = 0xee,\n\tSQC_PERF_SEL_DCACHE_REQ_WRITE_2                  = 0xef,\n\tSQC_PERF_SEL_DCACHE_REQ_WRITE_4                  = 0xf0,\n\tSQC_PERF_SEL_DCACHE_REQ_ATC_PROBE                = 0xf1,\n\tSQC_PERF_SEL_SQ_DCACHE_REQS                      = 0xf2,\n\tSQC_PERF_SEL_DCACHE_FLAT_REQ                     = 0xf3,\n\tSQC_PERF_SEL_DCACHE_NONFLAT_REQ                  = 0xf4,\n\tSQC_PERF_SEL_ICACHE_INFLIGHT_LEVEL               = 0xf5,\n\tSQC_PERF_SEL_DCACHE_INFLIGHT_LEVEL               = 0xf6,\n\tSQC_PERF_SEL_TC_INFLIGHT_LEVEL                   = 0xf7,\n\tSQC_PERF_SEL_ICACHE_TC_INFLIGHT_LEVEL            = 0xf8,\n\tSQC_PERF_SEL_DCACHE_TC_INFLIGHT_LEVEL            = 0xf9,\n\tSQC_PERF_SEL_ICACHE_GATCL1_TRANSLATION_MISS      = 0xfa,\n\tSQC_PERF_SEL_ICACHE_GATCL1_PERMISSION_MISS       = 0xfb,\n\tSQC_PERF_SEL_ICACHE_GATCL1_REQUEST               = 0xfc,\n\tSQC_PERF_SEL_ICACHE_GATCL1_STALL_INFLIGHT_MAX    = 0xfd,\n\tSQC_PERF_SEL_ICACHE_GATCL1_STALL_LRU_INFLIGHT    = 0xfe,\n\tSQC_PERF_SEL_ICACHE_GATCL1_LFIFO_FULL            = 0xff,\n\tSQC_PERF_SEL_ICACHE_GATCL1_STALL_LFIFO_NOT_RES   = 0x100,\n\tSQC_PERF_SEL_ICACHE_GATCL1_STALL_ATCL2_REQ_OUT_OF_CREDITS= 0x101,\n\tSQC_PERF_SEL_ICACHE_GATCL1_ATCL2_INFLIGHT        = 0x102,\n\tSQC_PERF_SEL_ICACHE_GATCL1_STALL_MISSFIFO_FULL   = 0x103,\n\tSQC_PERF_SEL_DCACHE_GATCL1_TRANSLATION_MISS      = 0x104,\n\tSQC_PERF_SEL_DCACHE_GATCL1_PERMISSION_MISS       = 0x105,\n\tSQC_PERF_SEL_DCACHE_GATCL1_REQUEST               = 0x106,\n\tSQC_PERF_SEL_DCACHE_GATCL1_STALL_INFLIGHT_MAX    = 0x107,\n\tSQC_PERF_SEL_DCACHE_GATCL1_STALL_LRU_INFLIGHT    = 0x108,\n\tSQC_PERF_SEL_DCACHE_GATCL1_LFIFO_FULL            = 0x109,\n\tSQC_PERF_SEL_DCACHE_GATCL1_STALL_LFIFO_NOT_RES   = 0x10a,\n\tSQC_PERF_SEL_DCACHE_GATCL1_STALL_ATCL2_REQ_OUT_OF_CREDITS= 0x10b,\n\tSQC_PERF_SEL_DCACHE_GATCL1_ATCL2_INFLIGHT        = 0x10c,\n\tSQC_PERF_SEL_DCACHE_GATCL1_STALL_MISSFIFO_FULL   = 0x10d,\n\tSQC_PERF_SEL_DCACHE_GATCL1_STALL_MULTI_MISS      = 0x10e,\n\tSQC_PERF_SEL_DCACHE_GATCL1_HIT_FIFO_FULL         = 0x10f,\n\tSQC_PERF_SEL_DUMMY_LAST                          = 0x110,\n\tSQ_PERF_SEL_INSTS_SMEM_NORM                      = 0x111,\n\tSQ_PERF_SEL_ATC_INSTS_VMEM                       = 0x112,\n\tSQ_PERF_SEL_ATC_INST_LEVEL_VMEM                  = 0x113,\n\tSQ_PERF_SEL_ATC_XNACK_FIRST                      = 0x114,\n\tSQ_PERF_SEL_ATC_XNACK_ALL                        = 0x115,\n\tSQ_PERF_SEL_ATC_XNACK_FIFO_FULL                  = 0x116,\n\tSQ_PERF_SEL_ATC_INSTS_SMEM                       = 0x117,\n\tSQ_PERF_SEL_ATC_INST_LEVEL_SMEM                  = 0x118,\n\tSQ_PERF_SEL_IFETCH_XNACK                         = 0x119,\n\tSQ_PERF_SEL_TLB_SHOOTDOWN                        = 0x11a,\n\tSQ_PERF_SEL_TLB_SHOOTDOWN_CYCLES                 = 0x11b,\n\tSQ_PERF_SEL_INSTS_VMEM_WR_REPLAY                 = 0x11c,\n\tSQ_PERF_SEL_INSTS_VMEM_RD_REPLAY                 = 0x11d,\n\tSQ_PERF_SEL_INSTS_VMEM_REPLAY                    = 0x11e,\n\tSQ_PERF_SEL_INSTS_SMEM_REPLAY                    = 0x11f,\n\tSQ_PERF_SEL_INSTS_SMEM_NORM_REPLAY               = 0x120,\n\tSQ_PERF_SEL_INSTS_FLAT_REPLAY                    = 0x121,\n\tSQ_PERF_SEL_ATC_INSTS_VMEM_REPLAY                = 0x122,\n\tSQ_PERF_SEL_ATC_INSTS_SMEM_REPLAY                = 0x123,\n\tSQ_PERF_SEL_DUMMY_LAST1                          = 0x12a,\n} SQ_PERF_SEL;\ntypedef enum SQ_CAC_POWER_SEL {\n\tSQ_CAC_POWER_VALU                                = 0x0,\n\tSQ_CAC_POWER_VALU0                               = 0x1,\n\tSQ_CAC_POWER_VALU1                               = 0x2,\n\tSQ_CAC_POWER_VALU2                               = 0x3,\n\tSQ_CAC_POWER_GPR_RD                              = 0x4,\n\tSQ_CAC_POWER_GPR_WR                              = 0x5,\n\tSQ_CAC_POWER_LDS_BUSY                            = 0x6,\n\tSQ_CAC_POWER_ALU_BUSY                            = 0x7,\n\tSQ_CAC_POWER_TEX_BUSY                            = 0x8,\n} SQ_CAC_POWER_SEL;\ntypedef enum SQ_IND_CMD_CMD {\n\tSQ_IND_CMD_CMD_NULL                              = 0x0,\n\tSQ_IND_CMD_CMD_SETHALT                           = 0x1,\n\tSQ_IND_CMD_CMD_SAVECTX                           = 0x2,\n\tSQ_IND_CMD_CMD_KILL                              = 0x3,\n\tSQ_IND_CMD_CMD_DEBUG                             = 0x4,\n\tSQ_IND_CMD_CMD_TRAP                              = 0x5,\n\tSQ_IND_CMD_CMD_SET_SPI_PRIO                      = 0x6,\n} SQ_IND_CMD_CMD;\ntypedef enum SQ_IND_CMD_MODE {\n\tSQ_IND_CMD_MODE_SINGLE                           = 0x0,\n\tSQ_IND_CMD_MODE_BROADCAST                        = 0x1,\n\tSQ_IND_CMD_MODE_BROADCAST_QUEUE                  = 0x2,\n\tSQ_IND_CMD_MODE_BROADCAST_PIPE                   = 0x3,\n\tSQ_IND_CMD_MODE_BROADCAST_ME                     = 0x4,\n} SQ_IND_CMD_MODE;\ntypedef enum SQ_EDC_INFO_SOURCE {\n\tSQ_EDC_INFO_SOURCE_INVALID                       = 0x0,\n\tSQ_EDC_INFO_SOURCE_INST                          = 0x1,\n\tSQ_EDC_INFO_SOURCE_SGPR                          = 0x2,\n\tSQ_EDC_INFO_SOURCE_VGPR                          = 0x3,\n\tSQ_EDC_INFO_SOURCE_LDS                           = 0x4,\n\tSQ_EDC_INFO_SOURCE_GDS                           = 0x5,\n\tSQ_EDC_INFO_SOURCE_TA                            = 0x6,\n} SQ_EDC_INFO_SOURCE;\ntypedef enum SQ_ROUND_MODE {\n\tSQ_ROUND_NEAREST_EVEN                            = 0x0,\n\tSQ_ROUND_PLUS_INFINITY                           = 0x1,\n\tSQ_ROUND_MINUS_INFINITY                          = 0x2,\n\tSQ_ROUND_TO_ZERO                                 = 0x3,\n} SQ_ROUND_MODE;\ntypedef enum SQ_INTERRUPT_WORD_ENCODING {\n\tSQ_INTERRUPT_WORD_ENCODING_AUTO                  = 0x0,\n\tSQ_INTERRUPT_WORD_ENCODING_INST                  = 0x1,\n\tSQ_INTERRUPT_WORD_ENCODING_ERROR                 = 0x2,\n} SQ_INTERRUPT_WORD_ENCODING;\ntypedef enum ENUM_SQ_EXPORT_RAT_INST {\n\tSQ_EXPORT_RAT_INST_NOP                           = 0x0,\n\tSQ_EXPORT_RAT_INST_STORE_TYPED                   = 0x1,\n\tSQ_EXPORT_RAT_INST_STORE_RAW                     = 0x2,\n\tSQ_EXPORT_RAT_INST_STORE_RAW_FDENORM             = 0x3,\n\tSQ_EXPORT_RAT_INST_CMPXCHG_INT                   = 0x4,\n\tSQ_EXPORT_RAT_INST_CMPXCHG_FLT                   = 0x5,\n\tSQ_EXPORT_RAT_INST_CMPXCHG_FDENORM               = 0x6,\n\tSQ_EXPORT_RAT_INST_ADD                           = 0x7,\n\tSQ_EXPORT_RAT_INST_SUB                           = 0x8,\n\tSQ_EXPORT_RAT_INST_RSUB                          = 0x9,\n\tSQ_EXPORT_RAT_INST_MIN_INT                       = 0xa,\n\tSQ_EXPORT_RAT_INST_MIN_UINT                      = 0xb,\n\tSQ_EXPORT_RAT_INST_MAX_INT                       = 0xc,\n\tSQ_EXPORT_RAT_INST_MAX_UINT                      = 0xd,\n\tSQ_EXPORT_RAT_INST_AND                           = 0xe,\n\tSQ_EXPORT_RAT_INST_OR                            = 0xf,\n\tSQ_EXPORT_RAT_INST_XOR                           = 0x10,\n\tSQ_EXPORT_RAT_INST_MSKOR                         = 0x11,\n\tSQ_EXPORT_RAT_INST_INC_UINT                      = 0x12,\n\tSQ_EXPORT_RAT_INST_DEC_UINT                      = 0x13,\n\tSQ_EXPORT_RAT_INST_STORE_DWORD                   = 0x14,\n\tSQ_EXPORT_RAT_INST_STORE_SHORT                   = 0x15,\n\tSQ_EXPORT_RAT_INST_STORE_BYTE                    = 0x16,\n\tSQ_EXPORT_RAT_INST_NOP_RTN                       = 0x20,\n\tSQ_EXPORT_RAT_INST_XCHG_RTN                      = 0x22,\n\tSQ_EXPORT_RAT_INST_XCHG_FDENORM_RTN              = 0x23,\n\tSQ_EXPORT_RAT_INST_CMPXCHG_INT_RTN               = 0x24,\n\tSQ_EXPORT_RAT_INST_CMPXCHG_FLT_RTN               = 0x25,\n\tSQ_EXPORT_RAT_INST_CMPXCHG_FDENORM_RTN           = 0x26,\n\tSQ_EXPORT_RAT_INST_ADD_RTN                       = 0x27,\n\tSQ_EXPORT_RAT_INST_SUB_RTN                       = 0x28,\n\tSQ_EXPORT_RAT_INST_RSUB_RTN                      = 0x29,\n\tSQ_EXPORT_RAT_INST_MIN_INT_RTN                   = 0x2a,\n\tSQ_EXPORT_RAT_INST_MIN_UINT_RTN                  = 0x2b,\n\tSQ_EXPORT_RAT_INST_MAX_INT_RTN                   = 0x2c,\n\tSQ_EXPORT_RAT_INST_MAX_UINT_RTN                  = 0x2d,\n\tSQ_EXPORT_RAT_INST_AND_RTN                       = 0x2e,\n\tSQ_EXPORT_RAT_INST_OR_RTN                        = 0x2f,\n\tSQ_EXPORT_RAT_INST_XOR_RTN                       = 0x30,\n\tSQ_EXPORT_RAT_INST_MSKOR_RTN                     = 0x31,\n\tSQ_EXPORT_RAT_INST_INC_UINT_RTN                  = 0x32,\n\tSQ_EXPORT_RAT_INST_DEC_UINT_RTN                  = 0x33,\n} ENUM_SQ_EXPORT_RAT_INST;\ntypedef enum SQ_IBUF_ST {\n\tSQ_IBUF_IB_IDLE                                  = 0x0,\n\tSQ_IBUF_IB_INI_WAIT_GNT                          = 0x1,\n\tSQ_IBUF_IB_INI_WAIT_DRET                         = 0x2,\n\tSQ_IBUF_IB_LE_4DW                                = 0x3,\n\tSQ_IBUF_IB_WAIT_DRET                             = 0x4,\n\tSQ_IBUF_IB_EMPTY_WAIT_DRET                       = 0x5,\n\tSQ_IBUF_IB_DRET                                  = 0x6,\n\tSQ_IBUF_IB_EMPTY_WAIT_GNT                        = 0x7,\n} SQ_IBUF_ST;\ntypedef enum SQ_INST_STR_ST {\n\tSQ_INST_STR_IB_WAVE_NORML                        = 0x0,\n\tSQ_INST_STR_IB_WAVE2ID_NORMAL_INST_AV            = 0x1,\n\tSQ_INST_STR_IB_WAVE_INTERNAL_INST_AV             = 0x2,\n\tSQ_INST_STR_IB_WAVE_INST_SKIP_AV                 = 0x3,\n\tSQ_INST_STR_IB_WAVE_SETVSKIP_ST0                 = 0x4,\n\tSQ_INST_STR_IB_WAVE_SETVSKIP_ST1                 = 0x5,\n\tSQ_INST_STR_IB_WAVE_NOP_SLEEP_WAIT               = 0x6,\n\tSQ_INST_STR_IB_WAVE_PC_FROM_SGPR_MSG_WAIT        = 0x7,\n} SQ_INST_STR_ST;\ntypedef enum SQ_WAVE_IB_ECC_ST {\n\tSQ_WAVE_IB_ECC_CLEAN                             = 0x0,\n\tSQ_WAVE_IB_ECC_ERR_CONTINUE                      = 0x1,\n\tSQ_WAVE_IB_ECC_ERR_HALT                          = 0x2,\n\tSQ_WAVE_IB_ECC_WITH_ERR_MSG                      = 0x3,\n} SQ_WAVE_IB_ECC_ST;\ntypedef enum SH_MEM_ADDRESS_MODE {\n\tSH_MEM_ADDRESS_MODE_GPUVM64                      = 0x0,\n\tSH_MEM_ADDRESS_MODE_GPUVM32                      = 0x1,\n\tSH_MEM_ADDRESS_MODE_HSA64                        = 0x2,\n\tSH_MEM_ADDRESS_MODE_HSA32                        = 0x3,\n} SH_MEM_ADDRESS_MODE;\ntypedef enum SH_MEM_ALIGNMENT_MODE {\n\tSH_MEM_ALIGNMENT_MODE_DWORD                      = 0x0,\n\tSH_MEM_ALIGNMENT_MODE_DWORD_STRICT               = 0x1,\n\tSH_MEM_ALIGNMENT_MODE_STRICT                     = 0x2,\n\tSH_MEM_ALIGNMENT_MODE_UNALIGNED                  = 0x3,\n} SH_MEM_ALIGNMENT_MODE;\ntypedef enum SQ_THREAD_TRACE_WAVE_START_COUNT_PREFIX {\n\tSQ_THREAD_TRACE_WAVE_START_COUNT_PREFIX_WREXEC   = 0x18,\n\tSQ_THREAD_TRACE_WAVE_START_COUNT_PREFIX_RESTORE  = 0x19,\n} SQ_THREAD_TRACE_WAVE_START_COUNT_PREFIX;\n#define SQ_WAVE_TYPE_PS0                          0x0\n#define SQIND_GLOBAL_REGS_OFFSET                  0x0\n#define SQIND_GLOBAL_REGS_SIZE                    0x8\n#define SQIND_LOCAL_REGS_OFFSET                   0x8\n#define SQIND_LOCAL_REGS_SIZE                     0x8\n#define SQIND_WAVE_HWREGS_OFFSET                  0x10\n#define SQIND_WAVE_HWREGS_SIZE                    0x1f0\n#define SQIND_WAVE_SGPRS_OFFSET                   0x200\n#define SQIND_WAVE_SGPRS_SIZE                     0x200\n#define SQ_GFXDEC_BEGIN                           0xa000\n#define SQ_GFXDEC_END                             0xc000\n#define SQ_GFXDEC_STATE_ID_SHIFT                  0xa\n#define SQDEC_BEGIN                               0x2300\n#define SQDEC_END                                 0x23ff\n#define SQPERFSDEC_BEGIN                          0xd9c0\n#define SQPERFSDEC_END                            0xda40\n#define SQPERFDDEC_BEGIN                          0xd1c0\n#define SQPERFDDEC_END                            0xd240\n#define SQGFXUDEC_BEGIN                           0xc330\n#define SQGFXUDEC_END                             0xc380\n#define SQPWRDEC_BEGIN                            0xf08c\n#define SQPWRDEC_END                              0xf094\n#define SQ_DISPATCHER_GFX_MIN                     0x10\n#define SQ_DISPATCHER_GFX_CNT_PER_RING            0x8\n#define SQ_MAX_PGM_SGPRS                          0x68\n#define SQ_MAX_PGM_VGPRS                          0x100\n#define SQ_THREAD_TRACE_TIME_UNIT                 0x4\n#define SQ_EX_MODE_EXCP_VALU_BASE                 0x0\n#define SQ_EX_MODE_EXCP_VALU_SIZE                 0x7\n#define SQ_EX_MODE_EXCP_INVALID                   0x0\n#define SQ_EX_MODE_EXCP_INPUT_DENORM              0x1\n#define SQ_EX_MODE_EXCP_DIV0                      0x2\n#define SQ_EX_MODE_EXCP_OVERFLOW                  0x3\n#define SQ_EX_MODE_EXCP_UNDERFLOW                 0x4\n#define SQ_EX_MODE_EXCP_INEXACT                   0x5\n#define SQ_EX_MODE_EXCP_INT_DIV0                  0x6\n#define SQ_EX_MODE_EXCP_ADDR_WATCH                0x7\n#define SQ_EX_MODE_EXCP_MEM_VIOL                  0x8\n#define INST_ID_PRIV_START                        0x80000000\n#define INST_ID_ECC_INTERRUPT_MSG                 0xfffffff0\n#define INST_ID_TTRACE_NEW_PC_MSG                 0xfffffff1\n#define INST_ID_HW_TRAP                           0xfffffff2\n#define INST_ID_KILL_SEQ                          0xfffffff3\n#define INST_ID_SPI_WREXEC                        0xfffffff4\n#define INST_ID_HOST_REG_TRAP_MSG                 0xfffffffe\n#define SQ_ENC_SOP1_BITS                          0xbe800000\n#define SQ_ENC_SOP1_MASK                          0xff800000\n#define SQ_ENC_SOP1_FIELD                         0x17d\n#define SQ_ENC_SOPC_BITS                          0xbf000000\n#define SQ_ENC_SOPC_MASK                          0xff800000\n#define SQ_ENC_SOPC_FIELD                         0x17e\n#define SQ_ENC_SOPP_BITS                          0xbf800000\n#define SQ_ENC_SOPP_MASK                          0xff800000\n#define SQ_ENC_SOPP_FIELD                         0x17f\n#define SQ_ENC_SOPK_BITS                          0xb0000000\n#define SQ_ENC_SOPK_MASK                          0xf0000000\n#define SQ_ENC_SOPK_FIELD                         0xb\n#define SQ_ENC_SOP2_BITS                          0x80000000\n#define SQ_ENC_SOP2_MASK                          0xc0000000\n#define SQ_ENC_SOP2_FIELD                         0x2\n#define SQ_ENC_SMEM_BITS                          0xc0000000\n#define SQ_ENC_SMEM_MASK                          0xfc000000\n#define SQ_ENC_SMEM_FIELD                         0x30\n#define SQ_ENC_VOP1_BITS                          0x7e000000\n#define SQ_ENC_VOP1_MASK                          0xfe000000\n#define SQ_ENC_VOP1_FIELD                         0x3f\n#define SQ_ENC_VOPC_BITS                          0x7c000000\n#define SQ_ENC_VOPC_MASK                          0xfe000000\n#define SQ_ENC_VOPC_FIELD                         0x3e\n#define SQ_ENC_VOP2_BITS                          0x0\n#define SQ_ENC_VOP2_MASK                          0x80000000\n#define SQ_ENC_VOP2_FIELD                         0x0\n#define SQ_ENC_VINTRP_BITS                        0xd4000000\n#define SQ_ENC_VINTRP_MASK                        0xfc000000\n#define SQ_ENC_VINTRP_FIELD                       0x35\n#define SQ_ENC_VOP3_BITS                          0xd0000000\n#define SQ_ENC_VOP3_MASK                          0xfc000000\n#define SQ_ENC_VOP3_FIELD                         0x34\n#define SQ_ENC_DS_BITS                            0xd8000000\n#define SQ_ENC_DS_MASK                            0xfc000000\n#define SQ_ENC_DS_FIELD                           0x36\n#define SQ_ENC_MUBUF_BITS                         0xe0000000\n#define SQ_ENC_MUBUF_MASK                         0xfc000000\n#define SQ_ENC_MUBUF_FIELD                        0x38\n#define SQ_ENC_MTBUF_BITS                         0xe8000000\n#define SQ_ENC_MTBUF_MASK                         0xfc000000\n#define SQ_ENC_MTBUF_FIELD                        0x3a\n#define SQ_ENC_MIMG_BITS                          0xf0000000\n#define SQ_ENC_MIMG_MASK                          0xfc000000\n#define SQ_ENC_MIMG_FIELD                         0x3c\n#define SQ_ENC_EXP_BITS                           0xc4000000\n#define SQ_ENC_EXP_MASK                           0xfc000000\n#define SQ_ENC_EXP_FIELD                          0x31\n#define SQ_ENC_FLAT_BITS                          0xdc000000\n#define SQ_ENC_FLAT_MASK                          0xfc000000\n#define SQ_ENC_FLAT_FIELD                         0x37\n#define SQ_V_OP3_INTRP_OFFSET                     0x274\n#define SQ_WAITCNT_VM_SHIFT                       0x0\n#define SQ_SENDMSG_STREAMID_SIZE                  0x2\n#define SQ_V_OPC_COUNT                            0x100\n#define SQ_V_OP3_INTRP_COUNT                      0xc\n#define SQ_XLATE_VOP3_TO_VOP2_OFFSET              0x100\n#define SQ_HWREG_OFFSET_SIZE                      0x5\n#define SQ_HWREG_OFFSET_SHIFT                     0x6\n#define SQ_V_OP3_3IN_OFFSET                       0x1c0\n#define SQ_NUM_ATTR                               0x21\n#define SQ_NUM_VGPR                               0x100\n#define SQ_XLATE_VOP3_TO_VINTRP_COUNT             0x4\n#define SQ_SENDMSG_MSG_SIZE                       0x4\n#define SQ_NUM_TTMP                               0xc\n#define SQ_HWREG_ID_SIZE                          0x6\n#define SQ_SENDMSG_GSOP_SIZE                      0x2\n#define SQ_NUM_SGPR                               0x66\n#define SQ_EXP_NUM_MRT                            0x8\n#define SQ_SENDMSG_SYSTEM_SIZE                    0x3\n#define SQ_WAITCNT_LGKM_SHIFT                     0x8\n#define SQ_XLATE_VOP3_TO_VOP2_COUNT               0x40\n#define SQ_V_OP3_3IN_COUNT                        0xb0\n#define SQ_V_INTRP_COUNT                          0x4\n#define SQ_WAITCNT_EXP_SIZE                       0x3\n#define SQ_SENDMSG_SYSTEM_SHIFT                   0x4\n#define SQ_EXP_NUM_GDS                            0x5\n#define SQ_HWREG_SIZE_SHIFT                       0xb\n#define SQ_XLATE_VOP3_TO_VOPC_OFFSET              0x0\n#define SQ_V_OP3_2IN_COUNT                        0x80\n#define SQ_XLATE_VOP3_TO_VINTRP_OFFSET            0x270\n#define SQ_SENDMSG_MSG_SHIFT                      0x0\n#define SQ_WAITCNT_EXP_SHIFT                      0x4\n#define SQ_WAITCNT_VM_SIZE                        0x4\n#define SQ_XLATE_VOP3_TO_VOP1_OFFSET              0x140\n#define SQ_SENDMSG_GSOP_SHIFT                     0x4\n#define SQ_XLATE_VOP3_TO_VOP1_COUNT               0x80\n#define SQ_SRC_VGPR_BIT                           0x100\n#define SQ_V_OP2_COUNT                            0x40\n#define SQ_EXP_NUM_PARAM                          0x20\n#define SQ_V_OP1_COUNT                            0x80\n#define SQ_SENDMSG_STREAMID_SHIFT                 0x8\n#define SQ_V_OP3_2IN_OFFSET                       0x280\n#define SQ_WAITCNT_LGKM_SIZE                      0x4\n#define SQ_XLATE_VOP3_TO_VOPC_COUNT               0x100\n#define SQ_EXP_NUM_POS                            0x4\n#define SQ_HWREG_SIZE_SIZE                        0x5\n#define SQ_HWREG_ID_SHIFT                         0x0\n#define SQ_S_MOV_B32                              0x0\n#define SQ_S_MOV_B64                              0x1\n#define SQ_S_CMOV_B32                             0x2\n#define SQ_S_CMOV_B64                             0x3\n#define SQ_S_NOT_B32                              0x4\n#define SQ_S_NOT_B64                              0x5\n#define SQ_S_WQM_B32                              0x6\n#define SQ_S_WQM_B64                              0x7\n#define SQ_S_BREV_B32                             0x8\n#define SQ_S_BREV_B64                             0x9\n#define SQ_S_BCNT0_I32_B32                        0xa\n#define SQ_S_BCNT0_I32_B64                        0xb\n#define SQ_S_BCNT1_I32_B32                        0xc\n#define SQ_S_BCNT1_I32_B64                        0xd\n#define SQ_S_FF0_I32_B32                          0xe\n#define SQ_S_FF0_I32_B64                          0xf\n#define SQ_S_FF1_I32_B32                          0x10\n#define SQ_S_FF1_I32_B64                          0x11\n#define SQ_S_FLBIT_I32_B32                        0x12\n#define SQ_S_FLBIT_I32_B64                        0x13\n#define SQ_S_FLBIT_I32                            0x14\n#define SQ_S_FLBIT_I32_I64                        0x15\n#define SQ_S_SEXT_I32_I8                          0x16\n#define SQ_S_SEXT_I32_I16                         0x17\n#define SQ_S_BITSET0_B32                          0x18\n#define SQ_S_BITSET0_B64                          0x19\n#define SQ_S_BITSET1_B32                          0x1a\n#define SQ_S_BITSET1_B64                          0x1b\n#define SQ_S_GETPC_B64                            0x1c\n#define SQ_S_SETPC_B64                            0x1d\n#define SQ_S_SWAPPC_B64                           0x1e\n#define SQ_S_RFE_B64                              0x1f\n#define SQ_S_AND_SAVEEXEC_B64                     0x20\n#define SQ_S_OR_SAVEEXEC_B64                      0x21\n#define SQ_S_XOR_SAVEEXEC_B64                     0x22\n#define SQ_S_ANDN2_SAVEEXEC_B64                   0x23\n#define SQ_S_ORN2_SAVEEXEC_B64                    0x24\n#define SQ_S_NAND_SAVEEXEC_B64                    0x25\n#define SQ_S_NOR_SAVEEXEC_B64                     0x26\n#define SQ_S_XNOR_SAVEEXEC_B64                    0x27\n#define SQ_S_QUADMASK_B32                         0x28\n#define SQ_S_QUADMASK_B64                         0x29\n#define SQ_S_MOVRELS_B32                          0x2a\n#define SQ_S_MOVRELS_B64                          0x2b\n#define SQ_S_MOVRELD_B32                          0x2c\n#define SQ_S_MOVRELD_B64                          0x2d\n#define SQ_S_CBRANCH_JOIN                         0x2e\n#define SQ_S_MOV_REGRD_B32                        0x2f\n#define SQ_S_ABS_I32                              0x30\n#define SQ_S_MOV_FED_B32                          0x31\n#define SQ_S_SET_GPR_IDX_IDX                      0x32\n#define SQ_ATTR0                                  0x0\n#define SQ_S_MOVK_I32                             0x0\n#define SQ_S_CMOVK_I32                            0x1\n#define SQ_S_CMPK_EQ_I32                          0x2\n#define SQ_S_CMPK_LG_I32                          0x3\n#define SQ_S_CMPK_GT_I32                          0x4\n#define SQ_S_CMPK_GE_I32                          0x5\n#define SQ_S_CMPK_LT_I32                          0x6\n#define SQ_S_CMPK_LE_I32                          0x7\n#define SQ_S_CMPK_EQ_U32                          0x8\n#define SQ_S_CMPK_LG_U32                          0x9\n#define SQ_S_CMPK_GT_U32                          0xa\n#define SQ_S_CMPK_GE_U32                          0xb\n#define SQ_S_CMPK_LT_U32                          0xc\n#define SQ_S_CMPK_LE_U32                          0xd\n#define SQ_S_ADDK_I32                             0xe\n#define SQ_S_MULK_I32                             0xf\n#define SQ_S_CBRANCH_I_FORK                       0x10\n#define SQ_S_GETREG_B32                           0x11\n#define SQ_S_SETREG_B32                           0x12\n#define SQ_S_GETREG_REGRD_B32                     0x13\n#define SQ_S_SETREG_IMM32_B32                     0x14\n#define SQ_TBA_LO                                 0x6c\n#define SQ_TBA_HI                                 0x6d\n#define SQ_TMA_LO                                 0x6e\n#define SQ_TMA_HI                                 0x6f\n#define SQ_TTMP0                                  0x70\n#define SQ_TTMP1                                  0x71\n#define SQ_TTMP2                                  0x72\n#define SQ_TTMP3                                  0x73\n#define SQ_TTMP4                                  0x74\n#define SQ_TTMP5                                  0x75\n#define SQ_TTMP6                                  0x76\n#define SQ_TTMP7                                  0x77\n#define SQ_TTMP8                                  0x78\n#define SQ_TTMP9                                  0x79\n#define SQ_TTMP10                                 0x7a\n#define SQ_TTMP11                                 0x7b\n#define SQ_VGPR0                                  0x0\n#define SQ_EXP                                    0x0\n#define SQ_EXP_MRT0                               0x0\n#define SQ_EXP_MRTZ                               0x8\n#define SQ_EXP_NULL                               0x9\n#define SQ_EXP_POS0                               0xc\n#define SQ_EXP_PARAM0                             0x20\n#define SQ_CNT1                                   0x0\n#define SQ_CNT2                                   0x1\n#define SQ_CNT3                                   0x2\n#define SQ_CNT4                                   0x3\n#define SQ_S_LOAD_DWORD                           0x0\n#define SQ_S_LOAD_DWORDX2                         0x1\n#define SQ_S_LOAD_DWORDX4                         0x2\n#define SQ_S_LOAD_DWORDX8                         0x3\n#define SQ_S_LOAD_DWORDX16                        0x4\n#define SQ_S_BUFFER_LOAD_DWORD                    0x8\n#define SQ_S_BUFFER_LOAD_DWORDX2                  0x9\n#define SQ_S_BUFFER_LOAD_DWORDX4                  0xa\n#define SQ_S_BUFFER_LOAD_DWORDX8                  0xb\n#define SQ_S_BUFFER_LOAD_DWORDX16                 0xc\n#define SQ_S_STORE_DWORD                          0x10\n#define SQ_S_STORE_DWORDX2                        0x11\n#define SQ_S_STORE_DWORDX4                        0x12\n#define SQ_S_BUFFER_STORE_DWORD                   0x18\n#define SQ_S_BUFFER_STORE_DWORDX2                 0x19\n#define SQ_S_BUFFER_STORE_DWORDX4                 0x1a\n#define SQ_S_DCACHE_INV                           0x20\n#define SQ_S_DCACHE_WB                            0x21\n#define SQ_S_DCACHE_INV_VOL                       0x22\n#define SQ_S_DCACHE_WB_VOL                        0x23\n#define SQ_S_MEMTIME                              0x24\n#define SQ_S_MEMREALTIME                          0x25\n#define SQ_S_ATC_PROBE                            0x26\n#define SQ_S_ATC_PROBE_BUFFER                     0x27\n#define SQ_S_BUFFER_ATOMIC_SWAP                   0x40\n#define SQ_S_BUFFER_ATOMIC_CMPSWAP                0x41\n#define SQ_S_BUFFER_ATOMIC_ADD                    0x42\n#define SQ_S_BUFFER_ATOMIC_SUB                    0x43\n#define SQ_S_BUFFER_ATOMIC_SMIN                   0x44\n#define SQ_S_BUFFER_ATOMIC_UMIN                   0x45\n#define SQ_S_BUFFER_ATOMIC_SMAX                   0x46\n#define SQ_S_BUFFER_ATOMIC_UMAX                   0x47\n#define SQ_S_BUFFER_ATOMIC_AND                    0x48\n#define SQ_S_BUFFER_ATOMIC_OR                     0x49\n#define SQ_S_BUFFER_ATOMIC_XOR                    0x4a\n#define SQ_S_BUFFER_ATOMIC_INC                    0x4b\n#define SQ_S_BUFFER_ATOMIC_DEC                    0x4c\n#define SQ_S_BUFFER_ATOMIC_SWAP_X2                0x60\n#define SQ_S_BUFFER_ATOMIC_CMPSWAP_X2             0x61\n#define SQ_S_BUFFER_ATOMIC_ADD_X2                 0x62\n#define SQ_S_BUFFER_ATOMIC_SUB_X2                 0x63\n#define SQ_S_BUFFER_ATOMIC_SMIN_X2                0x64\n#define SQ_S_BUFFER_ATOMIC_UMIN_X2                0x65\n#define SQ_S_BUFFER_ATOMIC_SMAX_X2                0x66\n#define SQ_S_BUFFER_ATOMIC_UMAX_X2                0x67\n#define SQ_S_BUFFER_ATOMIC_AND_X2                 0x68\n#define SQ_S_BUFFER_ATOMIC_OR_X2                  0x69\n#define SQ_S_BUFFER_ATOMIC_XOR_X2                 0x6a\n#define SQ_S_BUFFER_ATOMIC_INC_X2                 0x6b\n#define SQ_S_BUFFER_ATOMIC_DEC_X2                 0x6c\n#define SQ_F                                      0x0\n#define SQ_LT                                     0x1\n#define SQ_EQ                                     0x2\n#define SQ_LE                                     0x3\n#define SQ_GT                                     0x4\n#define SQ_LG                                     0x5\n#define SQ_GE                                     0x6\n#define SQ_O                                      0x7\n#define SQ_U                                      0x8\n#define SQ_NGE                                    0x9\n#define SQ_NLG                                    0xa\n#define SQ_NGT                                    0xb\n#define SQ_NLE                                    0xc\n#define SQ_NEQ                                    0xd\n#define SQ_NLT                                    0xe\n#define SQ_TRU                                    0xf\n#define SQ_V_CMP_CLASS_F32                        0x10\n#define SQ_V_CMPX_CLASS_F32                       0x11\n#define SQ_V_CMP_CLASS_F64                        0x12\n#define SQ_V_CMPX_CLASS_F64                       0x13\n#define SQ_V_CMP_CLASS_F16                        0x14\n#define SQ_V_CMPX_CLASS_F16                       0x15\n#define SQ_V_CMP_F_F16                            0x20\n#define SQ_V_CMP_LT_F16                           0x21\n#define SQ_V_CMP_EQ_F16                           0x22\n#define SQ_V_CMP_LE_F16                           0x23\n#define SQ_V_CMP_GT_F16                           0x24\n#define SQ_V_CMP_LG_F16                           0x25\n#define SQ_V_CMP_GE_F16                           0x26\n#define SQ_V_CMP_O_F16                            0x27\n#define SQ_V_CMP_U_F16                            0x28\n#define SQ_V_CMP_NGE_F16                          0x29\n#define SQ_V_CMP_NLG_F16                          0x2a\n#define SQ_V_CMP_NGT_F16                          0x2b\n#define SQ_V_CMP_NLE_F16                          0x2c\n#define SQ_V_CMP_NEQ_F16                          0x2d\n#define SQ_V_CMP_NLT_F16                          0x2e\n#define SQ_V_CMP_TRU_F16                          0x2f\n#define SQ_V_CMPX_F_F16                           0x30\n#define SQ_V_CMPX_LT_F16                          0x31\n#define SQ_V_CMPX_EQ_F16                          0x32\n#define SQ_V_CMPX_LE_F16                          0x33\n#define SQ_V_CMPX_GT_F16                          0x34\n#define SQ_V_CMPX_LG_F16                          0x35\n#define SQ_V_CMPX_GE_F16                          0x36\n#define SQ_V_CMPX_O_F16                           0x37\n#define SQ_V_CMPX_U_F16                           0x38\n#define SQ_V_CMPX_NGE_F16                         0x39\n#define SQ_V_CMPX_NLG_F16                         0x3a\n#define SQ_V_CMPX_NGT_F16                         0x3b\n#define SQ_V_CMPX_NLE_F16                         0x3c\n#define SQ_V_CMPX_NEQ_F16                         0x3d\n#define SQ_V_CMPX_NLT_F16                         0x3e\n#define SQ_V_CMPX_TRU_F16                         0x3f\n#define SQ_V_CMP_F_F32                            0x40\n#define SQ_V_CMP_LT_F32                           0x41\n#define SQ_V_CMP_EQ_F32                           0x42\n#define SQ_V_CMP_LE_F32                           0x43\n#define SQ_V_CMP_GT_F32                           0x44\n#define SQ_V_CMP_LG_F32                           0x45\n#define SQ_V_CMP_GE_F32                           0x46\n#define SQ_V_CMP_O_F32                            0x47\n#define SQ_V_CMP_U_F32                            0x48\n#define SQ_V_CMP_NGE_F32                          0x49\n#define SQ_V_CMP_NLG_F32                          0x4a\n#define SQ_V_CMP_NGT_F32                          0x4b\n#define SQ_V_CMP_NLE_F32                          0x4c\n#define SQ_V_CMP_NEQ_F32                          0x4d\n#define SQ_V_CMP_NLT_F32                          0x4e\n#define SQ_V_CMP_TRU_F32                          0x4f\n#define SQ_V_CMPX_F_F32                           0x50\n#define SQ_V_CMPX_LT_F32                          0x51\n#define SQ_V_CMPX_EQ_F32                          0x52\n#define SQ_V_CMPX_LE_F32                          0x53\n#define SQ_V_CMPX_GT_F32                          0x54\n#define SQ_V_CMPX_LG_F32                          0x55\n#define SQ_V_CMPX_GE_F32                          0x56\n#define SQ_V_CMPX_O_F32                           0x57\n#define SQ_V_CMPX_U_F32                           0x58\n#define SQ_V_CMPX_NGE_F32                         0x59\n#define SQ_V_CMPX_NLG_F32                         0x5a\n#define SQ_V_CMPX_NGT_F32                         0x5b\n#define SQ_V_CMPX_NLE_F32                         0x5c\n#define SQ_V_CMPX_NEQ_F32                         0x5d\n#define SQ_V_CMPX_NLT_F32                         0x5e\n#define SQ_V_CMPX_TRU_F32                         0x5f\n#define SQ_V_CMP_F_F64                            0x60\n#define SQ_V_CMP_LT_F64                           0x61\n#define SQ_V_CMP_EQ_F64                           0x62\n#define SQ_V_CMP_LE_F64                           0x63\n#define SQ_V_CMP_GT_F64                           0x64\n#define SQ_V_CMP_LG_F64                           0x65\n#define SQ_V_CMP_GE_F64                           0x66\n#define SQ_V_CMP_O_F64                            0x67\n#define SQ_V_CMP_U_F64                            0x68\n#define SQ_V_CMP_NGE_F64                          0x69\n#define SQ_V_CMP_NLG_F64                          0x6a\n#define SQ_V_CMP_NGT_F64                          0x6b\n#define SQ_V_CMP_NLE_F64                          0x6c\n#define SQ_V_CMP_NEQ_F64                          0x6d\n#define SQ_V_CMP_NLT_F64                          0x6e\n#define SQ_V_CMP_TRU_F64                          0x6f\n#define SQ_V_CMPX_F_F64                           0x70\n#define SQ_V_CMPX_LT_F64                          0x71\n#define SQ_V_CMPX_EQ_F64                          0x72\n#define SQ_V_CMPX_LE_F64                          0x73\n#define SQ_V_CMPX_GT_F64                          0x74\n#define SQ_V_CMPX_LG_F64                          0x75\n#define SQ_V_CMPX_GE_F64                          0x76\n#define SQ_V_CMPX_O_F64                           0x77\n#define SQ_V_CMPX_U_F64                           0x78\n#define SQ_V_CMPX_NGE_F64                         0x79\n#define SQ_V_CMPX_NLG_F64                         0x7a\n#define SQ_V_CMPX_NGT_F64                         0x7b\n#define SQ_V_CMPX_NLE_F64                         0x7c\n#define SQ_V_CMPX_NEQ_F64                         0x7d\n#define SQ_V_CMPX_NLT_F64                         0x7e\n#define SQ_V_CMPX_TRU_F64                         0x7f\n#define SQ_V_CMP_F_I16                            0xa0\n#define SQ_V_CMP_LT_I16                           0xa1\n#define SQ_V_CMP_EQ_I16                           0xa2\n#define SQ_V_CMP_LE_I16                           0xa3\n#define SQ_V_CMP_GT_I16                           0xa4\n#define SQ_V_CMP_NE_I16                           0xa5\n#define SQ_V_CMP_GE_I16                           0xa6\n#define SQ_V_CMP_T_I16                            0xa7\n#define SQ_V_CMP_F_U16                            0xa8\n#define SQ_V_CMP_LT_U16                           0xa9\n#define SQ_V_CMP_EQ_U16                           0xaa\n#define SQ_V_CMP_LE_U16                           0xab\n#define SQ_V_CMP_GT_U16                           0xac\n#define SQ_V_CMP_NE_U16                           0xad\n#define SQ_V_CMP_GE_U16                           0xae\n#define SQ_V_CMP_T_U16                            0xaf\n#define SQ_V_CMPX_F_I16                           0xb0\n#define SQ_V_CMPX_LT_I16                          0xb1\n#define SQ_V_CMPX_EQ_I16                          0xb2\n#define SQ_V_CMPX_LE_I16                          0xb3\n#define SQ_V_CMPX_GT_I16                          0xb4\n#define SQ_V_CMPX_NE_I16                          0xb5\n#define SQ_V_CMPX_GE_I16                          0xb6\n#define SQ_V_CMPX_T_I16                           0xb7\n#define SQ_V_CMPX_F_U16                           0xb8\n#define SQ_V_CMPX_LT_U16                          0xb9\n#define SQ_V_CMPX_EQ_U16                          0xba\n#define SQ_V_CMPX_LE_U16                          0xbb\n#define SQ_V_CMPX_GT_U16                          0xbc\n#define SQ_V_CMPX_NE_U16                          0xbd\n#define SQ_V_CMPX_GE_U16                          0xbe\n#define SQ_V_CMPX_T_U16                           0xbf\n#define SQ_V_CMP_F_I32                            0xc0\n#define SQ_V_CMP_LT_I32                           0xc1\n#define SQ_V_CMP_EQ_I32                           0xc2\n#define SQ_V_CMP_LE_I32                           0xc3\n#define SQ_V_CMP_GT_I32                           0xc4\n#define SQ_V_CMP_NE_I32                           0xc5\n#define SQ_V_CMP_GE_I32                           0xc6\n#define SQ_V_CMP_T_I32                            0xc7\n#define SQ_V_CMP_F_U32                            0xc8\n#define SQ_V_CMP_LT_U32                           0xc9\n#define SQ_V_CMP_EQ_U32                           0xca\n#define SQ_V_CMP_LE_U32                           0xcb\n#define SQ_V_CMP_GT_U32                           0xcc\n#define SQ_V_CMP_NE_U32                           0xcd\n#define SQ_V_CMP_GE_U32                           0xce\n#define SQ_V_CMP_T_U32                            0xcf\n#define SQ_V_CMPX_F_I32                           0xd0\n#define SQ_V_CMPX_LT_I32                          0xd1\n#define SQ_V_CMPX_EQ_I32                          0xd2\n#define SQ_V_CMPX_LE_I32                          0xd3\n#define SQ_V_CMPX_GT_I32                          0xd4\n#define SQ_V_CMPX_NE_I32                          0xd5\n#define SQ_V_CMPX_GE_I32                          0xd6\n#define SQ_V_CMPX_T_I32                           0xd7\n#define SQ_V_CMPX_F_U32                           0xd8\n#define SQ_V_CMPX_LT_U32                          0xd9\n#define SQ_V_CMPX_EQ_U32                          0xda\n#define SQ_V_CMPX_LE_U32                          0xdb\n#define SQ_V_CMPX_GT_U32                          0xdc\n#define SQ_V_CMPX_NE_U32                          0xdd\n#define SQ_V_CMPX_GE_U32                          0xde\n#define SQ_V_CMPX_T_U32                           0xdf\n#define SQ_V_CMP_F_I64                            0xe0\n#define SQ_V_CMP_LT_I64                           0xe1\n#define SQ_V_CMP_EQ_I64                           0xe2\n#define SQ_V_CMP_LE_I64                           0xe3\n#define SQ_V_CMP_GT_I64                           0xe4\n#define SQ_V_CMP_NE_I64                           0xe5\n#define SQ_V_CMP_GE_I64                           0xe6\n#define SQ_V_CMP_T_I64                            0xe7\n#define SQ_V_CMP_F_U64                            0xe8\n#define SQ_V_CMP_LT_U64                           0xe9\n#define SQ_V_CMP_EQ_U64                           0xea\n#define SQ_V_CMP_LE_U64                           0xeb\n#define SQ_V_CMP_GT_U64                           0xec\n#define SQ_V_CMP_NE_U64                           0xed\n#define SQ_V_CMP_GE_U64                           0xee\n#define SQ_V_CMP_T_U64                            0xef\n#define SQ_V_CMPX_F_I64                           0xf0\n#define SQ_V_CMPX_LT_I64                          0xf1\n#define SQ_V_CMPX_EQ_I64                          0xf2\n#define SQ_V_CMPX_LE_I64                          0xf3\n#define SQ_V_CMPX_GT_I64                          0xf4\n#define SQ_V_CMPX_NE_I64                          0xf5\n#define SQ_V_CMPX_GE_I64                          0xf6\n#define SQ_V_CMPX_T_I64                           0xf7\n#define SQ_V_CMPX_F_U64                           0xf8\n#define SQ_V_CMPX_LT_U64                          0xf9\n#define SQ_V_CMPX_EQ_U64                          0xfa\n#define SQ_V_CMPX_LE_U64                          0xfb\n#define SQ_V_CMPX_GT_U64                          0xfc\n#define SQ_V_CMPX_NE_U64                          0xfd\n#define SQ_V_CMPX_GE_U64                          0xfe\n#define SQ_V_CMPX_T_U64                           0xff\n#define SQ_L1                                     0x1\n#define SQ_L2                                     0x2\n#define SQ_L3                                     0x3\n#define SQ_L4                                     0x4\n#define SQ_L5                                     0x5\n#define SQ_L6                                     0x6\n#define SQ_L7                                     0x7\n#define SQ_L8                                     0x8\n#define SQ_L9                                     0x9\n#define SQ_L10                                    0xa\n#define SQ_L11                                    0xb\n#define SQ_L12                                    0xc\n#define SQ_L13                                    0xd\n#define SQ_L14                                    0xe\n#define SQ_L15                                    0xf\n#define SQ_SGPR0                                  0x0\n#define SQ_SDWA_UNUSED_PAD                        0x0\n#define SQ_SDWA_UNUSED_SEXT                       0x1\n#define SQ_SDWA_UNUSED_PRESERVE                   0x2\n#define SQ_F                                      0x0\n#define SQ_LT                                     0x1\n#define SQ_EQ                                     0x2\n#define SQ_LE                                     0x3\n#define SQ_GT                                     0x4\n#define SQ_NE                                     0x5\n#define SQ_GE                                     0x6\n#define SQ_T                                      0x7\n#define SQ_SRC_64_INT                             0xc0\n#define SQ_SRC_M_1_INT                            0xc1\n#define SQ_SRC_M_2_INT                            0xc2\n#define SQ_SRC_M_3_INT                            0xc3\n#define SQ_SRC_M_4_INT                            0xc4\n#define SQ_SRC_M_5_INT                            0xc5\n#define SQ_SRC_M_6_INT                            0xc6\n#define SQ_SRC_M_7_INT                            0xc7\n#define SQ_SRC_M_8_INT                            0xc8\n#define SQ_SRC_M_9_INT                            0xc9\n#define SQ_SRC_M_10_INT                           0xca\n#define SQ_SRC_M_11_INT                           0xcb\n#define SQ_SRC_M_12_INT                           0xcc\n#define SQ_SRC_M_13_INT                           0xcd\n#define SQ_SRC_M_14_INT                           0xce\n#define SQ_SRC_M_15_INT                           0xcf\n#define SQ_SRC_M_16_INT                           0xd0\n#define SQ_SRC_0_5                                0xf0\n#define SQ_SRC_M_0_5                              0xf1\n#define SQ_SRC_1                                  0xf2\n#define SQ_SRC_M_1                                0xf3\n#define SQ_SRC_2                                  0xf4\n#define SQ_SRC_M_2                                0xf5\n#define SQ_SRC_4                                  0xf6\n#define SQ_SRC_M_4                                0xf7\n#define SQ_SRC_INV_2PI                            0xf8\n#define SQ_SRC_0                                  0x80\n#define SQ_SRC_1_INT                              0x81\n#define SQ_SRC_2_INT                              0x82\n#define SQ_SRC_3_INT                              0x83\n#define SQ_SRC_4_INT                              0x84\n#define SQ_SRC_5_INT                              0x85\n#define SQ_SRC_6_INT                              0x86\n#define SQ_SRC_7_INT                              0x87\n#define SQ_SRC_8_INT                              0x88\n#define SQ_SRC_9_INT                              0x89\n#define SQ_SRC_10_INT                             0x8a\n#define SQ_SRC_11_INT                             0x8b\n#define SQ_SRC_12_INT                             0x8c\n#define SQ_SRC_13_INT                             0x8d\n#define SQ_SRC_14_INT                             0x8e\n#define SQ_SRC_15_INT                             0x8f\n#define SQ_SRC_16_INT                             0x90\n#define SQ_SRC_17_INT                             0x91\n#define SQ_SRC_18_INT                             0x92\n#define SQ_SRC_19_INT                             0x93\n#define SQ_SRC_20_INT                             0x94\n#define SQ_SRC_21_INT                             0x95\n#define SQ_SRC_22_INT                             0x96\n#define SQ_SRC_23_INT                             0x97\n#define SQ_SRC_24_INT                             0x98\n#define SQ_SRC_25_INT                             0x99\n#define SQ_SRC_26_INT                             0x9a\n#define SQ_SRC_27_INT                             0x9b\n#define SQ_SRC_28_INT                             0x9c\n#define SQ_SRC_29_INT                             0x9d\n#define SQ_SRC_30_INT                             0x9e\n#define SQ_SRC_31_INT                             0x9f\n#define SQ_SRC_32_INT                             0xa0\n#define SQ_SRC_33_INT                             0xa1\n#define SQ_SRC_34_INT                             0xa2\n#define SQ_SRC_35_INT                             0xa3\n#define SQ_SRC_36_INT                             0xa4\n#define SQ_SRC_37_INT                             0xa5\n#define SQ_SRC_38_INT                             0xa6\n#define SQ_SRC_39_INT                             0xa7\n#define SQ_SRC_40_INT                             0xa8\n#define SQ_SRC_41_INT                             0xa9\n#define SQ_SRC_42_INT                             0xaa\n#define SQ_SRC_43_INT                             0xab\n#define SQ_SRC_44_INT                             0xac\n#define SQ_SRC_45_INT                             0xad\n#define SQ_SRC_46_INT                             0xae\n#define SQ_SRC_47_INT                             0xaf\n#define SQ_SRC_48_INT                             0xb0\n#define SQ_SRC_49_INT                             0xb1\n#define SQ_SRC_50_INT                             0xb2\n#define SQ_SRC_51_INT                             0xb3\n#define SQ_SRC_52_INT                             0xb4\n#define SQ_SRC_53_INT                             0xb5\n#define SQ_SRC_54_INT                             0xb6\n#define SQ_SRC_55_INT                             0xb7\n#define SQ_SRC_56_INT                             0xb8\n#define SQ_SRC_57_INT                             0xb9\n#define SQ_SRC_58_INT                             0xba\n#define SQ_SRC_59_INT                             0xbb\n#define SQ_SRC_60_INT                             0xbc\n#define SQ_SRC_61_INT                             0xbd\n#define SQ_SRC_62_INT                             0xbe\n#define SQ_SRC_63_INT                             0xbf\n#define SQ_DS_ADD_U32                             0x0\n#define SQ_DS_SUB_U32                             0x1\n#define SQ_DS_RSUB_U32                            0x2\n#define SQ_DS_INC_U32                             0x3\n#define SQ_DS_DEC_U32                             0x4\n#define SQ_DS_MIN_I32                             0x5\n#define SQ_DS_MAX_I32                             0x6\n#define SQ_DS_MIN_U32                             0x7\n#define SQ_DS_MAX_U32                             0x8\n#define SQ_DS_AND_B32                             0x9\n#define SQ_DS_OR_B32                              0xa\n#define SQ_DS_XOR_B32                             0xb\n#define SQ_DS_MSKOR_B32                           0xc\n#define SQ_DS_WRITE_B32                           0xd\n#define SQ_DS_WRITE2_B32                          0xe\n#define SQ_DS_WRITE2ST64_B32                      0xf\n#define SQ_DS_CMPST_B32                           0x10\n#define SQ_DS_CMPST_F32                           0x11\n#define SQ_DS_MIN_F32                             0x12\n#define SQ_DS_MAX_F32                             0x13\n#define SQ_DS_NOP                                 0x14\n#define SQ_DS_ADD_F32                             0x15\n#define SQ_DS_WRITE_B8                            0x1e\n#define SQ_DS_WRITE_B16                           0x1f\n#define SQ_DS_ADD_RTN_U32                         0x20\n#define SQ_DS_SUB_RTN_U32                         0x21\n#define SQ_DS_RSUB_RTN_U32                        0x22\n#define SQ_DS_INC_RTN_U32                         0x23\n#define SQ_DS_DEC_RTN_U32                         0x24\n#define SQ_DS_MIN_RTN_I32                         0x25\n#define SQ_DS_MAX_RTN_I32                         0x26\n#define SQ_DS_MIN_RTN_U32                         0x27\n#define SQ_DS_MAX_RTN_U32                         0x28\n#define SQ_DS_AND_RTN_B32                         0x29\n#define SQ_DS_OR_RTN_B32                          0x2a\n#define SQ_DS_XOR_RTN_B32                         0x2b\n#define SQ_DS_MSKOR_RTN_B32                       0x2c\n#define SQ_DS_WRXCHG_RTN_B32                      0x2d\n#define SQ_DS_WRXCHG2_RTN_B32                     0x2e\n#define SQ_DS_WRXCHG2ST64_RTN_B32                 0x2f\n#define SQ_DS_CMPST_RTN_B32                       0x30\n#define SQ_DS_CMPST_RTN_F32                       0x31\n#define SQ_DS_MIN_RTN_F32                         0x32\n#define SQ_DS_MAX_RTN_F32                         0x33\n#define SQ_DS_WRAP_RTN_B32                        0x34\n#define SQ_DS_ADD_RTN_F32                         0x35\n#define SQ_DS_READ_B32                            0x36\n#define SQ_DS_READ2_B32                           0x37\n#define SQ_DS_READ2ST64_B32                       0x38\n#define SQ_DS_READ_I8                             0x39\n#define SQ_DS_READ_U8                             0x3a\n#define SQ_DS_READ_I16                            0x3b\n#define SQ_DS_READ_U16                            0x3c\n#define SQ_DS_SWIZZLE_B32                         0x3d\n#define SQ_DS_PERMUTE_B32                         0x3e\n#define SQ_DS_BPERMUTE_B32                        0x3f\n#define SQ_DS_ADD_U64                             0x40\n#define SQ_DS_SUB_U64                             0x41\n#define SQ_DS_RSUB_U64                            0x42\n#define SQ_DS_INC_U64                             0x43\n#define SQ_DS_DEC_U64                             0x44\n#define SQ_DS_MIN_I64                             0x45\n#define SQ_DS_MAX_I64                             0x46\n#define SQ_DS_MIN_U64                             0x47\n#define SQ_DS_MAX_U64                             0x48\n#define SQ_DS_AND_B64                             0x49\n#define SQ_DS_OR_B64                              0x4a\n#define SQ_DS_XOR_B64                             0x4b\n#define SQ_DS_MSKOR_B64                           0x4c\n#define SQ_DS_WRITE_B64                           0x4d\n#define SQ_DS_WRITE2_B64                          0x4e\n#define SQ_DS_WRITE2ST64_B64                      0x4f\n#define SQ_DS_CMPST_B64                           0x50\n#define SQ_DS_CMPST_F64                           0x51\n#define SQ_DS_MIN_F64                             0x52\n#define SQ_DS_MAX_F64                             0x53\n#define SQ_DS_ADD_RTN_U64                         0x60\n#define SQ_DS_SUB_RTN_U64                         0x61\n#define SQ_DS_RSUB_RTN_U64                        0x62\n#define SQ_DS_INC_RTN_U64                         0x63\n#define SQ_DS_DEC_RTN_U64                         0x64\n#define SQ_DS_MIN_RTN_I64                         0x65\n#define SQ_DS_MAX_RTN_I64                         0x66\n#define SQ_DS_MIN_RTN_U64                         0x67\n#define SQ_DS_MAX_RTN_U64                         0x68\n#define SQ_DS_AND_RTN_B64                         0x69\n#define SQ_DS_OR_RTN_B64                          0x6a\n#define SQ_DS_XOR_RTN_B64                         0x6b\n#define SQ_DS_MSKOR_RTN_B64                       0x6c\n#define SQ_DS_WRXCHG_RTN_B64                      0x6d\n#define SQ_DS_WRXCHG2_RTN_B64                     0x6e\n#define SQ_DS_WRXCHG2ST64_RTN_B64                 0x6f\n#define SQ_DS_CMPST_RTN_B64                       0x70\n#define SQ_DS_CMPST_RTN_F64                       0x71\n#define SQ_DS_MIN_RTN_F64                         0x72\n#define SQ_DS_MAX_RTN_F64                         0x73\n#define SQ_DS_READ_B64                            0x76\n#define SQ_DS_READ2_B64                           0x77\n#define SQ_DS_READ2ST64_B64                       0x78\n#define SQ_DS_CONDXCHG32_RTN_B64                  0x7e\n#define SQ_DS_ADD_SRC2_U32                        0x80\n#define SQ_DS_SUB_SRC2_U32                        0x81\n#define SQ_DS_RSUB_SRC2_U32                       0x82\n#define SQ_DS_INC_SRC2_U32                        0x83\n#define SQ_DS_DEC_SRC2_U32                        0x84\n#define SQ_DS_MIN_SRC2_I32                        0x85\n#define SQ_DS_MAX_SRC2_I32                        0x86\n#define SQ_DS_MIN_SRC2_U32                        0x87\n#define SQ_DS_MAX_SRC2_U32                        0x88\n#define SQ_DS_AND_SRC2_B32                        0x89\n#define SQ_DS_OR_SRC2_B32                         0x8a\n#define SQ_DS_XOR_SRC2_B32                        0x8b\n#define SQ_DS_WRITE_SRC2_B32                      0x8d\n#define SQ_DS_MIN_SRC2_F32                        0x92\n#define SQ_DS_MAX_SRC2_F32                        0x93\n#define SQ_DS_ADD_SRC2_F32                        0x95\n#define SQ_DS_GWS_SEMA_RELEASE_ALL                0x98\n#define SQ_DS_GWS_INIT                            0x99\n#define SQ_DS_GWS_SEMA_V                          0x9a\n#define SQ_DS_GWS_SEMA_BR                         0x9b\n#define SQ_DS_GWS_SEMA_P                          0x9c\n#define SQ_DS_GWS_BARRIER                         0x9d\n#define SQ_DS_CONSUME                             0xbd\n#define SQ_DS_APPEND                              0xbe\n#define SQ_DS_ORDERED_COUNT                       0xbf\n#define SQ_DS_ADD_SRC2_U64                        0xc0\n#define SQ_DS_SUB_SRC2_U64                        0xc1\n#define SQ_DS_RSUB_SRC2_U64                       0xc2\n#define SQ_DS_INC_SRC2_U64                        0xc3\n#define SQ_DS_DEC_SRC2_U64                        0xc4\n#define SQ_DS_MIN_SRC2_I64                        0xc5\n#define SQ_DS_MAX_SRC2_I64                        0xc6\n#define SQ_DS_MIN_SRC2_U64                        0xc7\n#define SQ_DS_MAX_SRC2_U64                        0xc8\n#define SQ_DS_AND_SRC2_B64                        0xc9\n#define SQ_DS_OR_SRC2_B64                         0xca\n#define SQ_DS_XOR_SRC2_B64                        0xcb\n#define SQ_DS_WRITE_SRC2_B64                      0xcd\n#define SQ_DS_MIN_SRC2_F64                        0xd2\n#define SQ_DS_MAX_SRC2_F64                        0xd3\n#define SQ_DS_WRITE_B96                           0xde\n#define SQ_DS_WRITE_B128                          0xdf\n#define SQ_DS_CONDXCHG32_RTN_B128                 0xfd\n#define SQ_DS_READ_B96                            0xfe\n#define SQ_DS_READ_B128                           0xff\n#define SQ_BUFFER_LOAD_FORMAT_X                   0x0\n#define SQ_BUFFER_LOAD_FORMAT_XY                  0x1\n#define SQ_BUFFER_LOAD_FORMAT_XYZ                 0x2\n#define SQ_BUFFER_LOAD_FORMAT_XYZW                0x3\n#define SQ_BUFFER_STORE_FORMAT_X                  0x4\n#define SQ_BUFFER_STORE_FORMAT_XY                 0x5\n#define SQ_BUFFER_STORE_FORMAT_XYZ                0x6\n#define SQ_BUFFER_STORE_FORMAT_XYZW               0x7\n#define SQ_BUFFER_LOAD_FORMAT_D16_X               0x8\n#define SQ_BUFFER_LOAD_FORMAT_D16_XY              0x9\n#define SQ_BUFFER_LOAD_FORMAT_D16_XYZ             0xa\n#define SQ_BUFFER_LOAD_FORMAT_D16_XYZW            0xb\n#define SQ_BUFFER_STORE_FORMAT_D16_X              0xc\n#define SQ_BUFFER_STORE_FORMAT_D16_XY             0xd\n#define SQ_BUFFER_STORE_FORMAT_D16_XYZ            0xe\n#define SQ_BUFFER_STORE_FORMAT_D16_XYZW           0xf\n#define SQ_BUFFER_LOAD_UBYTE                      0x10\n#define SQ_BUFFER_LOAD_SBYTE                      0x11\n#define SQ_BUFFER_LOAD_USHORT                     0x12\n#define SQ_BUFFER_LOAD_SSHORT                     0x13\n#define SQ_BUFFER_LOAD_DWORD                      0x14\n#define SQ_BUFFER_LOAD_DWORDX2                    0x15\n#define SQ_BUFFER_LOAD_DWORDX3                    0x16\n#define SQ_BUFFER_LOAD_DWORDX4                    0x17\n#define SQ_BUFFER_STORE_BYTE                      0x18\n#define SQ_BUFFER_STORE_SHORT                     0x1a\n#define SQ_BUFFER_STORE_DWORD                     0x1c\n#define SQ_BUFFER_STORE_DWORDX2                   0x1d\n#define SQ_BUFFER_STORE_DWORDX3                   0x1e\n#define SQ_BUFFER_STORE_DWORDX4                   0x1f\n#define SQ_BUFFER_STORE_LDS_DWORD                 0x3d\n#define SQ_BUFFER_WBINVL1                         0x3e\n#define SQ_BUFFER_WBINVL1_VOL                     0x3f\n#define SQ_BUFFER_ATOMIC_SWAP                     0x40\n#define SQ_BUFFER_ATOMIC_CMPSWAP                  0x41\n#define SQ_BUFFER_ATOMIC_ADD                      0x42\n#define SQ_BUFFER_ATOMIC_SUB                      0x43\n#define SQ_BUFFER_ATOMIC_SMIN                     0x44\n#define SQ_BUFFER_ATOMIC_UMIN                     0x45\n#define SQ_BUFFER_ATOMIC_SMAX                     0x46\n#define SQ_BUFFER_ATOMIC_UMAX                     0x47\n#define SQ_BUFFER_ATOMIC_AND                      0x48\n#define SQ_BUFFER_ATOMIC_OR                       0x49\n#define SQ_BUFFER_ATOMIC_XOR                      0x4a\n#define SQ_BUFFER_ATOMIC_INC                      0x4b\n#define SQ_BUFFER_ATOMIC_DEC                      0x4c\n#define SQ_BUFFER_ATOMIC_SWAP_X2                  0x60\n#define SQ_BUFFER_ATOMIC_CMPSWAP_X2               0x61\n#define SQ_BUFFER_ATOMIC_ADD_X2                   0x62\n#define SQ_BUFFER_ATOMIC_SUB_X2                   0x63\n#define SQ_BUFFER_ATOMIC_SMIN_X2                  0x64\n#define SQ_BUFFER_ATOMIC_UMIN_X2                  0x65\n#define SQ_BUFFER_ATOMIC_SMAX_X2                  0x66\n#define SQ_BUFFER_ATOMIC_UMAX_X2                  0x67\n#define SQ_BUFFER_ATOMIC_AND_X2                   0x68\n#define SQ_BUFFER_ATOMIC_OR_X2                    0x69\n#define SQ_BUFFER_ATOMIC_XOR_X2                   0x6a\n#define SQ_BUFFER_ATOMIC_INC_X2                   0x6b\n#define SQ_BUFFER_ATOMIC_DEC_X2                   0x6c\n#define SQ_EXEC_LO                                0x7e\n#define SQ_EXEC_HI                                0x7f\n#define SQ_SRC_SCC                                0xfd\n#define SQ_OMOD_OFF                               0x0\n#define SQ_OMOD_M2                                0x1\n#define SQ_OMOD_M4                                0x2\n#define SQ_OMOD_D2                                0x3\n#define SQ_DPP_QUAD_PERM                          0x0\n#define SQ_DPP_ROW_SL1                            0x101\n#define SQ_DPP_ROW_SL2                            0x102\n#define SQ_DPP_ROW_SL3                            0x103\n#define SQ_DPP_ROW_SL4                            0x104\n#define SQ_DPP_ROW_SL5                            0x105\n#define SQ_DPP_ROW_SL6                            0x106\n#define SQ_DPP_ROW_SL7                            0x107\n#define SQ_DPP_ROW_SL8                            0x108\n#define SQ_DPP_ROW_SL9                            0x109\n#define SQ_DPP_ROW_SL10                           0x10a\n#define SQ_DPP_ROW_SL11                           0x10b\n#define SQ_DPP_ROW_SL12                           0x10c\n#define SQ_DPP_ROW_SL13                           0x10d\n#define SQ_DPP_ROW_SL14                           0x10e\n#define SQ_DPP_ROW_SL15                           0x10f\n#define SQ_DPP_ROW_SR1                            0x111\n#define SQ_DPP_ROW_SR2                            0x112\n#define SQ_DPP_ROW_SR3                            0x113\n#define SQ_DPP_ROW_SR4                            0x114\n#define SQ_DPP_ROW_SR5                            0x115\n#define SQ_DPP_ROW_SR6                            0x116\n#define SQ_DPP_ROW_SR7                            0x117\n#define SQ_DPP_ROW_SR8                            0x118\n#define SQ_DPP_ROW_SR9                            0x119\n#define SQ_DPP_ROW_SR10                           0x11a\n#define SQ_DPP_ROW_SR11                           0x11b\n#define SQ_DPP_ROW_SR12                           0x11c\n#define SQ_DPP_ROW_SR13                           0x11d\n#define SQ_DPP_ROW_SR14                           0x11e\n#define SQ_DPP_ROW_SR15                           0x11f\n#define SQ_DPP_ROW_RR1                            0x121\n#define SQ_DPP_ROW_RR2                            0x122\n#define SQ_DPP_ROW_RR3                            0x123\n#define SQ_DPP_ROW_RR4                            0x124\n#define SQ_DPP_ROW_RR5                            0x125\n#define SQ_DPP_ROW_RR6                            0x126\n#define SQ_DPP_ROW_RR7                            0x127\n#define SQ_DPP_ROW_RR8                            0x128\n#define SQ_DPP_ROW_RR9                            0x129\n#define SQ_DPP_ROW_RR10                           0x12a\n#define SQ_DPP_ROW_RR11                           0x12b\n#define SQ_DPP_ROW_RR12                           0x12c\n#define SQ_DPP_ROW_RR13                           0x12d\n#define SQ_DPP_ROW_RR14                           0x12e\n#define SQ_DPP_ROW_RR15                           0x12f\n#define SQ_DPP_WF_SL1                             0x130\n#define SQ_DPP_WF_RL1                             0x134\n#define SQ_DPP_WF_SR1                             0x138\n#define SQ_DPP_WF_RR1                             0x13c\n#define SQ_DPP_ROW_MIRROR                         0x140\n#define SQ_DPP_ROW_HALF_MIRROR                    0x141\n#define SQ_DPP_ROW_BCAST15                        0x142\n#define SQ_DPP_ROW_BCAST31                        0x143\n#define SQ_EXP_GDS0                               0x18\n#define SQ_GS_OP_NOP                              0x0\n#define SQ_GS_OP_CUT                              0x1\n#define SQ_GS_OP_EMIT                             0x2\n#define SQ_GS_OP_EMIT_CUT                         0x3\n#define SQ_IMAGE_LOAD                             0x0\n#define SQ_IMAGE_LOAD_MIP                         0x1\n#define SQ_IMAGE_LOAD_PCK                         0x2\n#define SQ_IMAGE_LOAD_PCK_SGN                     0x3\n#define SQ_IMAGE_LOAD_MIP_PCK                     0x4\n#define SQ_IMAGE_LOAD_MIP_PCK_SGN                 0x5\n#define SQ_IMAGE_STORE                            0x8\n#define SQ_IMAGE_STORE_MIP                        0x9\n#define SQ_IMAGE_STORE_PCK                        0xa\n#define SQ_IMAGE_STORE_MIP_PCK                    0xb\n#define SQ_IMAGE_GET_RESINFO                      0xe\n#define SQ_IMAGE_ATOMIC_SWAP                      0x10\n#define SQ_IMAGE_ATOMIC_CMPSWAP                   0x11\n#define SQ_IMAGE_ATOMIC_ADD                       0x12\n#define SQ_IMAGE_ATOMIC_SUB                       0x13\n#define SQ_IMAGE_ATOMIC_SMIN                      0x14\n#define SQ_IMAGE_ATOMIC_UMIN                      0x15\n#define SQ_IMAGE_ATOMIC_SMAX                      0x16\n#define SQ_IMAGE_ATOMIC_UMAX                      0x17\n#define SQ_IMAGE_ATOMIC_AND                       0x18\n#define SQ_IMAGE_ATOMIC_OR                        0x19\n#define SQ_IMAGE_ATOMIC_XOR                       0x1a\n#define SQ_IMAGE_ATOMIC_INC                       0x1b\n#define SQ_IMAGE_ATOMIC_DEC                       0x1c\n#define SQ_IMAGE_SAMPLE                           0x20\n#define SQ_IMAGE_SAMPLE_CL                        0x21\n#define SQ_IMAGE_SAMPLE_D                         0x22\n#define SQ_IMAGE_SAMPLE_D_CL                      0x23\n#define SQ_IMAGE_SAMPLE_L                         0x24\n#define SQ_IMAGE_SAMPLE_B                         0x25\n#define SQ_IMAGE_SAMPLE_B_CL                      0x26\n#define SQ_IMAGE_SAMPLE_LZ                        0x27\n#define SQ_IMAGE_SAMPLE_C                         0x28\n#define SQ_IMAGE_SAMPLE_C_CL                      0x29\n#define SQ_IMAGE_SAMPLE_C_D                       0x2a\n#define SQ_IMAGE_SAMPLE_C_D_CL                    0x2b\n#define SQ_IMAGE_SAMPLE_C_L                       0x2c\n#define SQ_IMAGE_SAMPLE_C_B                       0x2d\n#define SQ_IMAGE_SAMPLE_C_B_CL                    0x2e\n#define SQ_IMAGE_SAMPLE_C_LZ                      0x2f\n#define SQ_IMAGE_SAMPLE_O                         0x30\n#define SQ_IMAGE_SAMPLE_CL_O                      0x31\n#define SQ_IMAGE_SAMPLE_D_O                       0x32\n#define SQ_IMAGE_SAMPLE_D_CL_O                    0x33\n#define SQ_IMAGE_SAMPLE_L_O                       0x34\n#define SQ_IMAGE_SAMPLE_B_O                       0x35\n#define SQ_IMAGE_SAMPLE_B_CL_O                    0x36\n#define SQ_IMAGE_SAMPLE_LZ_O                      0x37\n#define SQ_IMAGE_SAMPLE_C_O                       0x38\n#define SQ_IMAGE_SAMPLE_C_CL_O                    0x39\n#define SQ_IMAGE_SAMPLE_C_D_O                     0x3a\n#define SQ_IMAGE_SAMPLE_C_D_CL_O                  0x3b\n#define SQ_IMAGE_SAMPLE_C_L_O                     0x3c\n#define SQ_IMAGE_SAMPLE_C_B_O                     0x3d\n#define SQ_IMAGE_SAMPLE_C_B_CL_O                  0x3e\n#define SQ_IMAGE_SAMPLE_C_LZ_O                    0x3f\n#define SQ_IMAGE_GATHER4                          0x40\n#define SQ_IMAGE_GATHER4_CL                       0x41\n#define SQ_IMAGE_GATHER4_L                        0x44\n#define SQ_IMAGE_GATHER4_B                        0x45\n#define SQ_IMAGE_GATHER4_B_CL                     0x46\n#define SQ_IMAGE_GATHER4_LZ                       0x47\n#define SQ_IMAGE_GATHER4_C                        0x48\n#define SQ_IMAGE_GATHER4_C_CL                     0x49\n#define SQ_IMAGE_GATHER4_C_L                      0x4c\n#define SQ_IMAGE_GATHER4_C_B                      0x4d\n#define SQ_IMAGE_GATHER4_C_B_CL                   0x4e\n#define SQ_IMAGE_GATHER4_C_LZ                     0x4f\n#define SQ_IMAGE_GATHER4_O                        0x50\n#define SQ_IMAGE_GATHER4_CL_O                     0x51\n#define SQ_IMAGE_GATHER4_L_O                      0x54\n#define SQ_IMAGE_GATHER4_B_O                      0x55\n#define SQ_IMAGE_GATHER4_B_CL_O                   0x56\n#define SQ_IMAGE_GATHER4_LZ_O                     0x57\n#define SQ_IMAGE_GATHER4_C_O                      0x58\n#define SQ_IMAGE_GATHER4_C_CL_O                   0x59\n#define SQ_IMAGE_GATHER4_C_L_O                    0x5c\n#define SQ_IMAGE_GATHER4_C_B_O                    0x5d\n#define SQ_IMAGE_GATHER4_C_B_CL_O                 0x5e\n#define SQ_IMAGE_GATHER4_C_LZ_O                   0x5f\n#define SQ_IMAGE_GET_LOD                          0x60\n#define SQ_IMAGE_SAMPLE_CD                        0x68\n#define SQ_IMAGE_SAMPLE_CD_CL                     0x69\n#define SQ_IMAGE_SAMPLE_C_CD                      0x6a\n#define SQ_IMAGE_SAMPLE_C_CD_CL                   0x6b\n#define SQ_IMAGE_SAMPLE_CD_O                      0x6c\n#define SQ_IMAGE_SAMPLE_CD_CL_O                   0x6d\n#define SQ_IMAGE_SAMPLE_C_CD_O                    0x6e\n#define SQ_IMAGE_SAMPLE_C_CD_CL_O                 0x6f\n#define SQ_IMAGE_RSRC256                          0x7e\n#define SQ_IMAGE_SAMPLER                          0x7f\n#define SQ_SRC_VCCZ                               0xfb\n#define SQ_SRC_VGPR0                              0x100\n#define SQ_SDWA_BYTE_0                            0x0\n#define SQ_SDWA_BYTE_1                            0x1\n#define SQ_SDWA_BYTE_2                            0x2\n#define SQ_SDWA_BYTE_3                            0x3\n#define SQ_SDWA_WORD_0                            0x4\n#define SQ_SDWA_WORD_1                            0x5\n#define SQ_SDWA_DWORD                             0x6\n#define SQ_XNACK_MASK_LO                          0x68\n#define SQ_XNACK_MASK_HI                          0x69\n#define SQ_TBUFFER_LOAD_FORMAT_X                  0x0\n#define SQ_TBUFFER_LOAD_FORMAT_XY                 0x1\n#define SQ_TBUFFER_LOAD_FORMAT_XYZ                0x2\n#define SQ_TBUFFER_LOAD_FORMAT_XYZW               0x3\n#define SQ_TBUFFER_STORE_FORMAT_X                 0x4\n#define SQ_TBUFFER_STORE_FORMAT_XY                0x5\n#define SQ_TBUFFER_STORE_FORMAT_XYZ               0x6\n#define SQ_TBUFFER_STORE_FORMAT_XYZW              0x7\n#define SQ_TBUFFER_LOAD_FORMAT_D16_X              0x8\n#define SQ_TBUFFER_LOAD_FORMAT_D16_XY             0x9\n#define SQ_TBUFFER_LOAD_FORMAT_D16_XYZ            0xa\n#define SQ_TBUFFER_LOAD_FORMAT_D16_XYZW           0xb\n#define SQ_TBUFFER_STORE_FORMAT_D16_X             0xc\n#define SQ_TBUFFER_STORE_FORMAT_D16_XY            0xd\n#define SQ_TBUFFER_STORE_FORMAT_D16_XYZ           0xe\n#define SQ_TBUFFER_STORE_FORMAT_D16_XYZW          0xf\n#define SQ_CHAN_X                                 0x0\n#define SQ_CHAN_Y                                 0x1\n#define SQ_CHAN_Z                                 0x2\n#define SQ_CHAN_W                                 0x3\n#define SQ_V_NOP                                  0x0\n#define SQ_V_MOV_B32                              0x1\n#define SQ_V_READFIRSTLANE_B32                    0x2\n#define SQ_V_CVT_I32_F64                          0x3\n#define SQ_V_CVT_F64_I32                          0x4\n#define SQ_V_CVT_F32_I32                          0x5\n#define SQ_V_CVT_F32_U32                          0x6\n#define SQ_V_CVT_U32_F32                          0x7\n#define SQ_V_CVT_I32_F32                          0x8\n#define SQ_V_MOV_FED_B32                          0x9\n#define SQ_V_CVT_F16_F32                          0xa\n#define SQ_V_CVT_F32_F16                          0xb\n#define SQ_V_CVT_RPI_I32_F32                      0xc\n#define SQ_V_CVT_FLR_I32_F32                      0xd\n#define SQ_V_CVT_OFF_F32_I4                       0xe\n#define SQ_V_CVT_F32_F64                          0xf\n#define SQ_V_CVT_F64_F32                          0x10\n#define SQ_V_CVT_F32_UBYTE0                       0x11\n#define SQ_V_CVT_F32_UBYTE1                       0x12\n#define SQ_V_CVT_F32_UBYTE2                       0x13\n#define SQ_V_CVT_F32_UBYTE3                       0x14\n#define SQ_V_CVT_U32_F64                          0x15\n#define SQ_V_CVT_F64_U32                          0x16\n#define SQ_V_TRUNC_F64                            0x17\n#define SQ_V_CEIL_F64                             0x18\n#define SQ_V_RNDNE_F64                            0x19\n#define SQ_V_FLOOR_F64                            0x1a\n#define SQ_V_FRACT_F32                            0x1b\n#define SQ_V_TRUNC_F32                            0x1c\n#define SQ_V_CEIL_F32                             0x1d\n#define SQ_V_RNDNE_F32                            0x1e\n#define SQ_V_FLOOR_F32                            0x1f\n#define SQ_V_EXP_F32                              0x20\n#define SQ_V_LOG_F32                              0x21\n#define SQ_V_RCP_F32                              0x22\n#define SQ_V_RCP_IFLAG_F32                        0x23\n#define SQ_V_RSQ_F32                              0x24\n#define SQ_V_RCP_F64                              0x25\n#define SQ_V_RSQ_F64                              0x26\n#define SQ_V_SQRT_F32                             0x27\n#define SQ_V_SQRT_F64                             0x28\n#define SQ_V_SIN_F32                              0x29\n#define SQ_V_COS_F32                              0x2a\n#define SQ_V_NOT_B32                              0x2b\n#define SQ_V_BFREV_B32                            0x2c\n#define SQ_V_FFBH_U32                             0x2d\n#define SQ_V_FFBL_B32                             0x2e\n#define SQ_V_FFBH_I32                             0x2f\n#define SQ_V_FREXP_EXP_I32_F64                    0x30\n#define SQ_V_FREXP_MANT_F64                       0x31\n#define SQ_V_FRACT_F64                            0x32\n#define SQ_V_FREXP_EXP_I32_F32                    0x33\n#define SQ_V_FREXP_MANT_F32                       0x34\n#define SQ_V_CLREXCP                              0x35\n#define SQ_V_MOVRELD_B32                          0x36\n#define SQ_V_MOVRELS_B32                          0x37\n#define SQ_V_MOVRELSD_B32                         0x38\n#define SQ_V_CVT_F16_U16                          0x39\n#define SQ_V_CVT_F16_I16                          0x3a\n#define SQ_V_CVT_U16_F16                          0x3b\n#define SQ_V_CVT_I16_F16                          0x3c\n#define SQ_V_RCP_F16                              0x3d\n#define SQ_V_SQRT_F16                             0x3e\n#define SQ_V_RSQ_F16                              0x3f\n#define SQ_V_LOG_F16                              0x40\n#define SQ_V_EXP_F16                              0x41\n#define SQ_V_FREXP_MANT_F16                       0x42\n#define SQ_V_FREXP_EXP_I16_F16                    0x43\n#define SQ_V_FLOOR_F16                            0x44\n#define SQ_V_CEIL_F16                             0x45\n#define SQ_V_TRUNC_F16                            0x46\n#define SQ_V_RNDNE_F16                            0x47\n#define SQ_V_FRACT_F16                            0x48\n#define SQ_V_SIN_F16                              0x49\n#define SQ_V_COS_F16                              0x4a\n#define SQ_V_EXP_LEGACY_F32                       0x4b\n#define SQ_V_LOG_LEGACY_F32                       0x4c\n#define SQ_V_CVT_NORM_I16_F16                     0x4d\n#define SQ_V_CVT_NORM_U16_F16                     0x4e\n#define SQ_SRC_SDWA                               0xf9\n#define SQ_V_OPC_OFFSET                           0x0\n#define SQ_V_OP2_OFFSET                           0x100\n#define SQ_V_OP1_OFFSET                           0x140\n#define SQ_V_INTRP_OFFSET                         0x270\n#define SQ_V_INTERP_P1_F32                        0x0\n#define SQ_V_INTERP_P2_F32                        0x1\n#define SQ_V_INTERP_MOV_F32                       0x2\n#define SQ_S_NOP                                  0x0\n#define SQ_S_ENDPGM                               0x1\n#define SQ_S_BRANCH                               0x2\n#define SQ_S_WAKEUP                               0x3\n#define SQ_S_CBRANCH_SCC0                         0x4\n#define SQ_S_CBRANCH_SCC1                         0x5\n#define SQ_S_CBRANCH_VCCZ                         0x6\n#define SQ_S_CBRANCH_VCCNZ                        0x7\n#define SQ_S_CBRANCH_EXECZ                        0x8\n#define SQ_S_CBRANCH_EXECNZ                       0x9\n#define SQ_S_BARRIER                              0xa\n#define SQ_S_SETKILL                              0xb\n#define SQ_S_WAITCNT                              0xc\n#define SQ_S_SETHALT                              0xd\n#define SQ_S_SLEEP                                0xe\n#define SQ_S_SETPRIO                              0xf\n#define SQ_S_SENDMSG                              0x10\n#define SQ_S_SENDMSGHALT                          0x11\n#define SQ_S_TRAP                                 0x12\n#define SQ_S_ICACHE_INV                           0x13\n#define SQ_S_INCPERFLEVEL                         0x14\n#define SQ_S_DECPERFLEVEL                         0x15\n#define SQ_S_TTRACEDATA                           0x16\n#define SQ_S_CBRANCH_CDBGSYS                      0x17\n#define SQ_S_CBRANCH_CDBGUSER                     0x18\n#define SQ_S_CBRANCH_CDBGSYS_OR_USER              0x19\n#define SQ_S_CBRANCH_CDBGSYS_AND_USER             0x1a\n#define SQ_S_ENDPGM_SAVED                         0x1b\n#define SQ_S_SET_GPR_IDX_OFF                      0x1c\n#define SQ_S_SET_GPR_IDX_MODE                     0x1d\n#define SQ_SRC_DPP                                0xfa\n#define SQ_SRC_LITERAL                            0xff\n#define SQ_VCC_LO                                 0x6a\n#define SQ_VCC_HI                                 0x6b\n#define SQ_PARAM_P10                              0x0\n#define SQ_PARAM_P20                              0x1\n#define SQ_PARAM_P0                               0x2\n#define SQ_SRC_LDS_DIRECT                         0xfe\n#define SQ_V_CNDMASK_B32                          0x0\n#define SQ_V_ADD_F32                              0x1\n#define SQ_V_SUB_F32                              0x2\n#define SQ_V_SUBREV_F32                           0x3\n#define SQ_V_MUL_LEGACY_F32                       0x4\n#define SQ_V_MUL_F32                              0x5\n#define SQ_V_MUL_I32_I24                          0x6\n#define SQ_V_MUL_HI_I32_I24                       0x7\n#define SQ_V_MUL_U32_U24                          0x8\n#define SQ_V_MUL_HI_U32_U24                       0x9\n#define SQ_V_MIN_F32                              0xa\n#define SQ_V_MAX_F32                              0xb\n#define SQ_V_MIN_I32                              0xc\n#define SQ_V_MAX_I32                              0xd\n#define SQ_V_MIN_U32                              0xe\n#define SQ_V_MAX_U32                              0xf\n#define SQ_V_LSHRREV_B32                          0x10\n#define SQ_V_ASHRREV_I32                          0x11\n#define SQ_V_LSHLREV_B32                          0x12\n#define SQ_V_AND_B32                              0x13\n#define SQ_V_OR_B32                               0x14\n#define SQ_V_XOR_B32                              0x15\n#define SQ_V_MAC_F32                              0x16\n#define SQ_V_MADMK_F32                            0x17\n#define SQ_V_MADAK_F32                            0x18\n#define SQ_V_ADD_U32                              0x19\n#define SQ_V_SUB_U32                              0x1a\n#define SQ_V_SUBREV_U32                           0x1b\n#define SQ_V_ADDC_U32                             0x1c\n#define SQ_V_SUBB_U32                             0x1d\n#define SQ_V_SUBBREV_U32                          0x1e\n#define SQ_V_ADD_F16                              0x1f\n#define SQ_V_SUB_F16                              0x20\n#define SQ_V_SUBREV_F16                           0x21\n#define SQ_V_MUL_F16                              0x22\n#define SQ_V_MAC_F16                              0x23\n#define SQ_V_MADMK_F16                            0x24\n#define SQ_V_MADAK_F16                            0x25\n#define SQ_V_ADD_U16                              0x26\n#define SQ_V_SUB_U16                              0x27\n#define SQ_V_SUBREV_U16                           0x28\n#define SQ_V_MUL_LO_U16                           0x29\n#define SQ_V_LSHLREV_B16                          0x2a\n#define SQ_V_LSHRREV_B16                          0x2b\n#define SQ_V_ASHRREV_I16                          0x2c\n#define SQ_V_MAX_F16                              0x2d\n#define SQ_V_MIN_F16                              0x2e\n#define SQ_V_MAX_U16                              0x2f\n#define SQ_V_MAX_I16                              0x30\n#define SQ_V_MIN_U16                              0x31\n#define SQ_V_MIN_I16                              0x32\n#define SQ_V_LDEXP_F16                            0x33\n#define SQ_FLAT_LOAD_UBYTE                        0x10\n#define SQ_FLAT_LOAD_SBYTE                        0x11\n#define SQ_FLAT_LOAD_USHORT                       0x12\n#define SQ_FLAT_LOAD_SSHORT                       0x13\n#define SQ_FLAT_LOAD_DWORD                        0x14\n#define SQ_FLAT_LOAD_DWORDX2                      0x15\n#define SQ_FLAT_LOAD_DWORDX3                      0x16\n#define SQ_FLAT_LOAD_DWORDX4                      0x17\n#define SQ_FLAT_STORE_BYTE                        0x18\n#define SQ_FLAT_STORE_SHORT                       0x1a\n#define SQ_FLAT_STORE_DWORD                       0x1c\n#define SQ_FLAT_STORE_DWORDX2                     0x1d\n#define SQ_FLAT_STORE_DWORDX3                     0x1e\n#define SQ_FLAT_STORE_DWORDX4                     0x1f\n#define SQ_FLAT_ATOMIC_SWAP                       0x40\n#define SQ_FLAT_ATOMIC_CMPSWAP                    0x41\n#define SQ_FLAT_ATOMIC_ADD                        0x42\n#define SQ_FLAT_ATOMIC_SUB                        0x43\n#define SQ_FLAT_ATOMIC_SMIN                       0x44\n#define SQ_FLAT_ATOMIC_UMIN                       0x45\n#define SQ_FLAT_ATOMIC_SMAX                       0x46\n#define SQ_FLAT_ATOMIC_UMAX                       0x47\n#define SQ_FLAT_ATOMIC_AND                        0x48\n#define SQ_FLAT_ATOMIC_OR                         0x49\n#define SQ_FLAT_ATOMIC_XOR                        0x4a\n#define SQ_FLAT_ATOMIC_INC                        0x4b\n#define SQ_FLAT_ATOMIC_DEC                        0x4c\n#define SQ_FLAT_ATOMIC_SWAP_X2                    0x60\n#define SQ_FLAT_ATOMIC_CMPSWAP_X2                 0x61\n#define SQ_FLAT_ATOMIC_ADD_X2                     0x62\n#define SQ_FLAT_ATOMIC_SUB_X2                     0x63\n#define SQ_FLAT_ATOMIC_SMIN_X2                    0x64\n#define SQ_FLAT_ATOMIC_UMIN_X2                    0x65\n#define SQ_FLAT_ATOMIC_SMAX_X2                    0x66\n#define SQ_FLAT_ATOMIC_UMAX_X2                    0x67\n#define SQ_FLAT_ATOMIC_AND_X2                     0x68\n#define SQ_FLAT_ATOMIC_OR_X2                      0x69\n#define SQ_FLAT_ATOMIC_XOR_X2                     0x6a\n#define SQ_FLAT_ATOMIC_INC_X2                     0x6b\n#define SQ_FLAT_ATOMIC_DEC_X2                     0x6c\n#define SQ_S_CMP_EQ_I32                           0x0\n#define SQ_S_CMP_LG_I32                           0x1\n#define SQ_S_CMP_GT_I32                           0x2\n#define SQ_S_CMP_GE_I32                           0x3\n#define SQ_S_CMP_LT_I32                           0x4\n#define SQ_S_CMP_LE_I32                           0x5\n#define SQ_S_CMP_EQ_U32                           0x6\n#define SQ_S_CMP_LG_U32                           0x7\n#define SQ_S_CMP_GT_U32                           0x8\n#define SQ_S_CMP_GE_U32                           0x9\n#define SQ_S_CMP_LT_U32                           0xa\n#define SQ_S_CMP_LE_U32                           0xb\n#define SQ_S_BITCMP0_B32                          0xc\n#define SQ_S_BITCMP1_B32                          0xd\n#define SQ_S_BITCMP0_B64                          0xe\n#define SQ_S_BITCMP1_B64                          0xf\n#define SQ_S_SETVSKIP                             0x10\n#define SQ_S_SET_GPR_IDX_ON                       0x11\n#define SQ_S_CMP_EQ_U64                           0x12\n#define SQ_S_CMP_LG_U64                           0x13\n#define SQ_M0                                     0x7c\n#define SQ_V_MAD_LEGACY_F32                       0x1c0\n#define SQ_V_MAD_F32                              0x1c1\n#define SQ_V_MAD_I32_I24                          0x1c2\n#define SQ_V_MAD_U32_U24                          0x1c3\n#define SQ_V_CUBEID_F32                           0x1c4\n#define SQ_V_CUBESC_F32                           0x1c5\n#define SQ_V_CUBETC_F32                           0x1c6\n#define SQ_V_CUBEMA_F32                           0x1c7\n#define SQ_V_BFE_U32                              0x1c8\n#define SQ_V_BFE_I32                              0x1c9\n#define SQ_V_BFI_B32                              0x1ca\n#define SQ_V_FMA_F32                              0x1cb\n#define SQ_V_FMA_F64                              0x1cc\n#define SQ_V_LERP_U8                              0x1cd\n#define SQ_V_ALIGNBIT_B32                         0x1ce\n#define SQ_V_ALIGNBYTE_B32                        0x1cf\n#define SQ_V_MIN3_F32                             0x1d0\n#define SQ_V_MIN3_I32                             0x1d1\n#define SQ_V_MIN3_U32                             0x1d2\n#define SQ_V_MAX3_F32                             0x1d3\n#define SQ_V_MAX3_I32                             0x1d4\n#define SQ_V_MAX3_U32                             0x1d5\n#define SQ_V_MED3_F32                             0x1d6\n#define SQ_V_MED3_I32                             0x1d7\n#define SQ_V_MED3_U32                             0x1d8\n#define SQ_V_SAD_U8                               0x1d9\n#define SQ_V_SAD_HI_U8                            0x1da\n#define SQ_V_SAD_U16                              0x1db\n#define SQ_V_SAD_U32                              0x1dc\n#define SQ_V_CVT_PK_U8_F32                        0x1dd\n#define SQ_V_DIV_FIXUP_F32                        0x1de\n#define SQ_V_DIV_FIXUP_F64                        0x1df\n#define SQ_V_DIV_SCALE_F32                        0x1e0\n#define SQ_V_DIV_SCALE_F64                        0x1e1\n#define SQ_V_DIV_FMAS_F32                         0x1e2\n#define SQ_V_DIV_FMAS_F64                         0x1e3\n#define SQ_V_MSAD_U8                              0x1e4\n#define SQ_V_QSAD_PK_U16_U8                       0x1e5\n#define SQ_V_MQSAD_PK_U16_U8                      0x1e6\n#define SQ_V_MQSAD_U32_U8                         0x1e7\n#define SQ_V_MAD_U64_U32                          0x1e8\n#define SQ_V_MAD_I64_I32                          0x1e9\n#define SQ_V_MAD_F16                              0x1ea\n#define SQ_V_MAD_U16                              0x1eb\n#define SQ_V_MAD_I16                              0x1ec\n#define SQ_V_PERM_B32                             0x1ed\n#define SQ_V_FMA_F16                              0x1ee\n#define SQ_V_DIV_FIXUP_F16                        0x1ef\n#define SQ_V_CVT_PKACCUM_U8_F32                   0x1f0\n#define SQ_V_INTERP_P1LL_F16                      0x274\n#define SQ_V_INTERP_P1LV_F16                      0x275\n#define SQ_V_INTERP_P2_F16                        0x276\n#define SQ_V_ADD_F64                              0x280\n#define SQ_V_MUL_F64                              0x281\n#define SQ_V_MIN_F64                              0x282\n#define SQ_V_MAX_F64                              0x283\n#define SQ_V_LDEXP_F64                            0x284\n#define SQ_V_MUL_LO_U32                           0x285\n#define SQ_V_MUL_HI_U32                           0x286\n#define SQ_V_MUL_HI_I32                           0x287\n#define SQ_V_LDEXP_F32                            0x288\n#define SQ_V_READLANE_B32                         0x289\n#define SQ_V_WRITELANE_B32                        0x28a\n#define SQ_V_BCNT_U32_B32                         0x28b\n#define SQ_V_MBCNT_LO_U32_B32                     0x28c\n#define SQ_V_MBCNT_HI_U32_B32                     0x28d\n#define SQ_V_MAC_LEGACY_F32                       0x28e\n#define SQ_V_LSHLREV_B64                          0x28f\n#define SQ_V_LSHRREV_B64                          0x290\n#define SQ_V_ASHRREV_I64                          0x291\n#define SQ_V_TRIG_PREOP_F64                       0x292\n#define SQ_V_BFM_B32                              0x293\n#define SQ_V_CVT_PKNORM_I16_F32                   0x294\n#define SQ_V_CVT_PKNORM_U16_F32                   0x295\n#define SQ_V_CVT_PKRTZ_F16_F32                    0x296\n#define SQ_V_CVT_PK_U16_U32                       0x297\n#define SQ_V_CVT_PK_I16_I32                       0x298\n#define SQ_V_CVT_PKNORM_I16_F16                   0x299\n#define SQ_V_CVT_PKNORM_U16_F16                   0x29a\n#define SQ_VCC_ALL                                0x0\n#define SQ_SRC_EXECZ                              0xfc\n#define SQ_FLAT_SCRATCH_LO                        0x66\n#define SQ_FLAT_SCRATCH_HI                        0x67\n#define SQ_SYSMSG_OP_ECC_ERR_INTERRUPT            0x1\n#define SQ_SYSMSG_OP_REG_RD                       0x2\n#define SQ_SYSMSG_OP_HOST_TRAP_ACK                0x3\n#define SQ_SYSMSG_OP_TTRACE_PC                    0x4\n#define SQ_HW_REG_MODE                            0x1\n#define SQ_HW_REG_STATUS                          0x2\n#define SQ_HW_REG_TRAPSTS                         0x3\n#define SQ_HW_REG_HW_ID                           0x4\n#define SQ_HW_REG_GPR_ALLOC                       0x5\n#define SQ_HW_REG_LDS_ALLOC                       0x6\n#define SQ_HW_REG_IB_STS                          0x7\n#define SQ_HW_REG_PC_LO                           0x8\n#define SQ_HW_REG_PC_HI                           0x9\n#define SQ_HW_REG_INST_DW0                        0xa\n#define SQ_HW_REG_INST_DW1                        0xb\n#define SQ_HW_REG_IB_DBG0                         0xc\n#define SQ_HW_REG_IB_DBG1                         0xd\n#define SQ_DPP_BOUND_OFF                          0x0\n#define SQ_DPP_BOUND_ZERO                         0x1\n#define SQ_R1                                     0x1\n#define SQ_R2                                     0x2\n#define SQ_R3                                     0x3\n#define SQ_R4                                     0x4\n#define SQ_R5                                     0x5\n#define SQ_R6                                     0x6\n#define SQ_R7                                     0x7\n#define SQ_R8                                     0x8\n#define SQ_R9                                     0x9\n#define SQ_R10                                    0xa\n#define SQ_R11                                    0xb\n#define SQ_R12                                    0xc\n#define SQ_R13                                    0xd\n#define SQ_R14                                    0xe\n#define SQ_R15                                    0xf\n#define SQ_S_ADD_U32                              0x0\n#define SQ_S_SUB_U32                              0x1\n#define SQ_S_ADD_I32                              0x2\n#define SQ_S_SUB_I32                              0x3\n#define SQ_S_ADDC_U32                             0x4\n#define SQ_S_SUBB_U32                             0x5\n#define SQ_S_MIN_I32                              0x6\n#define SQ_S_MIN_U32                              0x7\n#define SQ_S_MAX_I32                              0x8\n#define SQ_S_MAX_U32                              0x9\n#define SQ_S_CSELECT_B32                          0xa\n#define SQ_S_CSELECT_B64                          0xb\n#define SQ_S_AND_B32                              0xc\n#define SQ_S_AND_B64                              0xd\n#define SQ_S_OR_B32                               0xe\n#define SQ_S_OR_B64                               0xf\n#define SQ_S_XOR_B32                              0x10\n#define SQ_S_XOR_B64                              0x11\n#define SQ_S_ANDN2_B32                            0x12\n#define SQ_S_ANDN2_B64                            0x13\n#define SQ_S_ORN2_B32                             0x14\n#define SQ_S_ORN2_B64                             0x15\n#define SQ_S_NAND_B32                             0x16\n#define SQ_S_NAND_B64                             0x17\n#define SQ_S_NOR_B32                              0x18\n#define SQ_S_NOR_B64                              0x19\n#define SQ_S_XNOR_B32                             0x1a\n#define SQ_S_XNOR_B64                             0x1b\n#define SQ_S_LSHL_B32                             0x1c\n#define SQ_S_LSHL_B64                             0x1d\n#define SQ_S_LSHR_B32                             0x1e\n#define SQ_S_LSHR_B64                             0x1f\n#define SQ_S_ASHR_I32                             0x20\n#define SQ_S_ASHR_I64                             0x21\n#define SQ_S_BFM_B32                              0x22\n#define SQ_S_BFM_B64                              0x23\n#define SQ_S_MUL_I32                              0x24\n#define SQ_S_BFE_U32                              0x25\n#define SQ_S_BFE_I32                              0x26\n#define SQ_S_BFE_U64                              0x27\n#define SQ_S_BFE_I64                              0x28\n#define SQ_S_CBRANCH_G_FORK                       0x29\n#define SQ_S_ABSDIFF_I32                          0x2a\n#define SQ_S_RFE_RESTORE_B64                      0x2b\n#define SQ_MSG_INTERRUPT                          0x1\n#define SQ_MSG_GS                                 0x2\n#define SQ_MSG_GS_DONE                            0x3\n#define SQ_MSG_SAVEWAVE                           0x4\n#define SQ_MSG_SYSMSG                             0xf\ntypedef enum SX_BLEND_OPT {\n\tBLEND_OPT_PRESERVE_NONE_IGNORE_ALL               = 0x0,\n\tBLEND_OPT_PRESERVE_ALL_IGNORE_NONE               = 0x1,\n\tBLEND_OPT_PRESERVE_C1_IGNORE_C0                  = 0x2,\n\tBLEND_OPT_PRESERVE_C0_IGNORE_C1                  = 0x3,\n\tBLEND_OPT_PRESERVE_A1_IGNORE_A0                  = 0x4,\n\tBLEND_OPT_PRESERVE_A0_IGNORE_A1                  = 0x5,\n\tBLEND_OPT_PRESERVE_NONE_IGNORE_A0                = 0x6,\n\tBLEND_OPT_PRESERVE_NONE_IGNORE_NONE              = 0x7,\n} SX_BLEND_OPT;\ntypedef enum SX_OPT_COMB_FCN {\n\tOPT_COMB_NONE                                    = 0x0,\n\tOPT_COMB_ADD                                     = 0x1,\n\tOPT_COMB_SUBTRACT                                = 0x2,\n\tOPT_COMB_MIN                                     = 0x3,\n\tOPT_COMB_MAX                                     = 0x4,\n\tOPT_COMB_REVSUBTRACT                             = 0x5,\n\tOPT_COMB_BLEND_DISABLED                          = 0x6,\n\tOPT_COMB_SAFE_ADD                                = 0x7,\n} SX_OPT_COMB_FCN;\ntypedef enum SX_DOWNCONVERT_FORMAT {\n\tSX_RT_EXPORT_NO_CONVERSION                       = 0x0,\n\tSX_RT_EXPORT_32_R                                = 0x1,\n\tSX_RT_EXPORT_32_A                                = 0x2,\n\tSX_RT_EXPORT_10_11_11                            = 0x3,\n\tSX_RT_EXPORT_2_10_10_10                          = 0x4,\n\tSX_RT_EXPORT_8_8_8_8                             = 0x5,\n\tSX_RT_EXPORT_5_6_5                               = 0x6,\n\tSX_RT_EXPORT_1_5_5_5                             = 0x7,\n\tSX_RT_EXPORT_4_4_4_4                             = 0x8,\n\tSX_RT_EXPORT_16_16_GR                            = 0x9,\n\tSX_RT_EXPORT_16_16_AR                            = 0xa,\n} SX_DOWNCONVERT_FORMAT;\ntypedef enum TEX_BORDER_COLOR_TYPE {\n\tTEX_BorderColor_TransparentBlack                 = 0x0,\n\tTEX_BorderColor_OpaqueBlack                      = 0x1,\n\tTEX_BorderColor_OpaqueWhite                      = 0x2,\n\tTEX_BorderColor_Register                         = 0x3,\n} TEX_BORDER_COLOR_TYPE;\ntypedef enum TEX_CHROMA_KEY {\n\tTEX_ChromaKey_Disabled                           = 0x0,\n\tTEX_ChromaKey_Kill                               = 0x1,\n\tTEX_ChromaKey_Blend                              = 0x2,\n\tTEX_ChromaKey_RESERVED_3                         = 0x3,\n} TEX_CHROMA_KEY;\ntypedef enum TEX_CLAMP {\n\tTEX_Clamp_Repeat                                 = 0x0,\n\tTEX_Clamp_Mirror                                 = 0x1,\n\tTEX_Clamp_ClampToLast                            = 0x2,\n\tTEX_Clamp_MirrorOnceToLast                       = 0x3,\n\tTEX_Clamp_ClampHalfToBorder                      = 0x4,\n\tTEX_Clamp_MirrorOnceHalfToBorder                 = 0x5,\n\tTEX_Clamp_ClampToBorder                          = 0x6,\n\tTEX_Clamp_MirrorOnceToBorder                     = 0x7,\n} TEX_CLAMP;\ntypedef enum TEX_COORD_TYPE {\n\tTEX_CoordType_Unnormalized                       = 0x0,\n\tTEX_CoordType_Normalized                         = 0x1,\n} TEX_COORD_TYPE;\ntypedef enum TEX_DEPTH_COMPARE_FUNCTION {\n\tTEX_DepthCompareFunction_Never                   = 0x0,\n\tTEX_DepthCompareFunction_Less                    = 0x1,\n\tTEX_DepthCompareFunction_Equal                   = 0x2,\n\tTEX_DepthCompareFunction_LessEqual               = 0x3,\n\tTEX_DepthCompareFunction_Greater                 = 0x4,\n\tTEX_DepthCompareFunction_NotEqual                = 0x5,\n\tTEX_DepthCompareFunction_GreaterEqual            = 0x6,\n\tTEX_DepthCompareFunction_Always                  = 0x7,\n} TEX_DEPTH_COMPARE_FUNCTION;\ntypedef enum TEX_DIM {\n\tTEX_Dim_1D                                       = 0x0,\n\tTEX_Dim_2D                                       = 0x1,\n\tTEX_Dim_3D                                       = 0x2,\n\tTEX_Dim_CubeMap                                  = 0x3,\n\tTEX_Dim_1DArray                                  = 0x4,\n\tTEX_Dim_2DArray                                  = 0x5,\n\tTEX_Dim_2D_MSAA                                  = 0x6,\n\tTEX_Dim_2DArray_MSAA                             = 0x7,\n} TEX_DIM;\ntypedef enum TEX_FORMAT_COMP {\n\tTEX_FormatComp_Unsigned                          = 0x0,\n\tTEX_FormatComp_Signed                            = 0x1,\n\tTEX_FormatComp_UnsignedBiased                    = 0x2,\n\tTEX_FormatComp_RESERVED_3                        = 0x3,\n} TEX_FORMAT_COMP;\ntypedef enum TEX_MAX_ANISO_RATIO {\n\tTEX_MaxAnisoRatio_1to1                           = 0x0,\n\tTEX_MaxAnisoRatio_2to1                           = 0x1,\n\tTEX_MaxAnisoRatio_4to1                           = 0x2,\n\tTEX_MaxAnisoRatio_8to1                           = 0x3,\n\tTEX_MaxAnisoRatio_16to1                          = 0x4,\n\tTEX_MaxAnisoRatio_RESERVED_5                     = 0x5,\n\tTEX_MaxAnisoRatio_RESERVED_6                     = 0x6,\n\tTEX_MaxAnisoRatio_RESERVED_7                     = 0x7,\n} TEX_MAX_ANISO_RATIO;\ntypedef enum TEX_MIP_FILTER {\n\tTEX_MipFilter_None                               = 0x0,\n\tTEX_MipFilter_Point                              = 0x1,\n\tTEX_MipFilter_Linear                             = 0x2,\n\tTEX_MipFilter_Point_Aniso_Adj                    = 0x3,\n} TEX_MIP_FILTER;\ntypedef enum TEX_REQUEST_SIZE {\n\tTEX_RequestSize_32B                              = 0x0,\n\tTEX_RequestSize_64B                              = 0x1,\n\tTEX_RequestSize_128B                             = 0x2,\n\tTEX_RequestSize_2X64B                            = 0x3,\n} TEX_REQUEST_SIZE;\ntypedef enum TEX_SAMPLER_TYPE {\n\tTEX_SamplerType_Invalid                          = 0x0,\n\tTEX_SamplerType_Valid                            = 0x1,\n} TEX_SAMPLER_TYPE;\ntypedef enum TEX_XY_FILTER {\n\tTEX_XYFilter_Point                               = 0x0,\n\tTEX_XYFilter_Linear                              = 0x1,\n\tTEX_XYFilter_AnisoPoint                          = 0x2,\n\tTEX_XYFilter_AnisoLinear                         = 0x3,\n} TEX_XY_FILTER;\ntypedef enum TEX_Z_FILTER {\n\tTEX_ZFilter_None                                 = 0x0,\n\tTEX_ZFilter_Point                                = 0x1,\n\tTEX_ZFilter_Linear                               = 0x2,\n\tTEX_ZFilter_RESERVED_3                           = 0x3,\n} TEX_Z_FILTER;\ntypedef enum VTX_CLAMP {\n\tVTX_Clamp_ClampToZero                            = 0x0,\n\tVTX_Clamp_ClampToNAN                             = 0x1,\n} VTX_CLAMP;\ntypedef enum VTX_FETCH_TYPE {\n\tVTX_FetchType_VertexData                         = 0x0,\n\tVTX_FetchType_InstanceData                       = 0x1,\n\tVTX_FetchType_NoIndexOffset                      = 0x2,\n\tVTX_FetchType_RESERVED_3                         = 0x3,\n} VTX_FETCH_TYPE;\ntypedef enum VTX_FORMAT_COMP_ALL {\n\tVTX_FormatCompAll_Unsigned                       = 0x0,\n\tVTX_FormatCompAll_Signed                         = 0x1,\n} VTX_FORMAT_COMP_ALL;\ntypedef enum VTX_MEM_REQUEST_SIZE {\n\tVTX_MemRequestSize_32B                           = 0x0,\n\tVTX_MemRequestSize_64B                           = 0x1,\n} VTX_MEM_REQUEST_SIZE;\ntypedef enum TVX_DATA_FORMAT {\n\tTVX_FMT_INVALID                                  = 0x0,\n\tTVX_FMT_8                                        = 0x1,\n\tTVX_FMT_4_4                                      = 0x2,\n\tTVX_FMT_3_3_2                                    = 0x3,\n\tTVX_FMT_RESERVED_4                               = 0x4,\n\tTVX_FMT_16                                       = 0x5,\n\tTVX_FMT_16_FLOAT                                 = 0x6,\n\tTVX_FMT_8_8                                      = 0x7,\n\tTVX_FMT_5_6_5                                    = 0x8,\n\tTVX_FMT_6_5_5                                    = 0x9,\n\tTVX_FMT_1_5_5_5                                  = 0xa,\n\tTVX_FMT_4_4_4_4                                  = 0xb,\n\tTVX_FMT_5_5_5_1                                  = 0xc,\n\tTVX_FMT_32                                       = 0xd,\n\tTVX_FMT_32_FLOAT                                 = 0xe,\n\tTVX_FMT_16_16                                    = 0xf,\n\tTVX_FMT_16_16_FLOAT                              = 0x10,\n\tTVX_FMT_8_24                                     = 0x11,\n\tTVX_FMT_8_24_FLOAT                               = 0x12,\n\tTVX_FMT_24_8                                     = 0x13,\n\tTVX_FMT_24_8_FLOAT                               = 0x14,\n\tTVX_FMT_10_11_11                                 = 0x15,\n\tTVX_FMT_10_11_11_FLOAT                           = 0x16,\n\tTVX_FMT_11_11_10                                 = 0x17,\n\tTVX_FMT_11_11_10_FLOAT                           = 0x18,\n\tTVX_FMT_2_10_10_10                               = 0x19,\n\tTVX_FMT_8_8_8_8                                  = 0x1a,\n\tTVX_FMT_10_10_10_2                               = 0x1b,\n\tTVX_FMT_X24_8_32_FLOAT                           = 0x1c,\n\tTVX_FMT_32_32                                    = 0x1d,\n\tTVX_FMT_32_32_FLOAT                              = 0x1e,\n\tTVX_FMT_16_16_16_16                              = 0x1f,\n\tTVX_FMT_16_16_16_16_FLOAT                        = 0x20,\n\tTVX_FMT_RESERVED_33                              = 0x21,\n\tTVX_FMT_32_32_32_32                              = 0x22,\n\tTVX_FMT_32_32_32_32_FLOAT                        = 0x23,\n\tTVX_FMT_RESERVED_36                              = 0x24,\n\tTVX_FMT_1                                        = 0x25,\n\tTVX_FMT_1_REVERSED                               = 0x26,\n\tTVX_FMT_GB_GR                                    = 0x27,\n\tTVX_FMT_BG_RG                                    = 0x28,\n\tTVX_FMT_32_AS_8                                  = 0x29,\n\tTVX_FMT_32_AS_8_8                                = 0x2a,\n\tTVX_FMT_5_9_9_9_SHAREDEXP                        = 0x2b,\n\tTVX_FMT_8_8_8                                    = 0x2c,\n\tTVX_FMT_16_16_16                                 = 0x2d,\n\tTVX_FMT_16_16_16_FLOAT                           = 0x2e,\n\tTVX_FMT_32_32_32                                 = 0x2f,\n\tTVX_FMT_32_32_32_FLOAT                           = 0x30,\n\tTVX_FMT_BC1                                      = 0x31,\n\tTVX_FMT_BC2                                      = 0x32,\n\tTVX_FMT_BC3                                      = 0x33,\n\tTVX_FMT_BC4                                      = 0x34,\n\tTVX_FMT_BC5                                      = 0x35,\n\tTVX_FMT_APC0                                     = 0x36,\n\tTVX_FMT_APC1                                     = 0x37,\n\tTVX_FMT_APC2                                     = 0x38,\n\tTVX_FMT_APC3                                     = 0x39,\n\tTVX_FMT_APC4                                     = 0x3a,\n\tTVX_FMT_APC5                                     = 0x3b,\n\tTVX_FMT_APC6                                     = 0x3c,\n\tTVX_FMT_APC7                                     = 0x3d,\n\tTVX_FMT_CTX1                                     = 0x3e,\n\tTVX_FMT_RESERVED_63                              = 0x3f,\n} TVX_DATA_FORMAT;\ntypedef enum TVX_DST_SEL {\n\tTVX_DstSel_X                                     = 0x0,\n\tTVX_DstSel_Y                                     = 0x1,\n\tTVX_DstSel_Z                                     = 0x2,\n\tTVX_DstSel_W                                     = 0x3,\n\tTVX_DstSel_0f                                    = 0x4,\n\tTVX_DstSel_1f                                    = 0x5,\n\tTVX_DstSel_RESERVED_6                            = 0x6,\n\tTVX_DstSel_Mask                                  = 0x7,\n} TVX_DST_SEL;\ntypedef enum TVX_ENDIAN_SWAP {\n\tTVX_EndianSwap_None                              = 0x0,\n\tTVX_EndianSwap_8in16                             = 0x1,\n\tTVX_EndianSwap_8in32                             = 0x2,\n\tTVX_EndianSwap_8in64                             = 0x3,\n} TVX_ENDIAN_SWAP;\ntypedef enum TVX_INST {\n\tTVX_Inst_NormalVertexFetch                       = 0x0,\n\tTVX_Inst_SemanticVertexFetch                     = 0x1,\n\tTVX_Inst_RESERVED_2                              = 0x2,\n\tTVX_Inst_LD                                      = 0x3,\n\tTVX_Inst_GetTextureResInfo                       = 0x4,\n\tTVX_Inst_GetNumberOfSamples                      = 0x5,\n\tTVX_Inst_GetLOD                                  = 0x6,\n\tTVX_Inst_GetGradientsH                           = 0x7,\n\tTVX_Inst_GetGradientsV                           = 0x8,\n\tTVX_Inst_SetTextureOffsets                       = 0x9,\n\tTVX_Inst_KeepGradients                           = 0xa,\n\tTVX_Inst_SetGradientsH                           = 0xb,\n\tTVX_Inst_SetGradientsV                           = 0xc,\n\tTVX_Inst_Pass                                    = 0xd,\n\tTVX_Inst_GetBufferResInfo                        = 0xe,\n\tTVX_Inst_RESERVED_15                             = 0xf,\n\tTVX_Inst_Sample                                  = 0x10,\n\tTVX_Inst_Sample_L                                = 0x11,\n\tTVX_Inst_Sample_LB                               = 0x12,\n\tTVX_Inst_Sample_LZ                               = 0x13,\n\tTVX_Inst_Sample_G                                = 0x14,\n\tTVX_Inst_Gather4                                 = 0x15,\n\tTVX_Inst_Sample_G_LB                             = 0x16,\n\tTVX_Inst_Gather4_O                               = 0x17,\n\tTVX_Inst_Sample_C                                = 0x18,\n\tTVX_Inst_Sample_C_L                              = 0x19,\n\tTVX_Inst_Sample_C_LB                             = 0x1a,\n\tTVX_Inst_Sample_C_LZ                             = 0x1b,\n\tTVX_Inst_Sample_C_G                              = 0x1c,\n\tTVX_Inst_Gather4_C                               = 0x1d,\n\tTVX_Inst_Sample_C_G_LB                           = 0x1e,\n\tTVX_Inst_Gather4_C_O                             = 0x1f,\n} TVX_INST;\ntypedef enum TVX_NUM_FORMAT_ALL {\n\tTVX_NumFormatAll_Norm                            = 0x0,\n\tTVX_NumFormatAll_Int                             = 0x1,\n\tTVX_NumFormatAll_Scaled                          = 0x2,\n\tTVX_NumFormatAll_RESERVED_3                      = 0x3,\n} TVX_NUM_FORMAT_ALL;\ntypedef enum TVX_SRC_SEL {\n\tTVX_SrcSel_X                                     = 0x0,\n\tTVX_SrcSel_Y                                     = 0x1,\n\tTVX_SrcSel_Z                                     = 0x2,\n\tTVX_SrcSel_W                                     = 0x3,\n\tTVX_SrcSel_0f                                    = 0x4,\n\tTVX_SrcSel_1f                                    = 0x5,\n} TVX_SRC_SEL;\ntypedef enum TVX_SRF_MODE_ALL {\n\tTVX_SRFModeAll_ZCMO                              = 0x0,\n\tTVX_SRFModeAll_NZ                                = 0x1,\n} TVX_SRF_MODE_ALL;\ntypedef enum TVX_TYPE {\n\tTVX_Type_InvalidTextureResource                  = 0x0,\n\tTVX_Type_InvalidVertexBuffer                     = 0x1,\n\tTVX_Type_ValidTextureResource                    = 0x2,\n\tTVX_Type_ValidVertexBuffer                       = 0x3,\n} TVX_TYPE;\ntypedef enum TC_OP_MASKS {\n\tTC_OP_MASK_FLUSH_DENROM                          = 0x8,\n\tTC_OP_MASK_64                                    = 0x20,\n\tTC_OP_MASK_NO_RTN                                = 0x40,\n} TC_OP_MASKS;\ntypedef enum TC_OP {\n\tTC_OP_READ                                       = 0x0,\n\tTC_OP_ATOMIC_FCMPSWAP_RTN_32                     = 0x1,\n\tTC_OP_ATOMIC_FMIN_RTN_32                         = 0x2,\n\tTC_OP_ATOMIC_FMAX_RTN_32                         = 0x3,\n\tTC_OP_RESERVED_FOP_RTN_32_0                      = 0x4,\n\tTC_OP_RESERVED_FOP_RTN_32_1                      = 0x5,\n\tTC_OP_RESERVED_FOP_RTN_32_2                      = 0x6,\n\tTC_OP_ATOMIC_SWAP_RTN_32                         = 0x7,\n\tTC_OP_ATOMIC_CMPSWAP_RTN_32                      = 0x8,\n\tTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_RTN_32        = 0x9,\n\tTC_OP_ATOMIC_FMIN_FLUSH_DENORM_RTN_32            = 0xa,\n\tTC_OP_ATOMIC_FMAX_FLUSH_DENORM_RTN_32            = 0xb,\n\tTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_32_0         = 0xc,\n\tTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_32_1         = 0xd,\n\tTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_32_2         = 0xe,\n\tTC_OP_ATOMIC_ADD_RTN_32                          = 0xf,\n\tTC_OP_ATOMIC_SUB_RTN_32                          = 0x10,\n\tTC_OP_ATOMIC_SMIN_RTN_32                         = 0x11,\n\tTC_OP_ATOMIC_UMIN_RTN_32                         = 0x12,\n\tTC_OP_ATOMIC_SMAX_RTN_32                         = 0x13,\n\tTC_OP_ATOMIC_UMAX_RTN_32                         = 0x14,\n\tTC_OP_ATOMIC_AND_RTN_32                          = 0x15,\n\tTC_OP_ATOMIC_OR_RTN_32                           = 0x16,\n\tTC_OP_ATOMIC_XOR_RTN_32                          = 0x17,\n\tTC_OP_ATOMIC_INC_RTN_32                          = 0x18,\n\tTC_OP_ATOMIC_DEC_RTN_32                          = 0x19,\n\tTC_OP_WBINVL1_VOL                                = 0x1a,\n\tTC_OP_WBINVL1_SD                                 = 0x1b,\n\tTC_OP_RESERVED_NON_FLOAT_RTN_32_0                = 0x1c,\n\tTC_OP_RESERVED_NON_FLOAT_RTN_32_1                = 0x1d,\n\tTC_OP_RESERVED_NON_FLOAT_RTN_32_2                = 0x1e,\n\tTC_OP_RESERVED_NON_FLOAT_RTN_32_3                = 0x1f,\n\tTC_OP_WRITE                                      = 0x20,\n\tTC_OP_ATOMIC_FCMPSWAP_RTN_64                     = 0x21,\n\tTC_OP_ATOMIC_FMIN_RTN_64                         = 0x22,\n\tTC_OP_ATOMIC_FMAX_RTN_64                         = 0x23,\n\tTC_OP_RESERVED_FOP_RTN_64_0                      = 0x24,\n\tTC_OP_RESERVED_FOP_RTN_64_1                      = 0x25,\n\tTC_OP_RESERVED_FOP_RTN_64_2                      = 0x26,\n\tTC_OP_ATOMIC_SWAP_RTN_64                         = 0x27,\n\tTC_OP_ATOMIC_CMPSWAP_RTN_64                      = 0x28,\n\tTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_RTN_64        = 0x29,\n\tTC_OP_ATOMIC_FMIN_FLUSH_DENORM_RTN_64            = 0x2a,\n\tTC_OP_ATOMIC_FMAX_FLUSH_DENORM_RTN_64            = 0x2b,\n\tTC_OP_WBINVL2_SD                                 = 0x2c,\n\tTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_64_0         = 0x2d,\n\tTC_OP_RESERVED_FOP_FLUSH_DENORM_RTN_64_1         = 0x2e,\n\tTC_OP_ATOMIC_ADD_RTN_64                          = 0x2f,\n\tTC_OP_ATOMIC_SUB_RTN_64                          = 0x30,\n\tTC_OP_ATOMIC_SMIN_RTN_64                         = 0x31,\n\tTC_OP_ATOMIC_UMIN_RTN_64                         = 0x32,\n\tTC_OP_ATOMIC_SMAX_RTN_64                         = 0x33,\n\tTC_OP_ATOMIC_UMAX_RTN_64                         = 0x34,\n\tTC_OP_ATOMIC_AND_RTN_64                          = 0x35,\n\tTC_OP_ATOMIC_OR_RTN_64                           = 0x36,\n\tTC_OP_ATOMIC_XOR_RTN_64                          = 0x37,\n\tTC_OP_ATOMIC_INC_RTN_64                          = 0x38,\n\tTC_OP_ATOMIC_DEC_RTN_64                          = 0x39,\n\tTC_OP_WBL2_NC                                    = 0x3a,\n\tTC_OP_RESERVED_NON_FLOAT_RTN_64_0                = 0x3b,\n\tTC_OP_RESERVED_NON_FLOAT_RTN_64_1                = 0x3c,\n\tTC_OP_RESERVED_NON_FLOAT_RTN_64_2                = 0x3d,\n\tTC_OP_RESERVED_NON_FLOAT_RTN_64_3                = 0x3e,\n\tTC_OP_RESERVED_NON_FLOAT_RTN_64_4                = 0x3f,\n\tTC_OP_WBINVL1                                    = 0x40,\n\tTC_OP_ATOMIC_FCMPSWAP_32                         = 0x41,\n\tTC_OP_ATOMIC_FMIN_32                             = 0x42,\n\tTC_OP_ATOMIC_FMAX_32                             = 0x43,\n\tTC_OP_RESERVED_FOP_32_0                          = 0x44,\n\tTC_OP_RESERVED_FOP_32_1                          = 0x45,\n\tTC_OP_RESERVED_FOP_32_2                          = 0x46,\n\tTC_OP_ATOMIC_SWAP_32                             = 0x47,\n\tTC_OP_ATOMIC_CMPSWAP_32                          = 0x48,\n\tTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_32            = 0x49,\n\tTC_OP_ATOMIC_FMIN_FLUSH_DENORM_32                = 0x4a,\n\tTC_OP_ATOMIC_FMAX_FLUSH_DENORM_32                = 0x4b,\n\tTC_OP_RESERVED_FOP_FLUSH_DENORM_32_0             = 0x4c,\n\tTC_OP_RESERVED_FOP_FLUSH_DENORM_32_1             = 0x4d,\n\tTC_OP_RESERVED_FOP_FLUSH_DENORM_32_2             = 0x4e,\n\tTC_OP_ATOMIC_ADD_32                              = 0x4f,\n\tTC_OP_ATOMIC_SUB_32                              = 0x50,\n\tTC_OP_ATOMIC_SMIN_32                             = 0x51,\n\tTC_OP_ATOMIC_UMIN_32                             = 0x52,\n\tTC_OP_ATOMIC_SMAX_32                             = 0x53,\n\tTC_OP_ATOMIC_UMAX_32                             = 0x54,\n\tTC_OP_ATOMIC_AND_32                              = 0x55,\n\tTC_OP_ATOMIC_OR_32                               = 0x56,\n\tTC_OP_ATOMIC_XOR_32                              = 0x57,\n\tTC_OP_ATOMIC_INC_32                              = 0x58,\n\tTC_OP_ATOMIC_DEC_32                              = 0x59,\n\tTC_OP_INVL2_NC                                   = 0x5a,\n\tTC_OP_RESERVED_NON_FLOAT_32_0                    = 0x5b,\n\tTC_OP_RESERVED_NON_FLOAT_32_1                    = 0x5c,\n\tTC_OP_RESERVED_NON_FLOAT_32_2                    = 0x5d,\n\tTC_OP_RESERVED_NON_FLOAT_32_3                    = 0x5e,\n\tTC_OP_RESERVED_NON_FLOAT_32_4                    = 0x5f,\n\tTC_OP_WBINVL2                                    = 0x60,\n\tTC_OP_ATOMIC_FCMPSWAP_64                         = 0x61,\n\tTC_OP_ATOMIC_FMIN_64                             = 0x62,\n\tTC_OP_ATOMIC_FMAX_64                             = 0x63,\n\tTC_OP_RESERVED_FOP_64_0                          = 0x64,\n\tTC_OP_RESERVED_FOP_64_1                          = 0x65,\n\tTC_OP_RESERVED_FOP_64_2                          = 0x66,\n\tTC_OP_ATOMIC_SWAP_64                             = 0x67,\n\tTC_OP_ATOMIC_CMPSWAP_64                          = 0x68,\n\tTC_OP_ATOMIC_FCMPSWAP_FLUSH_DENORM_64            = 0x69,\n\tTC_OP_ATOMIC_FMIN_FLUSH_DENORM_64                = 0x6a,\n\tTC_OP_ATOMIC_FMAX_FLUSH_DENORM_64                = 0x6b,\n\tTC_OP_RESERVED_FOP_FLUSH_DENORM_64_0             = 0x6c,\n\tTC_OP_RESERVED_FOP_FLUSH_DENORM_64_1             = 0x6d,\n\tTC_OP_RESERVED_FOP_FLUSH_DENORM_64_2             = 0x6e,\n\tTC_OP_ATOMIC_ADD_64                              = 0x6f,\n\tTC_OP_ATOMIC_SUB_64                              = 0x70,\n\tTC_OP_ATOMIC_SMIN_64                             = 0x71,\n\tTC_OP_ATOMIC_UMIN_64                             = 0x72,\n\tTC_OP_ATOMIC_SMAX_64                             = 0x73,\n\tTC_OP_ATOMIC_UMAX_64                             = 0x74,\n\tTC_OP_ATOMIC_AND_64                              = 0x75,\n\tTC_OP_ATOMIC_OR_64                               = 0x76,\n\tTC_OP_ATOMIC_XOR_64                              = 0x77,\n\tTC_OP_ATOMIC_INC_64                              = 0x78,\n\tTC_OP_ATOMIC_DEC_64                              = 0x79,\n\tTC_OP_WBINVL2_NC                                 = 0x7a,\n\tTC_OP_RESERVED_NON_FLOAT_64_0                    = 0x7b,\n\tTC_OP_RESERVED_NON_FLOAT_64_1                    = 0x7c,\n\tTC_OP_RESERVED_NON_FLOAT_64_2                    = 0x7d,\n\tTC_OP_RESERVED_NON_FLOAT_64_3                    = 0x7e,\n\tTC_OP_RESERVED_NON_FLOAT_64_4                    = 0x7f,\n} TC_OP;\ntypedef enum TC_CHUB_REQ_CREDITS_ENUM {\n\tTC_CHUB_REQ_CREDITS                              = 0x10,\n} TC_CHUB_REQ_CREDITS_ENUM;\ntypedef enum CHUB_TC_RET_CREDITS_ENUM {\n\tCHUB_TC_RET_CREDITS                              = 0x20,\n} CHUB_TC_RET_CREDITS_ENUM;\ntypedef enum TC_NACKS {\n\tTC_NACK_NO_FAULT                                 = 0x0,\n\tTC_NACK_PAGE_FAULT                               = 0x1,\n\tTC_NACK_PROTECTION_FAULT                         = 0x2,\n\tTC_NACK_DATA_ERROR                               = 0x3,\n} TC_NACKS;\ntypedef enum TCC_PERF_SEL {\n\tTCC_PERF_SEL_NONE                                = 0x0,\n\tTCC_PERF_SEL_CYCLE                               = 0x1,\n\tTCC_PERF_SEL_BUSY                                = 0x2,\n\tTCC_PERF_SEL_REQ                                 = 0x3,\n\tTCC_PERF_SEL_STREAMING_REQ                       = 0x4,\n\tTCC_PERF_SEL_EXE_REQ                             = 0x5,\n\tTCC_PERF_SEL_COMPRESSED_REQ                      = 0x6,\n\tTCC_PERF_SEL_COMPRESSED_0_REQ                    = 0x7,\n\tTCC_PERF_SEL_METADATA_REQ                        = 0x8,\n\tTCC_PERF_SEL_NC_VIRTUAL_REQ                      = 0x9,\n\tTCC_PERF_SEL_NC_PHYSICAL_REQ                     = 0xa,\n\tTCC_PERF_SEL_UC_VIRTUAL_REQ                      = 0xb,\n\tTCC_PERF_SEL_UC_PHYSICAL_REQ                     = 0xc,\n\tTCC_PERF_SEL_CC_PHYSICAL_REQ                     = 0xd,\n\tTCC_PERF_SEL_PROBE                               = 0xe,\n\tTCC_PERF_SEL_READ                                = 0xf,\n\tTCC_PERF_SEL_WRITE                               = 0x10,\n\tTCC_PERF_SEL_ATOMIC                              = 0x11,\n\tTCC_PERF_SEL_HIT                                 = 0x12,\n\tTCC_PERF_SEL_MISS                                = 0x13,\n\tTCC_PERF_SEL_DEWRITE_ALLOCATE_HIT                = 0x14,\n\tTCC_PERF_SEL_FULLY_WRITTEN_HIT                   = 0x15,\n\tTCC_PERF_SEL_WRITEBACK                           = 0x16,\n\tTCC_PERF_SEL_LATENCY_FIFO_FULL                   = 0x17,\n\tTCC_PERF_SEL_SRC_FIFO_FULL                       = 0x18,\n\tTCC_PERF_SEL_HOLE_FIFO_FULL                      = 0x19,\n\tTCC_PERF_SEL_MC_WRREQ                            = 0x1a,\n\tTCC_PERF_SEL_MC_WRREQ_UNCACHED                   = 0x1b,\n\tTCC_PERF_SEL_MC_WRREQ_STALL                      = 0x1c,\n\tTCC_PERF_SEL_MC_WRREQ_CREDIT_STALL               = 0x1d,\n\tTCC_PERF_SEL_MC_WRREQ_MC_HALT_STALL              = 0x1e,\n\tTCC_PERF_SEL_TOO_MANY_MC_WRREQS_STALL            = 0x1f,\n\tTCC_PERF_SEL_MC_WRREQ_LEVEL                      = 0x20,\n\tTCC_PERF_SEL_MC_ATOMIC                           = 0x21,\n\tTCC_PERF_SEL_MC_ATOMIC_LEVEL                     = 0x22,\n\tTCC_PERF_SEL_MC_RDREQ                            = 0x23,\n\tTCC_PERF_SEL_MC_RDREQ_UNCACHED                   = 0x24,\n\tTCC_PERF_SEL_MC_RDREQ_MDC                        = 0x25,\n\tTCC_PERF_SEL_MC_RDREQ_COMPRESSED                 = 0x26,\n\tTCC_PERF_SEL_MC_RDREQ_CREDIT_STALL               = 0x27,\n\tTCC_PERF_SEL_MC_RDREQ_MC_HALT_STALL              = 0x28,\n\tTCC_PERF_SEL_MC_RDREQ_LEVEL                      = 0x29,\n\tTCC_PERF_SEL_TAG_STALL                           = 0x2a,\n\tTCC_PERF_SEL_TAG_WRITEBACK_FIFO_FULL_STALL       = 0x2b,\n\tTCC_PERF_SEL_TAG_MISS_NOTHING_REPLACEABLE_STALL  = 0x2c,\n\tTCC_PERF_SEL_TAG_UNCACHED_WRITE_ATOMIC_FIFO_FULL_STALL= 0x2d,\n\tTCC_PERF_SEL_TAG_NO_UNCACHED_WRITE_ATOMIC_ENTRIES_STALL= 0x2e,\n\tTCC_PERF_SEL_TAG_PROBE_STALL                     = 0x2f,\n\tTCC_PERF_SEL_TAG_PROBE_FILTER_STALL              = 0x30,\n\tTCC_PERF_SEL_READ_RETURN_TIMEOUT                 = 0x31,\n\tTCC_PERF_SEL_WRITEBACK_READ_TIMEOUT              = 0x32,\n\tTCC_PERF_SEL_READ_RETURN_FULL_BUBBLE             = 0x33,\n\tTCC_PERF_SEL_BUBBLE                              = 0x34,\n\tTCC_PERF_SEL_RETURN_ACK                          = 0x35,\n\tTCC_PERF_SEL_RETURN_DATA                         = 0x36,\n\tTCC_PERF_SEL_RETURN_HOLE                         = 0x37,\n\tTCC_PERF_SEL_RETURN_ACK_HOLE                     = 0x38,\n\tTCC_PERF_SEL_IB_REQ                              = 0x39,\n\tTCC_PERF_SEL_IB_STALL                            = 0x3a,\n\tTCC_PERF_SEL_IB_TAG_STALL                        = 0x3b,\n\tTCC_PERF_SEL_IB_MDC_STALL                        = 0x3c,\n\tTCC_PERF_SEL_TCA_LEVEL                           = 0x3d,\n\tTCC_PERF_SEL_HOLE_LEVEL                          = 0x3e,\n\tTCC_PERF_SEL_MC_RDRET_NACK                       = 0x3f,\n\tTCC_PERF_SEL_MC_WRRET_NACK                       = 0x40,\n\tTCC_PERF_SEL_NORMAL_WRITEBACK                    = 0x41,\n\tTCC_PERF_SEL_TC_OP_WBL2_NC_WRITEBACK             = 0x42,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_WRITEBACK             = 0x43,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_NC_WRITEBACK          = 0x44,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_SD_WRITEBACK          = 0x45,\n\tTCC_PERF_SEL_ALL_TC_OP_WB_WRITEBACK              = 0x46,\n\tTCC_PERF_SEL_NORMAL_EVICT                        = 0x47,\n\tTCC_PERF_SEL_TC_OP_WBL2_NC_EVICT                 = 0x48,\n\tTCC_PERF_SEL_TC_OP_INVL2_NC_EVICT                = 0x49,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_EVICT                 = 0x4a,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_NC_EVICT              = 0x4b,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_SD_EVICT              = 0x4c,\n\tTCC_PERF_SEL_ALL_TC_OP_INV_EVICT                 = 0x4d,\n\tTCC_PERF_SEL_PROBE_EVICT                         = 0x4e,\n\tTCC_PERF_SEL_TC_OP_WBL2_NC_CYCLE                 = 0x4f,\n\tTCC_PERF_SEL_TC_OP_INVL2_NC_CYCLE                = 0x50,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_CYCLE                 = 0x51,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_NC_CYCLE              = 0x52,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_SD_CYCLE              = 0x53,\n\tTCC_PERF_SEL_ALL_TC_OP_WB_OR_INV_CYCLE           = 0x54,\n\tTCC_PERF_SEL_TC_OP_WBL2_NC_START                 = 0x55,\n\tTCC_PERF_SEL_TC_OP_INVL2_NC_START                = 0x56,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_START                 = 0x57,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_NC_START              = 0x58,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_SD_START              = 0x59,\n\tTCC_PERF_SEL_ALL_TC_OP_WB_OR_INV_START           = 0x5a,\n\tTCC_PERF_SEL_TC_OP_WBL2_NC_FINISH                = 0x5b,\n\tTCC_PERF_SEL_TC_OP_INVL2_NC_FINISH               = 0x5c,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_FINISH                = 0x5d,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_NC_FINISH             = 0x5e,\n\tTCC_PERF_SEL_TC_OP_WBINVL2_SD_FINISH             = 0x5f,\n\tTCC_PERF_SEL_ALL_TC_OP_WB_OR_INV_FINISH          = 0x60,\n\tTCC_PERF_SEL_MDC_REQ                             = 0x61,\n\tTCC_PERF_SEL_MDC_LEVEL                           = 0x62,\n\tTCC_PERF_SEL_MDC_TAG_HIT                         = 0x63,\n\tTCC_PERF_SEL_MDC_SECTOR_HIT                      = 0x64,\n\tTCC_PERF_SEL_MDC_SECTOR_MISS                     = 0x65,\n\tTCC_PERF_SEL_MDC_TAG_STALL                       = 0x66,\n\tTCC_PERF_SEL_MDC_TAG_REPLACEMENT_LINE_IN_USE_STALL= 0x67,\n\tTCC_PERF_SEL_MDC_TAG_DESECTORIZATION_FIFO_FULL_STALL= 0x68,\n\tTCC_PERF_SEL_MDC_TAG_WAITING_FOR_INVALIDATE_COMPLETION_STALL= 0x69,\n\tTCC_PERF_SEL_PROBE_FILTER_DISABLE_TRANSITION     = 0x6a,\n\tTCC_PERF_SEL_PROBE_FILTER_DISABLED               = 0x6b,\n\tTCC_PERF_SEL_CLIENT0_REQ                         = 0x80,\n\tTCC_PERF_SEL_CLIENT1_REQ                         = 0x81,\n\tTCC_PERF_SEL_CLIENT2_REQ                         = 0x82,\n\tTCC_PERF_SEL_CLIENT3_REQ                         = 0x83,\n\tTCC_PERF_SEL_CLIENT4_REQ                         = 0x84,\n\tTCC_PERF_SEL_CLIENT5_REQ                         = 0x85,\n\tTCC_PERF_SEL_CLIENT6_REQ                         = 0x86,\n\tTCC_PERF_SEL_CLIENT7_REQ                         = 0x87,\n\tTCC_PERF_SEL_CLIENT8_REQ                         = 0x88,\n\tTCC_PERF_SEL_CLIENT9_REQ                         = 0x89,\n\tTCC_PERF_SEL_CLIENT10_REQ                        = 0x8a,\n\tTCC_PERF_SEL_CLIENT11_REQ                        = 0x8b,\n\tTCC_PERF_SEL_CLIENT12_REQ                        = 0x8c,\n\tTCC_PERF_SEL_CLIENT13_REQ                        = 0x8d,\n\tTCC_PERF_SEL_CLIENT14_REQ                        = 0x8e,\n\tTCC_PERF_SEL_CLIENT15_REQ                        = 0x8f,\n\tTCC_PERF_SEL_CLIENT16_REQ                        = 0x90,\n\tTCC_PERF_SEL_CLIENT17_REQ                        = 0x91,\n\tTCC_PERF_SEL_CLIENT18_REQ                        = 0x92,\n\tTCC_PERF_SEL_CLIENT19_REQ                        = 0x93,\n\tTCC_PERF_SEL_CLIENT20_REQ                        = 0x94,\n\tTCC_PERF_SEL_CLIENT21_REQ                        = 0x95,\n\tTCC_PERF_SEL_CLIENT22_REQ                        = 0x96,\n\tTCC_PERF_SEL_CLIENT23_REQ                        = 0x97,\n\tTCC_PERF_SEL_CLIENT24_REQ                        = 0x98,\n\tTCC_PERF_SEL_CLIENT25_REQ                        = 0x99,\n\tTCC_PERF_SEL_CLIENT26_REQ                        = 0x9a,\n\tTCC_PERF_SEL_CLIENT27_REQ                        = 0x9b,\n\tTCC_PERF_SEL_CLIENT28_REQ                        = 0x9c,\n\tTCC_PERF_SEL_CLIENT29_REQ                        = 0x9d,\n\tTCC_PERF_SEL_CLIENT30_REQ                        = 0x9e,\n\tTCC_PERF_SEL_CLIENT31_REQ                        = 0x9f,\n\tTCC_PERF_SEL_CLIENT32_REQ                        = 0xa0,\n\tTCC_PERF_SEL_CLIENT33_REQ                        = 0xa1,\n\tTCC_PERF_SEL_CLIENT34_REQ                        = 0xa2,\n\tTCC_PERF_SEL_CLIENT35_REQ                        = 0xa3,\n\tTCC_PERF_SEL_CLIENT36_REQ                        = 0xa4,\n\tTCC_PERF_SEL_CLIENT37_REQ                        = 0xa5,\n\tTCC_PERF_SEL_CLIENT38_REQ                        = 0xa6,\n\tTCC_PERF_SEL_CLIENT39_REQ                        = 0xa7,\n\tTCC_PERF_SEL_CLIENT40_REQ                        = 0xa8,\n\tTCC_PERF_SEL_CLIENT41_REQ                        = 0xa9,\n\tTCC_PERF_SEL_CLIENT42_REQ                        = 0xaa,\n\tTCC_PERF_SEL_CLIENT43_REQ                        = 0xab,\n\tTCC_PERF_SEL_CLIENT44_REQ                        = 0xac,\n\tTCC_PERF_SEL_CLIENT45_REQ                        = 0xad,\n\tTCC_PERF_SEL_CLIENT46_REQ                        = 0xae,\n\tTCC_PERF_SEL_CLIENT47_REQ                        = 0xaf,\n\tTCC_PERF_SEL_CLIENT48_REQ                        = 0xb0,\n\tTCC_PERF_SEL_CLIENT49_REQ                        = 0xb1,\n\tTCC_PERF_SEL_CLIENT50_REQ                        = 0xb2,\n\tTCC_PERF_SEL_CLIENT51_REQ                        = 0xb3,\n\tTCC_PERF_SEL_CLIENT52_REQ                        = 0xb4,\n\tTCC_PERF_SEL_CLIENT53_REQ                        = 0xb5,\n\tTCC_PERF_SEL_CLIENT54_REQ                        = 0xb6,\n\tTCC_PERF_SEL_CLIENT55_REQ                        = 0xb7,\n\tTCC_PERF_SEL_CLIENT56_REQ                        = 0xb8,\n\tTCC_PERF_SEL_CLIENT57_REQ                        = 0xb9,\n\tTCC_PERF_SEL_CLIENT58_REQ                        = 0xba,\n\tTCC_PERF_SEL_CLIENT59_REQ                        = 0xbb,\n\tTCC_PERF_SEL_CLIENT60_REQ                        = 0xbc,\n\tTCC_PERF_SEL_CLIENT61_REQ                        = 0xbd,\n\tTCC_PERF_SEL_CLIENT62_REQ                        = 0xbe,\n\tTCC_PERF_SEL_CLIENT63_REQ                        = 0xbf,\n\tTCC_PERF_SEL_CLIENT64_REQ                        = 0xc0,\n\tTCC_PERF_SEL_CLIENT65_REQ                        = 0xc1,\n\tTCC_PERF_SEL_CLIENT66_REQ                        = 0xc2,\n\tTCC_PERF_SEL_CLIENT67_REQ                        = 0xc3,\n\tTCC_PERF_SEL_CLIENT68_REQ                        = 0xc4,\n\tTCC_PERF_SEL_CLIENT69_REQ                        = 0xc5,\n\tTCC_PERF_SEL_CLIENT70_REQ                        = 0xc6,\n\tTCC_PERF_SEL_CLIENT71_REQ                        = 0xc7,\n\tTCC_PERF_SEL_CLIENT72_REQ                        = 0xc8,\n\tTCC_PERF_SEL_CLIENT73_REQ                        = 0xc9,\n\tTCC_PERF_SEL_CLIENT74_REQ                        = 0xca,\n\tTCC_PERF_SEL_CLIENT75_REQ                        = 0xcb,\n\tTCC_PERF_SEL_CLIENT76_REQ                        = 0xcc,\n\tTCC_PERF_SEL_CLIENT77_REQ                        = 0xcd,\n\tTCC_PERF_SEL_CLIENT78_REQ                        = 0xce,\n\tTCC_PERF_SEL_CLIENT79_REQ                        = 0xcf,\n\tTCC_PERF_SEL_CLIENT80_REQ                        = 0xd0,\n\tTCC_PERF_SEL_CLIENT81_REQ                        = 0xd1,\n\tTCC_PERF_SEL_CLIENT82_REQ                        = 0xd2,\n\tTCC_PERF_SEL_CLIENT83_REQ                        = 0xd3,\n\tTCC_PERF_SEL_CLIENT84_REQ                        = 0xd4,\n\tTCC_PERF_SEL_CLIENT85_REQ                        = 0xd5,\n\tTCC_PERF_SEL_CLIENT86_REQ                        = 0xd6,\n\tTCC_PERF_SEL_CLIENT87_REQ                        = 0xd7,\n\tTCC_PERF_SEL_CLIENT88_REQ                        = 0xd8,\n\tTCC_PERF_SEL_CLIENT89_REQ                        = 0xd9,\n\tTCC_PERF_SEL_CLIENT90_REQ                        = 0xda,\n\tTCC_PERF_SEL_CLIENT91_REQ                        = 0xdb,\n\tTCC_PERF_SEL_CLIENT92_REQ                        = 0xdc,\n\tTCC_PERF_SEL_CLIENT93_REQ                        = 0xdd,\n\tTCC_PERF_SEL_CLIENT94_REQ                        = 0xde,\n\tTCC_PERF_SEL_CLIENT95_REQ                        = 0xdf,\n\tTCC_PERF_SEL_CLIENT96_REQ                        = 0xe0,\n\tTCC_PERF_SEL_CLIENT97_REQ                        = 0xe1,\n\tTCC_PERF_SEL_CLIENT98_REQ                        = 0xe2,\n\tTCC_PERF_SEL_CLIENT99_REQ                        = 0xe3,\n\tTCC_PERF_SEL_CLIENT100_REQ                       = 0xe4,\n\tTCC_PERF_SEL_CLIENT101_REQ                       = 0xe5,\n\tTCC_PERF_SEL_CLIENT102_REQ                       = 0xe6,\n\tTCC_PERF_SEL_CLIENT103_REQ                       = 0xe7,\n\tTCC_PERF_SEL_CLIENT104_REQ                       = 0xe8,\n\tTCC_PERF_SEL_CLIENT105_REQ                       = 0xe9,\n\tTCC_PERF_SEL_CLIENT106_REQ                       = 0xea,\n\tTCC_PERF_SEL_CLIENT107_REQ                       = 0xeb,\n\tTCC_PERF_SEL_CLIENT108_REQ                       = 0xec,\n\tTCC_PERF_SEL_CLIENT109_REQ                       = 0xed,\n\tTCC_PERF_SEL_CLIENT110_REQ                       = 0xee,\n\tTCC_PERF_SEL_CLIENT111_REQ                       = 0xef,\n\tTCC_PERF_SEL_CLIENT112_REQ                       = 0xf0,\n\tTCC_PERF_SEL_CLIENT113_REQ                       = 0xf1,\n\tTCC_PERF_SEL_CLIENT114_REQ                       = 0xf2,\n\tTCC_PERF_SEL_CLIENT115_REQ                       = 0xf3,\n\tTCC_PERF_SEL_CLIENT116_REQ                       = 0xf4,\n\tTCC_PERF_SEL_CLIENT117_REQ                       = 0xf5,\n\tTCC_PERF_SEL_CLIENT118_REQ                       = 0xf6,\n\tTCC_PERF_SEL_CLIENT119_REQ                       = 0xf7,\n\tTCC_PERF_SEL_CLIENT120_REQ                       = 0xf8,\n\tTCC_PERF_SEL_CLIENT121_REQ                       = 0xf9,\n\tTCC_PERF_SEL_CLIENT122_REQ                       = 0xfa,\n\tTCC_PERF_SEL_CLIENT123_REQ                       = 0xfb,\n\tTCC_PERF_SEL_CLIENT124_REQ                       = 0xfc,\n\tTCC_PERF_SEL_CLIENT125_REQ                       = 0xfd,\n\tTCC_PERF_SEL_CLIENT126_REQ                       = 0xfe,\n\tTCC_PERF_SEL_CLIENT127_REQ                       = 0xff,\n} TCC_PERF_SEL;\ntypedef enum TCA_PERF_SEL {\n\tTCA_PERF_SEL_NONE                                = 0x0,\n\tTCA_PERF_SEL_CYCLE                               = 0x1,\n\tTCA_PERF_SEL_BUSY                                = 0x2,\n\tTCA_PERF_SEL_FORCED_HOLE_TCC0                    = 0x3,\n\tTCA_PERF_SEL_FORCED_HOLE_TCC1                    = 0x4,\n\tTCA_PERF_SEL_FORCED_HOLE_TCC2                    = 0x5,\n\tTCA_PERF_SEL_FORCED_HOLE_TCC3                    = 0x6,\n\tTCA_PERF_SEL_FORCED_HOLE_TCC4                    = 0x7,\n\tTCA_PERF_SEL_FORCED_HOLE_TCC5                    = 0x8,\n\tTCA_PERF_SEL_FORCED_HOLE_TCC6                    = 0x9,\n\tTCA_PERF_SEL_FORCED_HOLE_TCC7                    = 0xa,\n\tTCA_PERF_SEL_REQ_TCC0                            = 0xb,\n\tTCA_PERF_SEL_REQ_TCC1                            = 0xc,\n\tTCA_PERF_SEL_REQ_TCC2                            = 0xd,\n\tTCA_PERF_SEL_REQ_TCC3                            = 0xe,\n\tTCA_PERF_SEL_REQ_TCC4                            = 0xf,\n\tTCA_PERF_SEL_REQ_TCC5                            = 0x10,\n\tTCA_PERF_SEL_REQ_TCC6                            = 0x11,\n\tTCA_PERF_SEL_REQ_TCC7                            = 0x12,\n\tTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC0            = 0x13,\n\tTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC1            = 0x14,\n\tTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC2            = 0x15,\n\tTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC3            = 0x16,\n\tTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC4            = 0x17,\n\tTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC5            = 0x18,\n\tTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC6            = 0x19,\n\tTCA_PERF_SEL_CROSSBAR_DOUBLE_ARB_TCC7            = 0x1a,\n\tTCA_PERF_SEL_CROSSBAR_STALL_TCC0                 = 0x1b,\n\tTCA_PERF_SEL_CROSSBAR_STALL_TCC1                 = 0x1c,\n\tTCA_PERF_SEL_CROSSBAR_STALL_TCC2                 = 0x1d,\n\tTCA_PERF_SEL_CROSSBAR_STALL_TCC3                 = 0x1e,\n\tTCA_PERF_SEL_CROSSBAR_STALL_TCC4                 = 0x1f,\n\tTCA_PERF_SEL_CROSSBAR_STALL_TCC5                 = 0x20,\n\tTCA_PERF_SEL_CROSSBAR_STALL_TCC6                 = 0x21,\n\tTCA_PERF_SEL_CROSSBAR_STALL_TCC7                 = 0x22,\n} TCA_PERF_SEL;\ntypedef enum TA_TC_ADDR_MODES {\n\tTA_TC_ADDR_MODE_DEFAULT                          = 0x0,\n\tTA_TC_ADDR_MODE_COMP0                            = 0x1,\n\tTA_TC_ADDR_MODE_COMP1                            = 0x2,\n\tTA_TC_ADDR_MODE_COMP2                            = 0x3,\n\tTA_TC_ADDR_MODE_COMP3                            = 0x4,\n\tTA_TC_ADDR_MODE_UNALIGNED                        = 0x5,\n\tTA_TC_ADDR_MODE_BORDER_COLOR                     = 0x6,\n} TA_TC_ADDR_MODES;\ntypedef enum TA_PERFCOUNT_SEL {\n\tTA_PERF_SEL_NULL                                 = 0x0,\n\tTA_PERF_SEL_sh_fifo_busy                         = 0x1,\n\tTA_PERF_SEL_sh_fifo_cmd_busy                     = 0x2,\n\tTA_PERF_SEL_sh_fifo_addr_busy                    = 0x3,\n\tTA_PERF_SEL_sh_fifo_data_busy                    = 0x4,\n\tTA_PERF_SEL_sh_fifo_data_sfifo_busy              = 0x5,\n\tTA_PERF_SEL_sh_fifo_data_tfifo_busy              = 0x6,\n\tTA_PERF_SEL_gradient_busy                        = 0x7,\n\tTA_PERF_SEL_gradient_fifo_busy                   = 0x8,\n\tTA_PERF_SEL_lod_busy                             = 0x9,\n\tTA_PERF_SEL_lod_fifo_busy                        = 0xa,\n\tTA_PERF_SEL_addresser_busy                       = 0xb,\n\tTA_PERF_SEL_addresser_fifo_busy                  = 0xc,\n\tTA_PERF_SEL_aligner_busy                         = 0xd,\n\tTA_PERF_SEL_write_path_busy                      = 0xe,\n\tTA_PERF_SEL_ta_busy                              = 0xf,\n\tTA_PERF_SEL_sq_ta_cmd_cycles                     = 0x10,\n\tTA_PERF_SEL_sp_ta_addr_cycles                    = 0x11,\n\tTA_PERF_SEL_sp_ta_data_cycles                    = 0x12,\n\tTA_PERF_SEL_ta_fa_data_state_cycles              = 0x13,\n\tTA_PERF_SEL_sh_fifo_addr_waiting_on_cmd_cycles   = 0x14,\n\tTA_PERF_SEL_sh_fifo_cmd_waiting_on_addr_cycles   = 0x15,\n\tTA_PERF_SEL_sh_fifo_addr_starved_while_busy_cycles= 0x16,\n\tTA_PERF_SEL_sh_fifo_cmd_starved_while_busy_cycles= 0x17,\n\tTA_PERF_SEL_sh_fifo_data_waiting_on_data_state_cycles= 0x18,\n\tTA_PERF_SEL_sh_fifo_data_state_waiting_on_data_cycles= 0x19,\n\tTA_PERF_SEL_sh_fifo_data_starved_while_busy_cycles= 0x1a,\n\tTA_PERF_SEL_sh_fifo_data_state_starved_while_busy_cycles= 0x1b,\n\tTA_PERF_SEL_RESERVED_28                          = 0x1c,\n\tTA_PERF_SEL_RESERVED_29                          = 0x1d,\n\tTA_PERF_SEL_sh_fifo_addr_cycles                  = 0x1e,\n\tTA_PERF_SEL_sh_fifo_data_cycles                  = 0x1f,\n\tTA_PERF_SEL_total_wavefronts                     = 0x20,\n\tTA_PERF_SEL_gradient_cycles                      = 0x21,\n\tTA_PERF_SEL_walker_cycles                        = 0x22,\n\tTA_PERF_SEL_aligner_cycles                       = 0x23,\n\tTA_PERF_SEL_image_wavefronts                     = 0x24,\n\tTA_PERF_SEL_image_read_wavefronts                = 0x25,\n\tTA_PERF_SEL_image_write_wavefronts               = 0x26,\n\tTA_PERF_SEL_image_atomic_wavefronts              = 0x27,\n\tTA_PERF_SEL_image_total_cycles                   = 0x28,\n\tTA_PERF_SEL_RESERVED_41                          = 0x29,\n\tTA_PERF_SEL_RESERVED_42                          = 0x2a,\n\tTA_PERF_SEL_RESERVED_43                          = 0x2b,\n\tTA_PERF_SEL_buffer_wavefronts                    = 0x2c,\n\tTA_PERF_SEL_buffer_read_wavefronts               = 0x2d,\n\tTA_PERF_SEL_buffer_write_wavefronts              = 0x2e,\n\tTA_PERF_SEL_buffer_atomic_wavefronts             = 0x2f,\n\tTA_PERF_SEL_buffer_coalescable_wavefronts        = 0x30,\n\tTA_PERF_SEL_buffer_total_cycles                  = 0x31,\n\tTA_PERF_SEL_buffer_coalescable_addr_multicycled_cycles= 0x32,\n\tTA_PERF_SEL_buffer_coalescable_clamp_16kdword_multicycled_cycles= 0x33,\n\tTA_PERF_SEL_buffer_coalesced_read_cycles         = 0x34,\n\tTA_PERF_SEL_buffer_coalesced_write_cycles        = 0x35,\n\tTA_PERF_SEL_addr_stalled_by_tc_cycles            = 0x36,\n\tTA_PERF_SEL_addr_stalled_by_td_cycles            = 0x37,\n\tTA_PERF_SEL_data_stalled_by_tc_cycles            = 0x38,\n\tTA_PERF_SEL_addresser_stalled_by_aligner_only_cycles= 0x39,\n\tTA_PERF_SEL_addresser_stalled_cycles             = 0x3a,\n\tTA_PERF_SEL_aniso_stalled_by_addresser_only_cycles= 0x3b,\n\tTA_PERF_SEL_aniso_stalled_cycles                 = 0x3c,\n\tTA_PERF_SEL_deriv_stalled_by_aniso_only_cycles   = 0x3d,\n\tTA_PERF_SEL_deriv_stalled_cycles                 = 0x3e,\n\tTA_PERF_SEL_aniso_gt1_cycle_quads                = 0x3f,\n\tTA_PERF_SEL_color_1_cycle_pixels                 = 0x40,\n\tTA_PERF_SEL_color_2_cycle_pixels                 = 0x41,\n\tTA_PERF_SEL_color_3_cycle_pixels                 = 0x42,\n\tTA_PERF_SEL_color_4_cycle_pixels                 = 0x43,\n\tTA_PERF_SEL_mip_1_cycle_pixels                   = 0x44,\n\tTA_PERF_SEL_mip_2_cycle_pixels                   = 0x45,\n\tTA_PERF_SEL_vol_1_cycle_pixels                   = 0x46,\n\tTA_PERF_SEL_vol_2_cycle_pixels                   = 0x47,\n\tTA_PERF_SEL_bilin_point_1_cycle_pixels           = 0x48,\n\tTA_PERF_SEL_mipmap_lod_0_samples                 = 0x49,\n\tTA_PERF_SEL_mipmap_lod_1_samples                 = 0x4a,\n\tTA_PERF_SEL_mipmap_lod_2_samples                 = 0x4b,\n\tTA_PERF_SEL_mipmap_lod_3_samples                 = 0x4c,\n\tTA_PERF_SEL_mipmap_lod_4_samples                 = 0x4d,\n\tTA_PERF_SEL_mipmap_lod_5_samples                 = 0x4e,\n\tTA_PERF_SEL_mipmap_lod_6_samples                 = 0x4f,\n\tTA_PERF_SEL_mipmap_lod_7_samples                 = 0x50,\n\tTA_PERF_SEL_mipmap_lod_8_samples                 = 0x51,\n\tTA_PERF_SEL_mipmap_lod_9_samples                 = 0x52,\n\tTA_PERF_SEL_mipmap_lod_10_samples                = 0x53,\n\tTA_PERF_SEL_mipmap_lod_11_samples                = 0x54,\n\tTA_PERF_SEL_mipmap_lod_12_samples                = 0x55,\n\tTA_PERF_SEL_mipmap_lod_13_samples                = 0x56,\n\tTA_PERF_SEL_mipmap_lod_14_samples                = 0x57,\n\tTA_PERF_SEL_mipmap_invalid_samples               = 0x58,\n\tTA_PERF_SEL_aniso_1_cycle_quads                  = 0x59,\n\tTA_PERF_SEL_aniso_2_cycle_quads                  = 0x5a,\n\tTA_PERF_SEL_aniso_4_cycle_quads                  = 0x5b,\n\tTA_PERF_SEL_aniso_6_cycle_quads                  = 0x5c,\n\tTA_PERF_SEL_aniso_8_cycle_quads                  = 0x5d,\n\tTA_PERF_SEL_aniso_10_cycle_quads                 = 0x5e,\n\tTA_PERF_SEL_aniso_12_cycle_quads                 = 0x5f,\n\tTA_PERF_SEL_aniso_14_cycle_quads                 = 0x60,\n\tTA_PERF_SEL_aniso_16_cycle_quads                 = 0x61,\n\tTA_PERF_SEL_write_path_input_cycles              = 0x62,\n\tTA_PERF_SEL_write_path_output_cycles             = 0x63,\n\tTA_PERF_SEL_flat_wavefronts                      = 0x64,\n\tTA_PERF_SEL_flat_read_wavefronts                 = 0x65,\n\tTA_PERF_SEL_flat_write_wavefronts                = 0x66,\n\tTA_PERF_SEL_flat_atomic_wavefronts               = 0x67,\n\tTA_PERF_SEL_flat_coalesceable_wavefronts         = 0x68,\n\tTA_PERF_SEL_reg_sclk_vld                         = 0x69,\n\tTA_PERF_SEL_local_cg_dyn_sclk_grp0_en            = 0x6a,\n\tTA_PERF_SEL_local_cg_dyn_sclk_grp1_en            = 0x6b,\n\tTA_PERF_SEL_local_cg_dyn_sclk_grp1_mems_en       = 0x6c,\n\tTA_PERF_SEL_local_cg_dyn_sclk_grp4_en            = 0x6d,\n\tTA_PERF_SEL_local_cg_dyn_sclk_grp5_en            = 0x6e,\n\tTA_PERF_SEL_xnack_on_phase0                      = 0x6f,\n\tTA_PERF_SEL_xnack_on_phase1                      = 0x70,\n\tTA_PERF_SEL_xnack_on_phase2                      = 0x71,\n\tTA_PERF_SEL_xnack_on_phase3                      = 0x72,\n\tTA_PERF_SEL_first_xnack_on_phase0                = 0x73,\n\tTA_PERF_SEL_first_xnack_on_phase1                = 0x74,\n\tTA_PERF_SEL_first_xnack_on_phase2                = 0x75,\n\tTA_PERF_SEL_first_xnack_on_phase3                = 0x76,\n} TA_PERFCOUNT_SEL;\ntypedef enum TD_PERFCOUNT_SEL {\n\tTD_PERF_SEL_none                                 = 0x0,\n\tTD_PERF_SEL_td_busy                              = 0x1,\n\tTD_PERF_SEL_input_busy                           = 0x2,\n\tTD_PERF_SEL_output_busy                          = 0x3,\n\tTD_PERF_SEL_lerp_busy                            = 0x4,\n\tTD_PERF_SEL_reg_sclk_vld                         = 0x5,\n\tTD_PERF_SEL_local_cg_dyn_sclk_grp0_en            = 0x6,\n\tTD_PERF_SEL_local_cg_dyn_sclk_grp1_en            = 0x7,\n\tTD_PERF_SEL_local_cg_dyn_sclk_grp4_en            = 0x8,\n\tTD_PERF_SEL_local_cg_dyn_sclk_grp5_en            = 0x9,\n\tTD_PERF_SEL_tc_td_fifo_full                      = 0xa,\n\tTD_PERF_SEL_constant_state_full                  = 0xb,\n\tTD_PERF_SEL_sample_state_full                    = 0xc,\n\tTD_PERF_SEL_output_fifo_full                     = 0xd,\n\tTD_PERF_SEL_RESERVED_14                          = 0xe,\n\tTD_PERF_SEL_tc_stall                             = 0xf,\n\tTD_PERF_SEL_pc_stall                             = 0x10,\n\tTD_PERF_SEL_gds_stall                            = 0x11,\n\tTD_PERF_SEL_RESERVED_18                          = 0x12,\n\tTD_PERF_SEL_RESERVED_19                          = 0x13,\n\tTD_PERF_SEL_gather4_wavefront                    = 0x14,\n\tTD_PERF_SEL_sample_c_wavefront                   = 0x15,\n\tTD_PERF_SEL_load_wavefront                       = 0x16,\n\tTD_PERF_SEL_atomic_wavefront                     = 0x17,\n\tTD_PERF_SEL_store_wavefront                      = 0x18,\n\tTD_PERF_SEL_ldfptr_wavefront                     = 0x19,\n\tTD_PERF_SEL_RESERVED_26                          = 0x1a,\n\tTD_PERF_SEL_RESERVED_27                          = 0x1b,\n\tTD_PERF_SEL_d16_en_wavefront                     = 0x1c,\n\tTD_PERF_SEL_bicubic_filter_wavefront             = 0x1d,\n\tTD_PERF_SEL_bypass_filter_wavefront              = 0x1e,\n\tTD_PERF_SEL_min_max_filter_wavefront             = 0x1f,\n\tTD_PERF_SEL_coalescable_wavefront                = 0x20,\n\tTD_PERF_SEL_coalesced_phase                      = 0x21,\n\tTD_PERF_SEL_four_phase_wavefront                 = 0x22,\n\tTD_PERF_SEL_eight_phase_wavefront                = 0x23,\n\tTD_PERF_SEL_sixteen_phase_wavefront              = 0x24,\n\tTD_PERF_SEL_four_phase_forward_wavefront         = 0x25,\n\tTD_PERF_SEL_write_ack_wavefront                  = 0x26,\n\tTD_PERF_SEL_RESERVED_39                          = 0x27,\n\tTD_PERF_SEL_user_defined_border                  = 0x28,\n\tTD_PERF_SEL_white_border                         = 0x29,\n\tTD_PERF_SEL_opaque_black_border                  = 0x2a,\n\tTD_PERF_SEL_RESERVED_43                          = 0x2b,\n\tTD_PERF_SEL_RESERVED_44                          = 0x2c,\n\tTD_PERF_SEL_nack                                 = 0x2d,\n\tTD_PERF_SEL_td_sp_traffic                        = 0x2e,\n\tTD_PERF_SEL_consume_gds_traffic                  = 0x2f,\n\tTD_PERF_SEL_addresscmd_poison                    = 0x30,\n\tTD_PERF_SEL_data_poison                          = 0x31,\n\tTD_PERF_SEL_start_cycle_0                        = 0x32,\n\tTD_PERF_SEL_start_cycle_1                        = 0x33,\n\tTD_PERF_SEL_start_cycle_2                        = 0x34,\n\tTD_PERF_SEL_start_cycle_3                        = 0x35,\n\tTD_PERF_SEL_null_cycle_output                    = 0x36,\n\tTD_PERF_SEL_d16_data_packed                      = 0x37,\n} TD_PERFCOUNT_SEL;\ntypedef enum TCP_PERFCOUNT_SELECT {\n\tTCP_PERF_SEL_TA_TCP_ADDR_STARVE_CYCLES           = 0x0,\n\tTCP_PERF_SEL_TA_TCP_DATA_STARVE_CYCLES           = 0x1,\n\tTCP_PERF_SEL_TCP_TA_ADDR_STALL_CYCLES            = 0x2,\n\tTCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES            = 0x3,\n\tTCP_PERF_SEL_TD_TCP_STALL_CYCLES                 = 0x4,\n\tTCP_PERF_SEL_TCR_TCP_STALL_CYCLES                = 0x5,\n\tTCP_PERF_SEL_LOD_STALL_CYCLES                    = 0x6,\n\tTCP_PERF_SEL_READ_TAGCONFLICT_STALL_CYCLES       = 0x7,\n\tTCP_PERF_SEL_WRITE_TAGCONFLICT_STALL_CYCLES      = 0x8,\n\tTCP_PERF_SEL_ATOMIC_TAGCONFLICT_STALL_CYCLES     = 0x9,\n\tTCP_PERF_SEL_ALLOC_STALL_CYCLES                  = 0xa,\n\tTCP_PERF_SEL_LFIFO_STALL_CYCLES                  = 0xb,\n\tTCP_PERF_SEL_RFIFO_STALL_CYCLES                  = 0xc,\n\tTCP_PERF_SEL_TCR_RDRET_STALL                     = 0xd,\n\tTCP_PERF_SEL_WRITE_CONFLICT_STALL                = 0xe,\n\tTCP_PERF_SEL_HOLE_READ_STALL                     = 0xf,\n\tTCP_PERF_SEL_READCONFLICT_STALL_CYCLES           = 0x10,\n\tTCP_PERF_SEL_PENDING_STALL_CYCLES                = 0x11,\n\tTCP_PERF_SEL_READFIFO_STALL_CYCLES               = 0x12,\n\tTCP_PERF_SEL_TCP_LATENCY                         = 0x13,\n\tTCP_PERF_SEL_TCC_READ_REQ_LATENCY                = 0x14,\n\tTCP_PERF_SEL_TCC_WRITE_REQ_LATENCY               = 0x15,\n\tTCP_PERF_SEL_TCC_WRITE_REQ_HOLE_LATENCY          = 0x16,\n\tTCP_PERF_SEL_TCC_READ_REQ                        = 0x17,\n\tTCP_PERF_SEL_TCC_WRITE_REQ                       = 0x18,\n\tTCP_PERF_SEL_TCC_ATOMIC_WITH_RET_REQ             = 0x19,\n\tTCP_PERF_SEL_TCC_ATOMIC_WITHOUT_RET_REQ          = 0x1a,\n\tTCP_PERF_SEL_TOTAL_LOCAL_READ                    = 0x1b,\n\tTCP_PERF_SEL_TOTAL_GLOBAL_READ                   = 0x1c,\n\tTCP_PERF_SEL_TOTAL_LOCAL_WRITE                   = 0x1d,\n\tTCP_PERF_SEL_TOTAL_GLOBAL_WRITE                  = 0x1e,\n\tTCP_PERF_SEL_TOTAL_ATOMIC_WITH_RET               = 0x1f,\n\tTCP_PERF_SEL_TOTAL_ATOMIC_WITHOUT_RET            = 0x20,\n\tTCP_PERF_SEL_TOTAL_WBINVL1                       = 0x21,\n\tTCP_PERF_SEL_IMG_READ_FMT_1                      = 0x22,\n\tTCP_PERF_SEL_IMG_READ_FMT_8                      = 0x23,\n\tTCP_PERF_SEL_IMG_READ_FMT_16                     = 0x24,\n\tTCP_PERF_SEL_IMG_READ_FMT_32                     = 0x25,\n\tTCP_PERF_SEL_IMG_READ_FMT_32_AS_8                = 0x26,\n\tTCP_PERF_SEL_IMG_READ_FMT_32_AS_16               = 0x27,\n\tTCP_PERF_SEL_IMG_READ_FMT_32_AS_128              = 0x28,\n\tTCP_PERF_SEL_IMG_READ_FMT_64_2_CYCLE             = 0x29,\n\tTCP_PERF_SEL_IMG_READ_FMT_64_1_CYCLE             = 0x2a,\n\tTCP_PERF_SEL_IMG_READ_FMT_96                     = 0x2b,\n\tTCP_PERF_SEL_IMG_READ_FMT_128_4_CYCLE            = 0x2c,\n\tTCP_PERF_SEL_IMG_READ_FMT_128_1_CYCLE            = 0x2d,\n\tTCP_PERF_SEL_IMG_READ_FMT_BC1                    = 0x2e,\n\tTCP_PERF_SEL_IMG_READ_FMT_BC2                    = 0x2f,\n\tTCP_PERF_SEL_IMG_READ_FMT_BC3                    = 0x30,\n\tTCP_PERF_SEL_IMG_READ_FMT_BC4                    = 0x31,\n\tTCP_PERF_SEL_IMG_READ_FMT_BC5                    = 0x32,\n\tTCP_PERF_SEL_IMG_READ_FMT_BC6                    = 0x33,\n\tTCP_PERF_SEL_IMG_READ_FMT_BC7                    = 0x34,\n\tTCP_PERF_SEL_IMG_READ_FMT_I8                     = 0x35,\n\tTCP_PERF_SEL_IMG_READ_FMT_I16                    = 0x36,\n\tTCP_PERF_SEL_IMG_READ_FMT_I32                    = 0x37,\n\tTCP_PERF_SEL_IMG_READ_FMT_I32_AS_8               = 0x38,\n\tTCP_PERF_SEL_IMG_READ_FMT_I32_AS_16              = 0x39,\n\tTCP_PERF_SEL_IMG_READ_FMT_D8                     = 0x3a,\n\tTCP_PERF_SEL_IMG_READ_FMT_D16                    = 0x3b,\n\tTCP_PERF_SEL_IMG_READ_FMT_D32                    = 0x3c,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_8                     = 0x3d,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_16                    = 0x3e,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_32                    = 0x3f,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_64                    = 0x40,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_128                   = 0x41,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_D8                    = 0x42,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_D16                   = 0x43,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_D32                   = 0x44,\n\tTCP_PERF_SEL_IMG_ATOMIC_WITH_RET_FMT_32          = 0x45,\n\tTCP_PERF_SEL_IMG_ATOMIC_WITHOUT_RET_FMT_32       = 0x46,\n\tTCP_PERF_SEL_IMG_ATOMIC_WITH_RET_FMT_64          = 0x47,\n\tTCP_PERF_SEL_IMG_ATOMIC_WITHOUT_RET_FMT_64       = 0x48,\n\tTCP_PERF_SEL_BUF_READ_FMT_8                      = 0x49,\n\tTCP_PERF_SEL_BUF_READ_FMT_16                     = 0x4a,\n\tTCP_PERF_SEL_BUF_READ_FMT_32                     = 0x4b,\n\tTCP_PERF_SEL_BUF_WRITE_FMT_8                     = 0x4c,\n\tTCP_PERF_SEL_BUF_WRITE_FMT_16                    = 0x4d,\n\tTCP_PERF_SEL_BUF_WRITE_FMT_32                    = 0x4e,\n\tTCP_PERF_SEL_BUF_ATOMIC_WITH_RET_FMT_32          = 0x4f,\n\tTCP_PERF_SEL_BUF_ATOMIC_WITHOUT_RET_FMT_32       = 0x50,\n\tTCP_PERF_SEL_BUF_ATOMIC_WITH_RET_FMT_64          = 0x51,\n\tTCP_PERF_SEL_BUF_ATOMIC_WITHOUT_RET_FMT_64       = 0x52,\n\tTCP_PERF_SEL_ARR_LINEAR_GENERAL                  = 0x53,\n\tTCP_PERF_SEL_ARR_LINEAR_ALIGNED                  = 0x54,\n\tTCP_PERF_SEL_ARR_1D_THIN1                        = 0x55,\n\tTCP_PERF_SEL_ARR_1D_THICK                        = 0x56,\n\tTCP_PERF_SEL_ARR_2D_THIN1                        = 0x57,\n\tTCP_PERF_SEL_ARR_2D_THICK                        = 0x58,\n\tTCP_PERF_SEL_ARR_2D_XTHICK                       = 0x59,\n\tTCP_PERF_SEL_ARR_3D_THIN1                        = 0x5a,\n\tTCP_PERF_SEL_ARR_3D_THICK                        = 0x5b,\n\tTCP_PERF_SEL_ARR_3D_XTHICK                       = 0x5c,\n\tTCP_PERF_SEL_DIM_1D                              = 0x5d,\n\tTCP_PERF_SEL_DIM_2D                              = 0x5e,\n\tTCP_PERF_SEL_DIM_3D                              = 0x5f,\n\tTCP_PERF_SEL_DIM_1D_ARRAY                        = 0x60,\n\tTCP_PERF_SEL_DIM_2D_ARRAY                        = 0x61,\n\tTCP_PERF_SEL_DIM_2D_MSAA                         = 0x62,\n\tTCP_PERF_SEL_DIM_2D_ARRAY_MSAA                   = 0x63,\n\tTCP_PERF_SEL_DIM_CUBE_ARRAY                      = 0x64,\n\tTCP_PERF_SEL_CP_TCP_INVALIDATE                   = 0x65,\n\tTCP_PERF_SEL_TA_TCP_STATE_READ                   = 0x66,\n\tTCP_PERF_SEL_TAGRAM0_REQ                         = 0x67,\n\tTCP_PERF_SEL_TAGRAM1_REQ                         = 0x68,\n\tTCP_PERF_SEL_TAGRAM2_REQ                         = 0x69,\n\tTCP_PERF_SEL_TAGRAM3_REQ                         = 0x6a,\n\tTCP_PERF_SEL_GATE_EN1                            = 0x6b,\n\tTCP_PERF_SEL_GATE_EN2                            = 0x6c,\n\tTCP_PERF_SEL_CORE_REG_SCLK_VLD                   = 0x6d,\n\tTCP_PERF_SEL_TCC_REQ                             = 0x6e,\n\tTCP_PERF_SEL_TCC_NON_READ_REQ                    = 0x6f,\n\tTCP_PERF_SEL_TCC_BYPASS_READ_REQ                 = 0x70,\n\tTCP_PERF_SEL_TCC_MISS_EVICT_READ_REQ             = 0x71,\n\tTCP_PERF_SEL_TCC_VOLATILE_READ_REQ               = 0x72,\n\tTCP_PERF_SEL_TCC_VOLATILE_BYPASS_READ_REQ        = 0x73,\n\tTCP_PERF_SEL_TCC_VOLATILE_MISS_EVICT_READ_REQ    = 0x74,\n\tTCP_PERF_SEL_TCC_BYPASS_WRITE_REQ                = 0x75,\n\tTCP_PERF_SEL_TCC_MISS_EVICT_WRITE_REQ            = 0x76,\n\tTCP_PERF_SEL_TCC_VOLATILE_BYPASS_WRITE_REQ       = 0x77,\n\tTCP_PERF_SEL_TCC_VOLATILE_WRITE_REQ              = 0x78,\n\tTCP_PERF_SEL_TCC_VOLATILE_MISS_EVICT_WRITE_REQ   = 0x79,\n\tTCP_PERF_SEL_TCC_BYPASS_ATOMIC_REQ               = 0x7a,\n\tTCP_PERF_SEL_TCC_ATOMIC_REQ                      = 0x7b,\n\tTCP_PERF_SEL_TCC_VOLATILE_ATOMIC_REQ             = 0x7c,\n\tTCP_PERF_SEL_TCC_DATA_BUS_BUSY                   = 0x7d,\n\tTCP_PERF_SEL_TOTAL_ACCESSES                      = 0x7e,\n\tTCP_PERF_SEL_TOTAL_READ                          = 0x7f,\n\tTCP_PERF_SEL_TOTAL_HIT_LRU_READ                  = 0x80,\n\tTCP_PERF_SEL_TOTAL_HIT_EVICT_READ                = 0x81,\n\tTCP_PERF_SEL_TOTAL_MISS_LRU_READ                 = 0x82,\n\tTCP_PERF_SEL_TOTAL_MISS_EVICT_READ               = 0x83,\n\tTCP_PERF_SEL_TOTAL_NON_READ                      = 0x84,\n\tTCP_PERF_SEL_TOTAL_WRITE                         = 0x85,\n\tTCP_PERF_SEL_TOTAL_MISS_LRU_WRITE                = 0x86,\n\tTCP_PERF_SEL_TOTAL_MISS_EVICT_WRITE              = 0x87,\n\tTCP_PERF_SEL_TOTAL_WBINVL1_VOL                   = 0x88,\n\tTCP_PERF_SEL_TOTAL_WRITEBACK_INVALIDATES         = 0x89,\n\tTCP_PERF_SEL_DISPLAY_MICROTILING                 = 0x8a,\n\tTCP_PERF_SEL_THIN_MICROTILING                    = 0x8b,\n\tTCP_PERF_SEL_DEPTH_MICROTILING                   = 0x8c,\n\tTCP_PERF_SEL_ARR_PRT_THIN1                       = 0x8d,\n\tTCP_PERF_SEL_ARR_PRT_2D_THIN1                    = 0x8e,\n\tTCP_PERF_SEL_ARR_PRT_3D_THIN1                    = 0x8f,\n\tTCP_PERF_SEL_ARR_PRT_THICK                       = 0x90,\n\tTCP_PERF_SEL_ARR_PRT_2D_THICK                    = 0x91,\n\tTCP_PERF_SEL_ARR_PRT_3D_THICK                    = 0x92,\n\tTCP_PERF_SEL_CP_TCP_INVALIDATE_VOL               = 0x93,\n\tTCP_PERF_SEL_SQ_TCP_INVALIDATE_VOL               = 0x94,\n\tTCP_PERF_SEL_UNALIGNED                           = 0x95,\n\tTCP_PERF_SEL_ROTATED_MICROTILING                 = 0x96,\n\tTCP_PERF_SEL_THICK_MICROTILING                   = 0x97,\n\tTCP_PERF_SEL_ATC                                 = 0x98,\n\tTCP_PERF_SEL_POWER_STALL                         = 0x99,\n\tTCP_PERF_SEL_RESERVED_154                        = 0x9a,\n\tTCP_PERF_SEL_TCC_LRU_REQ                         = 0x9b,\n\tTCP_PERF_SEL_TCC_STREAM_REQ                      = 0x9c,\n\tTCP_PERF_SEL_TCC_NC_READ_REQ                     = 0x9d,\n\tTCP_PERF_SEL_TCC_NC_WRITE_REQ                    = 0x9e,\n\tTCP_PERF_SEL_TCC_NC_ATOMIC_REQ                   = 0x9f,\n\tTCP_PERF_SEL_TCC_UC_READ_REQ                     = 0xa0,\n\tTCP_PERF_SEL_TCC_UC_WRITE_REQ                    = 0xa1,\n\tTCP_PERF_SEL_TCC_UC_ATOMIC_REQ                   = 0xa2,\n\tTCP_PERF_SEL_TCC_CC_READ_REQ                     = 0xa3,\n\tTCP_PERF_SEL_TCC_CC_WRITE_REQ                    = 0xa4,\n\tTCP_PERF_SEL_TCC_CC_ATOMIC_REQ                   = 0xa5,\n\tTCP_PERF_SEL_TCC_DCC_REQ                         = 0xa6,\n\tTCP_PERF_SEL_TCC_PHYSICAL_REQ                    = 0xa7,\n\tTCP_PERF_SEL_UNORDERED_MTYPE_STALL               = 0xa8,\n\tTCP_PERF_SEL_VOLATILE                            = 0xa9,\n\tTCP_PERF_SEL_TC_TA_XNACK_STALL                   = 0xaa,\n\tTCP_PERF_SEL_ATCL1_SERIALIZATION_STALL           = 0xab,\n\tTCP_PERF_SEL_SHOOTDOWN                           = 0xac,\n\tTCP_PERF_SEL_GATCL1_TRANSLATION_MISS             = 0xad,\n\tTCP_PERF_SEL_GATCL1_PERMISSION_MISS              = 0xae,\n\tTCP_PERF_SEL_GATCL1_REQUEST                      = 0xaf,\n\tTCP_PERF_SEL_GATCL1_STALL_INFLIGHT_MAX           = 0xb0,\n\tTCP_PERF_SEL_GATCL1_STALL_LRU_INFLIGHT           = 0xb1,\n\tTCP_PERF_SEL_GATCL1_LFIFO_FULL                   = 0xb2,\n\tTCP_PERF_SEL_GATCL1_STALL_LFIFO_NOT_RES          = 0xb3,\n\tTCP_PERF_SEL_GATCL1_STALL_ATCL2_REQ_OUT_OF_CREDITS= 0xb4,\n\tTCP_PERF_SEL_GATCL1_ATCL2_INFLIGHT               = 0xb5,\n\tTCP_PERF_SEL_GATCL1_STALL_MISSFIFO_FULL          = 0xb6,\n\tTCP_PERF_SEL_IMG_READ_FMT_ETC2_RGB               = 0xb7,\n\tTCP_PERF_SEL_IMG_READ_FMT_ETC2_RGBA              = 0xb8,\n\tTCP_PERF_SEL_IMG_READ_FMT_ETC2_RGBA1             = 0xb9,\n\tTCP_PERF_SEL_IMG_READ_FMT_ETC2_R                 = 0xba,\n\tTCP_PERF_SEL_IMG_READ_FMT_ETC2_RG                = 0xbb,\n\tTCP_PERF_SEL_IMG_READ_FMT_8_AS_32                = 0xbc,\n\tTCP_PERF_SEL_IMG_READ_FMT_8_AS_64                = 0xbd,\n\tTCP_PERF_SEL_IMG_READ_FMT_16_AS_64               = 0xbe,\n\tTCP_PERF_SEL_IMG_READ_FMT_16_AS_128              = 0xbf,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_8_AS_32               = 0xc0,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_8_AS_64               = 0xc1,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_16_AS_64              = 0xc2,\n\tTCP_PERF_SEL_IMG_WRITE_FMT_16_AS_128             = 0xc3,\n} TCP_PERFCOUNT_SELECT;\ntypedef enum TCP_CACHE_POLICIES {\n\tTCP_CACHE_POLICY_MISS_LRU                        = 0x0,\n\tTCP_CACHE_POLICY_MISS_EVICT                      = 0x1,\n\tTCP_CACHE_POLICY_HIT_LRU                         = 0x2,\n\tTCP_CACHE_POLICY_HIT_EVICT                       = 0x3,\n} TCP_CACHE_POLICIES;\ntypedef enum TCP_CACHE_STORE_POLICIES {\n\tTCP_CACHE_STORE_POLICY_WT_LRU                    = 0x0,\n\tTCP_CACHE_STORE_POLICY_WT_EVICT                  = 0x1,\n} TCP_CACHE_STORE_POLICIES;\ntypedef enum TCP_WATCH_MODES {\n\tTCP_WATCH_MODE_READ                              = 0x0,\n\tTCP_WATCH_MODE_NONREAD                           = 0x1,\n\tTCP_WATCH_MODE_ATOMIC                            = 0x2,\n\tTCP_WATCH_MODE_ALL                               = 0x3,\n} TCP_WATCH_MODES;\ntypedef enum TCP_DSM_DATA_SEL {\n\tTCP_DSM_DISABLE                                  = 0x0,\n\tTCP_DSM_SEL0                                     = 0x1,\n\tTCP_DSM_SEL1                                     = 0x2,\n\tTCP_DSM_SEL_BOTH                                 = 0x3,\n} TCP_DSM_DATA_SEL;\ntypedef enum TCP_DSM_SINGLE_WRITE {\n\tTCP_DSM_SINGLE_WRITE_EN                          = 0x1,\n} TCP_DSM_SINGLE_WRITE;\ntypedef enum VGT_OUT_PRIM_TYPE {\n\tVGT_OUT_POINT                                    = 0x0,\n\tVGT_OUT_LINE                                     = 0x1,\n\tVGT_OUT_TRI                                      = 0x2,\n\tVGT_OUT_RECT_V0                                  = 0x3,\n\tVGT_OUT_RECT_V1                                  = 0x4,\n\tVGT_OUT_RECT_V2                                  = 0x5,\n\tVGT_OUT_RECT_V3                                  = 0x6,\n\tVGT_OUT_RESERVED                                 = 0x7,\n\tVGT_TE_QUAD                                      = 0x8,\n\tVGT_TE_PRIM_INDEX_LINE                           = 0x9,\n\tVGT_TE_PRIM_INDEX_TRI                            = 0xa,\n\tVGT_TE_PRIM_INDEX_QUAD                           = 0xb,\n\tVGT_OUT_LINE_ADJ                                 = 0xc,\n\tVGT_OUT_TRI_ADJ                                  = 0xd,\n\tVGT_OUT_PATCH                                    = 0xe,\n} VGT_OUT_PRIM_TYPE;\ntypedef enum VGT_DI_PRIM_TYPE {\n\tDI_PT_NONE                                       = 0x0,\n\tDI_PT_POINTLIST                                  = 0x1,\n\tDI_PT_LINELIST                                   = 0x2,\n\tDI_PT_LINESTRIP                                  = 0x3,\n\tDI_PT_TRILIST                                    = 0x4,\n\tDI_PT_TRIFAN                                     = 0x5,\n\tDI_PT_TRISTRIP                                   = 0x6,\n\tDI_PT_UNUSED_0                                   = 0x7,\n\tDI_PT_UNUSED_1                                   = 0x8,\n\tDI_PT_PATCH                                      = 0x9,\n\tDI_PT_LINELIST_ADJ                               = 0xa,\n\tDI_PT_LINESTRIP_ADJ                              = 0xb,\n\tDI_PT_TRILIST_ADJ                                = 0xc,\n\tDI_PT_TRISTRIP_ADJ                               = 0xd,\n\tDI_PT_UNUSED_3                                   = 0xe,\n\tDI_PT_UNUSED_4                                   = 0xf,\n\tDI_PT_TRI_WITH_WFLAGS                            = 0x10,\n\tDI_PT_RECTLIST                                   = 0x11,\n\tDI_PT_LINELOOP                                   = 0x12,\n\tDI_PT_QUADLIST                                   = 0x13,\n\tDI_PT_QUADSTRIP                                  = 0x14,\n\tDI_PT_POLYGON                                    = 0x15,\n\tDI_PT_2D_COPY_RECT_LIST_V0                       = 0x16,\n\tDI_PT_2D_COPY_RECT_LIST_V1                       = 0x17,\n\tDI_PT_2D_COPY_RECT_LIST_V2                       = 0x18,\n\tDI_PT_2D_COPY_RECT_LIST_V3                       = 0x19,\n\tDI_PT_2D_FILL_RECT_LIST                          = 0x1a,\n\tDI_PT_2D_LINE_STRIP                              = 0x1b,\n\tDI_PT_2D_TRI_STRIP                               = 0x1c,\n} VGT_DI_PRIM_TYPE;\ntypedef enum VGT_DI_SOURCE_SELECT {\n\tDI_SRC_SEL_DMA                                   = 0x0,\n\tDI_SRC_SEL_IMMEDIATE                             = 0x1,\n\tDI_SRC_SEL_AUTO_INDEX                            = 0x2,\n\tDI_SRC_SEL_RESERVED                              = 0x3,\n} VGT_DI_SOURCE_SELECT;\ntypedef enum VGT_DI_MAJOR_MODE_SELECT {\n\tDI_MAJOR_MODE_0                                  = 0x0,\n\tDI_MAJOR_MODE_1                                  = 0x1,\n} VGT_DI_MAJOR_MODE_SELECT;\ntypedef enum VGT_DI_INDEX_SIZE {\n\tDI_INDEX_SIZE_16_BIT                             = 0x0,\n\tDI_INDEX_SIZE_32_BIT                             = 0x1,\n\tDI_INDEX_SIZE_8_BIT                              = 0x2,\n} VGT_DI_INDEX_SIZE;\ntypedef enum VGT_EVENT_TYPE {\n\tReserved_0x00                                    = 0x0,\n\tSAMPLE_STREAMOUTSTATS1                           = 0x1,\n\tSAMPLE_STREAMOUTSTATS2                           = 0x2,\n\tSAMPLE_STREAMOUTSTATS3                           = 0x3,\n\tCACHE_FLUSH_TS                                   = 0x4,\n\tCONTEXT_DONE                                     = 0x5,\n\tCACHE_FLUSH                                      = 0x6,\n\tCS_PARTIAL_FLUSH                                 = 0x7,\n\tVGT_STREAMOUT_SYNC                               = 0x8,\n\tReserved_0x09                                    = 0x9,\n\tVGT_STREAMOUT_RESET                              = 0xa,\n\tEND_OF_PIPE_INCR_DE                              = 0xb,\n\tEND_OF_PIPE_IB_END                               = 0xc,\n\tRST_PIX_CNT                                      = 0xd,\n\tReserved_0x0E                                    = 0xe,\n\tVS_PARTIAL_FLUSH                                 = 0xf,\n\tPS_PARTIAL_FLUSH                                 = 0x10,\n\tFLUSH_HS_OUTPUT                                  = 0x11,\n\tFLUSH_LS_OUTPUT                                  = 0x12,\n\tReserved_0x13                                    = 0x13,\n\tCACHE_FLUSH_AND_INV_TS_EVENT                     = 0x14,\n\tZPASS_DONE                                       = 0x15,\n\tCACHE_FLUSH_AND_INV_EVENT                        = 0x16,\n\tPERFCOUNTER_START                                = 0x17,\n\tPERFCOUNTER_STOP                                 = 0x18,\n\tPIPELINESTAT_START                               = 0x19,\n\tPIPELINESTAT_STOP                                = 0x1a,\n\tPERFCOUNTER_SAMPLE                               = 0x1b,\n\tFLUSH_ES_OUTPUT                                  = 0x1c,\n\tFLUSH_GS_OUTPUT                                  = 0x1d,\n\tSAMPLE_PIPELINESTAT                              = 0x1e,\n\tSO_VGTSTREAMOUT_FLUSH                            = 0x1f,\n\tSAMPLE_STREAMOUTSTATS                            = 0x20,\n\tRESET_VTX_CNT                                    = 0x21,\n\tBLOCK_CONTEXT_DONE                               = 0x22,\n\tCS_CONTEXT_DONE                                  = 0x23,\n\tVGT_FLUSH                                        = 0x24,\n\tTGID_ROLLOVER                                    = 0x25,\n\tSQ_NON_EVENT                                     = 0x26,\n\tSC_SEND_DB_VPZ                                   = 0x27,\n\tBOTTOM_OF_PIPE_TS                                = 0x28,\n\tFLUSH_SX_TS                                      = 0x29,\n\tDB_CACHE_FLUSH_AND_INV                           = 0x2a,\n\tFLUSH_AND_INV_DB_DATA_TS                         = 0x2b,\n\tFLUSH_AND_INV_DB_META                            = 0x2c,\n\tFLUSH_AND_INV_CB_DATA_TS                         = 0x2d,\n\tFLUSH_AND_INV_CB_META                            = 0x2e,\n\tCS_DONE                                          = 0x2f,\n\tPS_DONE                                          = 0x30,\n\tFLUSH_AND_INV_CB_PIXEL_DATA                      = 0x31,\n\tSX_CB_RAT_ACK_REQUEST                            = 0x32,\n\tTHREAD_TRACE_START                               = 0x33,\n\tTHREAD_TRACE_STOP                                = 0x34,\n\tTHREAD_TRACE_MARKER                              = 0x35,\n\tTHREAD_TRACE_FLUSH                               = 0x36,\n\tTHREAD_TRACE_FINISH                              = 0x37,\n\tPIXEL_PIPE_STAT_CONTROL                          = 0x38,\n\tPIXEL_PIPE_STAT_DUMP                             = 0x39,\n\tPIXEL_PIPE_STAT_RESET                            = 0x3a,\n\tCONTEXT_SUSPEND                                  = 0x3b,\n\tOFFCHIP_HS_DEALLOC                               = 0x3c,\n} VGT_EVENT_TYPE;\ntypedef enum VGT_DMA_SWAP_MODE {\n\tVGT_DMA_SWAP_NONE                                = 0x0,\n\tVGT_DMA_SWAP_16_BIT                              = 0x1,\n\tVGT_DMA_SWAP_32_BIT                              = 0x2,\n\tVGT_DMA_SWAP_WORD                                = 0x3,\n} VGT_DMA_SWAP_MODE;\ntypedef enum VGT_INDEX_TYPE_MODE {\n\tVGT_INDEX_16                                     = 0x0,\n\tVGT_INDEX_32                                     = 0x1,\n\tVGT_INDEX_8                                      = 0x2,\n} VGT_INDEX_TYPE_MODE;\ntypedef enum VGT_DMA_BUF_TYPE {\n\tVGT_DMA_BUF_MEM                                  = 0x0,\n\tVGT_DMA_BUF_RING                                 = 0x1,\n\tVGT_DMA_BUF_SETUP                                = 0x2,\n\tVGT_DMA_PTR_UPDATE                               = 0x3,\n} VGT_DMA_BUF_TYPE;\ntypedef enum VGT_OUTPATH_SELECT {\n\tVGT_OUTPATH_VTX_REUSE                            = 0x0,\n\tVGT_OUTPATH_TESS_EN                              = 0x1,\n\tVGT_OUTPATH_PASSTHRU                             = 0x2,\n\tVGT_OUTPATH_GS_BLOCK                             = 0x3,\n\tVGT_OUTPATH_HS_BLOCK                             = 0x4,\n} VGT_OUTPATH_SELECT;\ntypedef enum VGT_GRP_PRIM_TYPE {\n\tVGT_GRP_3D_POINT                                 = 0x0,\n\tVGT_GRP_3D_LINE                                  = 0x1,\n\tVGT_GRP_3D_TRI                                   = 0x2,\n\tVGT_GRP_3D_RECT                                  = 0x3,\n\tVGT_GRP_3D_QUAD                                  = 0x4,\n\tVGT_GRP_2D_COPY_RECT_V0                          = 0x5,\n\tVGT_GRP_2D_COPY_RECT_V1                          = 0x6,\n\tVGT_GRP_2D_COPY_RECT_V2                          = 0x7,\n\tVGT_GRP_2D_COPY_RECT_V3                          = 0x8,\n\tVGT_GRP_2D_FILL_RECT                             = 0x9,\n\tVGT_GRP_2D_LINE                                  = 0xa,\n\tVGT_GRP_2D_TRI                                   = 0xb,\n\tVGT_GRP_PRIM_INDEX_LINE                          = 0xc,\n\tVGT_GRP_PRIM_INDEX_TRI                           = 0xd,\n\tVGT_GRP_PRIM_INDEX_QUAD                          = 0xe,\n\tVGT_GRP_3D_LINE_ADJ                              = 0xf,\n\tVGT_GRP_3D_TRI_ADJ                               = 0x10,\n\tVGT_GRP_3D_PATCH                                 = 0x11,\n} VGT_GRP_PRIM_TYPE;\ntypedef enum VGT_GRP_PRIM_ORDER {\n\tVGT_GRP_LIST                                     = 0x0,\n\tVGT_GRP_STRIP                                    = 0x1,\n\tVGT_GRP_FAN                                      = 0x2,\n\tVGT_GRP_LOOP                                     = 0x3,\n\tVGT_GRP_POLYGON                                  = 0x4,\n} VGT_GRP_PRIM_ORDER;\ntypedef enum VGT_GROUP_CONV_SEL {\n\tVGT_GRP_INDEX_16                                 = 0x0,\n\tVGT_GRP_INDEX_32                                 = 0x1,\n\tVGT_GRP_UINT_16                                  = 0x2,\n\tVGT_GRP_UINT_32                                  = 0x3,\n\tVGT_GRP_SINT_16                                  = 0x4,\n\tVGT_GRP_SINT_32                                  = 0x5,\n\tVGT_GRP_FLOAT_32                                 = 0x6,\n\tVGT_GRP_AUTO_PRIM                                = 0x7,\n\tVGT_GRP_FIX_1_23_TO_FLOAT                        = 0x8,\n} VGT_GROUP_CONV_SEL;\ntypedef enum VGT_GS_MODE_TYPE {\n\tGS_OFF                                           = 0x0,\n\tGS_SCENARIO_A                                    = 0x1,\n\tGS_SCENARIO_B                                    = 0x2,\n\tGS_SCENARIO_G                                    = 0x3,\n\tGS_SCENARIO_C                                    = 0x4,\n\tSPRITE_EN                                        = 0x5,\n} VGT_GS_MODE_TYPE;\ntypedef enum VGT_GS_CUT_MODE {\n\tGS_CUT_1024                                      = 0x0,\n\tGS_CUT_512                                       = 0x1,\n\tGS_CUT_256                                       = 0x2,\n\tGS_CUT_128                                       = 0x3,\n} VGT_GS_CUT_MODE;\ntypedef enum VGT_GS_OUTPRIM_TYPE {\n\tPOINTLIST                                        = 0x0,\n\tLINESTRIP                                        = 0x1,\n\tTRISTRIP                                         = 0x2,\n} VGT_GS_OUTPRIM_TYPE;\ntypedef enum VGT_CACHE_INVALID_MODE {\n\tVC_ONLY                                          = 0x0,\n\tTC_ONLY                                          = 0x1,\n\tVC_AND_TC                                        = 0x2,\n} VGT_CACHE_INVALID_MODE;\ntypedef enum VGT_TESS_TYPE {\n\tTESS_ISOLINE                                     = 0x0,\n\tTESS_TRIANGLE                                    = 0x1,\n\tTESS_QUAD                                        = 0x2,\n} VGT_TESS_TYPE;\ntypedef enum VGT_TESS_PARTITION {\n\tPART_INTEGER                                     = 0x0,\n\tPART_POW2                                        = 0x1,\n\tPART_FRAC_ODD                                    = 0x2,\n\tPART_FRAC_EVEN                                   = 0x3,\n} VGT_TESS_PARTITION;\ntypedef enum VGT_TESS_TOPOLOGY {\n\tOUTPUT_POINT                                     = 0x0,\n\tOUTPUT_LINE                                      = 0x1,\n\tOUTPUT_TRIANGLE_CW                               = 0x2,\n\tOUTPUT_TRIANGLE_CCW                              = 0x3,\n} VGT_TESS_TOPOLOGY;\ntypedef enum VGT_RDREQ_POLICY {\n\tVGT_POLICY_LRU                                   = 0x0,\n\tVGT_POLICY_STREAM                                = 0x1,\n} VGT_RDREQ_POLICY;\ntypedef enum VGT_DIST_MODE {\n\tNO_DIST                                          = 0x0,\n\tPATCHES                                          = 0x1,\n\tDONUTS                                           = 0x2,\n} VGT_DIST_MODE;\ntypedef enum VGT_STAGES_LS_EN {\n\tLS_STAGE_OFF                                     = 0x0,\n\tLS_STAGE_ON                                      = 0x1,\n\tCS_STAGE_ON                                      = 0x2,\n\tRESERVED_LS                                      = 0x3,\n} VGT_STAGES_LS_EN;\ntypedef enum VGT_STAGES_HS_EN {\n\tHS_STAGE_OFF                                     = 0x0,\n\tHS_STAGE_ON                                      = 0x1,\n} VGT_STAGES_HS_EN;\ntypedef enum VGT_STAGES_ES_EN {\n\tES_STAGE_OFF                                     = 0x0,\n\tES_STAGE_DS                                      = 0x1,\n\tES_STAGE_REAL                                    = 0x2,\n\tRESERVED_ES                                      = 0x3,\n} VGT_STAGES_ES_EN;\ntypedef enum VGT_STAGES_GS_EN {\n\tGS_STAGE_OFF                                     = 0x0,\n\tGS_STAGE_ON                                      = 0x1,\n} VGT_STAGES_GS_EN;\ntypedef enum VGT_STAGES_VS_EN {\n\tVS_STAGE_REAL                                    = 0x0,\n\tVS_STAGE_DS                                      = 0x1,\n\tVS_STAGE_COPY_SHADER                             = 0x2,\n\tRESERVED_VS                                      = 0x3,\n} VGT_STAGES_VS_EN;\ntypedef enum VGT_PERFCOUNT_SELECT {\n\tvgt_perf_VGT_SPI_ESTHREAD_EVENT_WINDOW_ACTIVE    = 0x0,\n\tvgt_perf_VGT_SPI_ESVERT_VALID                    = 0x1,\n\tvgt_perf_VGT_SPI_ESVERT_EOV                      = 0x2,\n\tvgt_perf_VGT_SPI_ESVERT_STALLED                  = 0x3,\n\tvgt_perf_VGT_SPI_ESVERT_STARVED_BUSY             = 0x4,\n\tvgt_perf_VGT_SPI_ESVERT_STARVED_IDLE             = 0x5,\n\tvgt_perf_VGT_SPI_ESVERT_STATIC                   = 0x6,\n\tvgt_perf_VGT_SPI_ESTHREAD_IS_EVENT               = 0x7,\n\tvgt_perf_VGT_SPI_ESTHREAD_SEND                   = 0x8,\n\tvgt_perf_VGT_SPI_GSPRIM_VALID                    = 0x9,\n\tvgt_perf_VGT_SPI_GSPRIM_EOV                      = 0xa,\n\tvgt_perf_VGT_SPI_GSPRIM_CONT                     = 0xb,\n\tvgt_perf_VGT_SPI_GSPRIM_STALLED                  = 0xc,\n\tvgt_perf_VGT_SPI_GSPRIM_STARVED_BUSY             = 0xd,\n\tvgt_perf_VGT_SPI_GSPRIM_STARVED_IDLE             = 0xe,\n\tvgt_perf_VGT_SPI_GSPRIM_STATIC                   = 0xf,\n\tvgt_perf_VGT_SPI_GSTHREAD_EVENT_WINDOW_ACTIVE    = 0x10,\n\tvgt_perf_VGT_SPI_GSTHREAD_IS_EVENT               = 0x11,\n\tvgt_perf_VGT_SPI_GSTHREAD_SEND                   = 0x12,\n\tvgt_perf_VGT_SPI_VSTHREAD_EVENT_WINDOW_ACTIVE    = 0x13,\n\tvgt_perf_VGT_SPI_VSVERT_SEND                     = 0x14,\n\tvgt_perf_VGT_SPI_VSVERT_EOV                      = 0x15,\n\tvgt_perf_VGT_SPI_VSVERT_STALLED                  = 0x16,\n\tvgt_perf_VGT_SPI_VSVERT_STARVED_BUSY             = 0x17,\n\tvgt_perf_VGT_SPI_VSVERT_STARVED_IDLE             = 0x18,\n\tvgt_perf_VGT_SPI_VSVERT_STATIC                   = 0x19,\n\tvgt_perf_VGT_SPI_VSTHREAD_IS_EVENT               = 0x1a,\n\tvgt_perf_VGT_SPI_VSTHREAD_SEND                   = 0x1b,\n\tvgt_perf_VGT_PA_EVENT_WINDOW_ACTIVE              = 0x1c,\n\tvgt_perf_VGT_PA_CLIPV_SEND                       = 0x1d,\n\tvgt_perf_VGT_PA_CLIPV_FIRSTVERT                  = 0x1e,\n\tvgt_perf_VGT_PA_CLIPV_STALLED                    = 0x1f,\n\tvgt_perf_VGT_PA_CLIPV_STARVED_BUSY               = 0x20,\n\tvgt_perf_VGT_PA_CLIPV_STARVED_IDLE               = 0x21,\n\tvgt_perf_VGT_PA_CLIPV_STATIC                     = 0x22,\n\tvgt_perf_VGT_PA_CLIPP_SEND                       = 0x23,\n\tvgt_perf_VGT_PA_CLIPP_EOP                        = 0x24,\n\tvgt_perf_VGT_PA_CLIPP_IS_EVENT                   = 0x25,\n\tvgt_perf_VGT_PA_CLIPP_NULL_PRIM                  = 0x26,\n\tvgt_perf_VGT_PA_CLIPP_NEW_VTX_VECT               = 0x27,\n\tvgt_perf_VGT_PA_CLIPP_STALLED                    = 0x28,\n\tvgt_perf_VGT_PA_CLIPP_STARVED_BUSY               = 0x29,\n\tvgt_perf_VGT_PA_CLIPP_STARVED_IDLE               = 0x2a,\n\tvgt_perf_VGT_PA_CLIPP_STATIC                     = 0x2b,\n\tvgt_perf_VGT_PA_CLIPS_SEND                       = 0x2c,\n\tvgt_perf_VGT_PA_CLIPS_STALLED                    = 0x2d,\n\tvgt_perf_VGT_PA_CLIPS_STARVED_BUSY               = 0x2e,\n\tvgt_perf_VGT_PA_CLIPS_STARVED_IDLE               = 0x2f,\n\tvgt_perf_VGT_PA_CLIPS_STATIC                     = 0x30,\n\tvgt_perf_vsvert_ds_send                          = 0x31,\n\tvgt_perf_vsvert_api_send                         = 0x32,\n\tvgt_perf_hs_tif_stall                            = 0x33,\n\tvgt_perf_hs_input_stall                          = 0x34,\n\tvgt_perf_hs_interface_stall                      = 0x35,\n\tvgt_perf_hs_tfm_stall                            = 0x36,\n\tvgt_perf_te11_starved                            = 0x37,\n\tvgt_perf_gs_event_stall                          = 0x38,\n\tvgt_perf_vgt_pa_clipp_send_not_event             = 0x39,\n\tvgt_perf_vgt_pa_clipp_valid_prim                 = 0x3a,\n\tvgt_perf_reused_es_indices                       = 0x3b,\n\tvgt_perf_vs_cache_hits                           = 0x3c,\n\tvgt_perf_gs_cache_hits                           = 0x3d,\n\tvgt_perf_ds_cache_hits                           = 0x3e,\n\tvgt_perf_total_cache_hits                        = 0x3f,\n\tvgt_perf_vgt_busy                                = 0x40,\n\tvgt_perf_vgt_gs_busy                             = 0x41,\n\tvgt_perf_esvert_stalled_es_tbl                   = 0x42,\n\tvgt_perf_esvert_stalled_gs_tbl                   = 0x43,\n\tvgt_perf_esvert_stalled_gs_event                 = 0x44,\n\tvgt_perf_esvert_stalled_gsprim                   = 0x45,\n\tvgt_perf_gsprim_stalled_es_tbl                   = 0x46,\n\tvgt_perf_gsprim_stalled_gs_tbl                   = 0x47,\n\tvgt_perf_gsprim_stalled_gs_event                 = 0x48,\n\tvgt_perf_gsprim_stalled_esvert                   = 0x49,\n\tvgt_perf_esthread_stalled_es_rb_full             = 0x4a,\n\tvgt_perf_esthread_stalled_spi_bp                 = 0x4b,\n\tvgt_perf_counters_avail_stalled                  = 0x4c,\n\tvgt_perf_gs_rb_space_avail_stalled               = 0x4d,\n\tvgt_perf_gs_issue_rtr_stalled                    = 0x4e,\n\tvgt_perf_gsthread_stalled                        = 0x4f,\n\tvgt_perf_strmout_stalled                         = 0x50,\n\tvgt_perf_wait_for_es_done_stalled                = 0x51,\n\tvgt_perf_cm_stalled_by_gog                       = 0x52,\n\tvgt_perf_cm_reading_stalled                      = 0x53,\n\tvgt_perf_cm_stalled_by_gsfetch_done              = 0x54,\n\tvgt_perf_gog_vs_tbl_stalled                      = 0x55,\n\tvgt_perf_gog_out_indx_stalled                    = 0x56,\n\tvgt_perf_gog_out_prim_stalled                    = 0x57,\n\tvgt_perf_waveid_stalled                          = 0x58,\n\tvgt_perf_gog_busy                                = 0x59,\n\tvgt_perf_reused_vs_indices                       = 0x5a,\n\tvgt_perf_sclk_reg_vld_event                      = 0x5b,\n\tvgt_perf_vs_conflicting_indices                  = 0x5c,\n\tvgt_perf_sclk_core_vld_event                     = 0x5d,\n\tvgt_perf_hswave_stalled                          = 0x5e,\n\tvgt_perf_sclk_gs_vld_event                       = 0x5f,\n\tvgt_perf_VGT_SPI_LSVERT_VALID                    = 0x60,\n\tvgt_perf_VGT_SPI_LSVERT_EOV                      = 0x61,\n\tvgt_perf_VGT_SPI_LSVERT_STALLED                  = 0x62,\n\tvgt_perf_VGT_SPI_LSVERT_STARVED_BUSY             = 0x63,\n\tvgt_perf_VGT_SPI_LSVERT_STARVED_IDLE             = 0x64,\n\tvgt_perf_VGT_SPI_LSVERT_STATIC                   = 0x65,\n\tvgt_perf_VGT_SPI_LSWAVE_EVENT_WINDOW_ACTIVE      = 0x66,\n\tvgt_perf_VGT_SPI_LSWAVE_IS_EVENT                 = 0x67,\n\tvgt_perf_VGT_SPI_LSWAVE_SEND                     = 0x68,\n\tvgt_perf_VGT_SPI_HSVERT_VALID                    = 0x69,\n\tvgt_perf_VGT_SPI_HSVERT_EOV                      = 0x6a,\n\tvgt_perf_VGT_SPI_HSVERT_STALLED                  = 0x6b,\n\tvgt_perf_VGT_SPI_HSVERT_STARVED_BUSY             = 0x6c,\n\tvgt_perf_VGT_SPI_HSVERT_STARVED_IDLE             = 0x6d,\n\tvgt_perf_VGT_SPI_HSVERT_STATIC                   = 0x6e,\n\tvgt_perf_VGT_SPI_HSWAVE_EVENT_WINDOW_ACTIVE      = 0x6f,\n\tvgt_perf_VGT_SPI_HSWAVE_IS_EVENT                 = 0x70,\n\tvgt_perf_VGT_SPI_HSWAVE_SEND                     = 0x71,\n\tvgt_perf_ds_prims                                = 0x72,\n\tvgt_perf_ls_thread_groups                        = 0x73,\n\tvgt_perf_hs_thread_groups                        = 0x74,\n\tvgt_perf_es_thread_groups                        = 0x75,\n\tvgt_perf_vs_thread_groups                        = 0x76,\n\tvgt_perf_ls_done_latency                         = 0x77,\n\tvgt_perf_hs_done_latency                         = 0x78,\n\tvgt_perf_es_done_latency                         = 0x79,\n\tvgt_perf_gs_done_latency                         = 0x7a,\n\tvgt_perf_vgt_hs_busy                             = 0x7b,\n\tvgt_perf_vgt_te11_busy                           = 0x7c,\n\tvgt_perf_ls_flush                                = 0x7d,\n\tvgt_perf_hs_flush                                = 0x7e,\n\tvgt_perf_es_flush                                = 0x7f,\n\tvgt_perf_vgt_pa_clipp_eopg                       = 0x80,\n\tvgt_perf_ls_done                                 = 0x81,\n\tvgt_perf_hs_done                                 = 0x82,\n\tvgt_perf_es_done                                 = 0x83,\n\tvgt_perf_gs_done                                 = 0x84,\n\tvgt_perf_vsfetch_done                            = 0x85,\n\tvgt_perf_gs_done_received                        = 0x86,\n\tvgt_perf_es_ring_high_water_mark                 = 0x87,\n\tvgt_perf_gs_ring_high_water_mark                 = 0x88,\n\tvgt_perf_vs_table_high_water_mark                = 0x89,\n\tvgt_perf_hs_tgs_active_high_water_mark           = 0x8a,\n\tvgt_perf_pa_clipp_dealloc                        = 0x8b,\n\tvgt_perf_cut_mem_flush_stalled                   = 0x8c,\n\tvgt_perf_vsvert_work_received                    = 0x8d,\n\tvgt_perf_vgt_pa_clipp_starved_after_work         = 0x8e,\n\tvgt_perf_te11_con_starved_after_work             = 0x8f,\n\tvgt_perf_hs_waiting_on_ls_done_stall             = 0x90,\n\tvgt_spi_vsvert_valid                             = 0x91,\n} VGT_PERFCOUNT_SELECT;\ntypedef enum IA_PERFCOUNT_SELECT {\n\tia_perf_GRP_INPUT_EVENT_WINDOW_ACTIVE            = 0x0,\n\tia_perf_dma_data_fifo_full                       = 0x1,\n\tia_perf_RESERVED1                                = 0x2,\n\tia_perf_RESERVED2                                = 0x3,\n\tia_perf_RESERVED3                                = 0x4,\n\tia_perf_RESERVED4                                = 0x5,\n\tia_perf_RESERVED5                                = 0x6,\n\tia_perf_MC_LAT_BIN_0                             = 0x7,\n\tia_perf_MC_LAT_BIN_1                             = 0x8,\n\tia_perf_MC_LAT_BIN_2                             = 0x9,\n\tia_perf_MC_LAT_BIN_3                             = 0xa,\n\tia_perf_MC_LAT_BIN_4                             = 0xb,\n\tia_perf_MC_LAT_BIN_5                             = 0xc,\n\tia_perf_MC_LAT_BIN_6                             = 0xd,\n\tia_perf_MC_LAT_BIN_7                             = 0xe,\n\tia_perf_ia_busy                                  = 0xf,\n\tia_perf_ia_sclk_reg_vld_event                    = 0x10,\n\tia_perf_RESERVED6                                = 0x11,\n\tia_perf_ia_sclk_core_vld_event                   = 0x12,\n\tia_perf_RESERVED7                                = 0x13,\n\tia_perf_ia_dma_return                            = 0x14,\n\tia_perf_ia_stalled                               = 0x15,\n\tia_perf_shift_starved_pipe0_event                = 0x16,\n\tia_perf_shift_starved_pipe1_event                = 0x17,\n} IA_PERFCOUNT_SELECT;\ntypedef enum WD_PERFCOUNT_SELECT {\n\twd_perf_RBIU_FIFOS_EVENT_WINDOW_ACTIVE           = 0x0,\n\twd_perf_RBIU_DR_FIFO_STARVED                     = 0x1,\n\twd_perf_RBIU_DR_FIFO_STALLED                     = 0x2,\n\twd_perf_RBIU_DI_FIFO_STARVED                     = 0x3,\n\twd_perf_RBIU_DI_FIFO_STALLED                     = 0x4,\n\twd_perf_wd_busy                                  = 0x5,\n\twd_perf_wd_sclk_reg_vld_event                    = 0x6,\n\twd_perf_wd_sclk_input_vld_event                  = 0x7,\n\twd_perf_wd_sclk_core_vld_event                   = 0x8,\n\twd_perf_wd_stalled                               = 0x9,\n\twd_perf_inside_tf_bin_0                          = 0xa,\n\twd_perf_inside_tf_bin_1                          = 0xb,\n\twd_perf_inside_tf_bin_2                          = 0xc,\n\twd_perf_inside_tf_bin_3                          = 0xd,\n\twd_perf_inside_tf_bin_4                          = 0xe,\n\twd_perf_inside_tf_bin_5                          = 0xf,\n\twd_perf_inside_tf_bin_6                          = 0x10,\n\twd_perf_inside_tf_bin_7                          = 0x11,\n\twd_perf_inside_tf_bin_8                          = 0x12,\n\twd_perf_tfreq_lat_bin_0                          = 0x13,\n\twd_perf_tfreq_lat_bin_1                          = 0x14,\n\twd_perf_tfreq_lat_bin_2                          = 0x15,\n\twd_perf_tfreq_lat_bin_3                          = 0x16,\n\twd_perf_tfreq_lat_bin_4                          = 0x17,\n\twd_perf_tfreq_lat_bin_5                          = 0x18,\n\twd_perf_tfreq_lat_bin_6                          = 0x19,\n\twd_perf_tfreq_lat_bin_7                          = 0x1a,\n\twd_starved_on_hs_done                            = 0x1b,\n\twd_perf_se0_hs_done_latency                      = 0x1c,\n\twd_perf_se1_hs_done_latency                      = 0x1d,\n\twd_perf_se2_hs_done_latency                      = 0x1e,\n\twd_perf_se3_hs_done_latency                      = 0x1f,\n\twd_perf_hs_done_se0                              = 0x20,\n\twd_perf_hs_done_se1                              = 0x21,\n\twd_perf_hs_done_se2                              = 0x22,\n\twd_perf_hs_done_se3                              = 0x23,\n\twd_perf_null_patches                             = 0x24,\n} WD_PERFCOUNT_SELECT;\ntypedef enum WD_IA_DRAW_TYPE {\n\tWD_IA_DRAW_TYPE_DI_MM0                           = 0x0,\n\tWD_IA_DRAW_TYPE_DI_MM1                           = 0x1,\n\tWD_IA_DRAW_TYPE_EVENT_INIT                       = 0x2,\n\tWD_IA_DRAW_TYPE_EVENT_ADDR                       = 0x3,\n\tWD_IA_DRAW_TYPE_MIN_INDX                         = 0x4,\n\tWD_IA_DRAW_TYPE_MAX_INDX                         = 0x5,\n\tWD_IA_DRAW_TYPE_INDX_OFF                         = 0x6,\n\tWD_IA_DRAW_TYPE_IMM_DATA                         = 0x7,\n} WD_IA_DRAW_TYPE;\ntypedef enum WD_IA_DRAW_SOURCE {\n\tWD_IA_DRAW_SOURCE_DMA                            = 0x0,\n\tWD_IA_DRAW_SOURCE_IMMD                           = 0x1,\n\tWD_IA_DRAW_SOURCE_AUTO                           = 0x2,\n\tWD_IA_DRAW_SOURCE_OPAQ                           = 0x3,\n} WD_IA_DRAW_SOURCE;\n#define GSTHREADID_SIZE                           0x2\ntypedef enum DebugBlockId {\n\tDBG_BLOCK_ID_RESERVED                            = 0x0,\n\tDBG_BLOCK_ID_DBG                                 = 0x1,\n\tDBG_BLOCK_ID_VMC                                 = 0x2,\n\tDBG_BLOCK_ID_PDMA                                = 0x3,\n\tDBG_BLOCK_ID_CG                                  = 0x4,\n\tDBG_BLOCK_ID_SRBM                                = 0x5,\n\tDBG_BLOCK_ID_GRBM                                = 0x6,\n\tDBG_BLOCK_ID_RLC                                 = 0x7,\n\tDBG_BLOCK_ID_CSC                                 = 0x8,\n\tDBG_BLOCK_ID_SEM                                 = 0x9,\n\tDBG_BLOCK_ID_IH                                  = 0xa,\n\tDBG_BLOCK_ID_SC                                  = 0xb,\n\tDBG_BLOCK_ID_SQ                                  = 0xc,\n\tDBG_BLOCK_ID_UVDU                                = 0xd,\n\tDBG_BLOCK_ID_SQA                                 = 0xe,\n\tDBG_BLOCK_ID_SDMA0                               = 0xf,\n\tDBG_BLOCK_ID_SDMA1                               = 0x10,\n\tDBG_BLOCK_ID_SPIM                                = 0x11,\n\tDBG_BLOCK_ID_GDS                                 = 0x12,\n\tDBG_BLOCK_ID_VC0                                 = 0x13,\n\tDBG_BLOCK_ID_VC1                                 = 0x14,\n\tDBG_BLOCK_ID_PA0                                 = 0x15,\n\tDBG_BLOCK_ID_PA1                                 = 0x16,\n\tDBG_BLOCK_ID_CP0                                 = 0x17,\n\tDBG_BLOCK_ID_CP1                                 = 0x18,\n\tDBG_BLOCK_ID_CP2                                 = 0x19,\n\tDBG_BLOCK_ID_XBR                                 = 0x1a,\n\tDBG_BLOCK_ID_UVDM                                = 0x1b,\n\tDBG_BLOCK_ID_VGT0                                = 0x1c,\n\tDBG_BLOCK_ID_VGT1                                = 0x1d,\n\tDBG_BLOCK_ID_IA                                  = 0x1e,\n\tDBG_BLOCK_ID_SXM0                                = 0x1f,\n\tDBG_BLOCK_ID_SXM1                                = 0x20,\n\tDBG_BLOCK_ID_SCT0                                = 0x21,\n\tDBG_BLOCK_ID_SCT1                                = 0x22,\n\tDBG_BLOCK_ID_SPM0                                = 0x23,\n\tDBG_BLOCK_ID_SPM1                                = 0x24,\n\tDBG_BLOCK_ID_UNUSED0                             = 0x25,\n\tDBG_BLOCK_ID_UNUSED1                             = 0x26,\n\tDBG_BLOCK_ID_TCAA                                = 0x27,\n\tDBG_BLOCK_ID_TCAB                                = 0x28,\n\tDBG_BLOCK_ID_TCCA                                = 0x29,\n\tDBG_BLOCK_ID_TCCB                                = 0x2a,\n\tDBG_BLOCK_ID_MCC0                                = 0x2b,\n\tDBG_BLOCK_ID_MCC1                                = 0x2c,\n\tDBG_BLOCK_ID_MCC2                                = 0x2d,\n\tDBG_BLOCK_ID_MCC3                                = 0x2e,\n\tDBG_BLOCK_ID_SXS0                                = 0x2f,\n\tDBG_BLOCK_ID_SXS1                                = 0x30,\n\tDBG_BLOCK_ID_SXS2                                = 0x31,\n\tDBG_BLOCK_ID_SXS3                                = 0x32,\n\tDBG_BLOCK_ID_SXS4                                = 0x33,\n\tDBG_BLOCK_ID_SXS5                                = 0x34,\n\tDBG_BLOCK_ID_SXS6                                = 0x35,\n\tDBG_BLOCK_ID_SXS7                                = 0x36,\n\tDBG_BLOCK_ID_SXS8                                = 0x37,\n\tDBG_BLOCK_ID_SXS9                                = 0x38,\n\tDBG_BLOCK_ID_BCI0                                = 0x39,\n\tDBG_BLOCK_ID_BCI1                                = 0x3a,\n\tDBG_BLOCK_ID_BCI2                                = 0x3b,\n\tDBG_BLOCK_ID_BCI3                                = 0x3c,\n\tDBG_BLOCK_ID_MCB                                 = 0x3d,\n\tDBG_BLOCK_ID_UNUSED6                             = 0x3e,\n\tDBG_BLOCK_ID_SQA00                               = 0x3f,\n\tDBG_BLOCK_ID_SQA01                               = 0x40,\n\tDBG_BLOCK_ID_SQA02                               = 0x41,\n\tDBG_BLOCK_ID_SQA10                               = 0x42,\n\tDBG_BLOCK_ID_SQA11                               = 0x43,\n\tDBG_BLOCK_ID_SQA12                               = 0x44,\n\tDBG_BLOCK_ID_UNUSED7                             = 0x45,\n\tDBG_BLOCK_ID_UNUSED8                             = 0x46,\n\tDBG_BLOCK_ID_SQB00                               = 0x47,\n\tDBG_BLOCK_ID_SQB01                               = 0x48,\n\tDBG_BLOCK_ID_SQB10                               = 0x49,\n\tDBG_BLOCK_ID_SQB11                               = 0x4a,\n\tDBG_BLOCK_ID_SQ00                                = 0x4b,\n\tDBG_BLOCK_ID_SQ01                                = 0x4c,\n\tDBG_BLOCK_ID_SQ10                                = 0x4d,\n\tDBG_BLOCK_ID_SQ11                                = 0x4e,\n\tDBG_BLOCK_ID_CB00                                = 0x4f,\n\tDBG_BLOCK_ID_CB01                                = 0x50,\n\tDBG_BLOCK_ID_CB02                                = 0x51,\n\tDBG_BLOCK_ID_CB03                                = 0x52,\n\tDBG_BLOCK_ID_CB04                                = 0x53,\n\tDBG_BLOCK_ID_UNUSED9                             = 0x54,\n\tDBG_BLOCK_ID_UNUSED10                            = 0x55,\n\tDBG_BLOCK_ID_UNUSED11                            = 0x56,\n\tDBG_BLOCK_ID_CB10                                = 0x57,\n\tDBG_BLOCK_ID_CB11                                = 0x58,\n\tDBG_BLOCK_ID_CB12                                = 0x59,\n\tDBG_BLOCK_ID_CB13                                = 0x5a,\n\tDBG_BLOCK_ID_CB14                                = 0x5b,\n\tDBG_BLOCK_ID_UNUSED12                            = 0x5c,\n\tDBG_BLOCK_ID_UNUSED13                            = 0x5d,\n\tDBG_BLOCK_ID_UNUSED14                            = 0x5e,\n\tDBG_BLOCK_ID_TCP0                                = 0x5f,\n\tDBG_BLOCK_ID_TCP1                                = 0x60,\n\tDBG_BLOCK_ID_TCP2                                = 0x61,\n\tDBG_BLOCK_ID_TCP3                                = 0x62,\n\tDBG_BLOCK_ID_TCP4                                = 0x63,\n\tDBG_BLOCK_ID_TCP5                                = 0x64,\n\tDBG_BLOCK_ID_TCP6                                = 0x65,\n\tDBG_BLOCK_ID_TCP7                                = 0x66,\n\tDBG_BLOCK_ID_TCP8                                = 0x67,\n\tDBG_BLOCK_ID_TCP9                                = 0x68,\n\tDBG_BLOCK_ID_TCP10                               = 0x69,\n\tDBG_BLOCK_ID_TCP11                               = 0x6a,\n\tDBG_BLOCK_ID_TCP12                               = 0x6b,\n\tDBG_BLOCK_ID_TCP13                               = 0x6c,\n\tDBG_BLOCK_ID_TCP14                               = 0x6d,\n\tDBG_BLOCK_ID_TCP15                               = 0x6e,\n\tDBG_BLOCK_ID_TCP16                               = 0x6f,\n\tDBG_BLOCK_ID_TCP17                               = 0x70,\n\tDBG_BLOCK_ID_TCP18                               = 0x71,\n\tDBG_BLOCK_ID_TCP19                               = 0x72,\n\tDBG_BLOCK_ID_TCP20                               = 0x73,\n\tDBG_BLOCK_ID_TCP21                               = 0x74,\n\tDBG_BLOCK_ID_TCP22                               = 0x75,\n\tDBG_BLOCK_ID_TCP23                               = 0x76,\n\tDBG_BLOCK_ID_TCP_RESERVED0                       = 0x77,\n\tDBG_BLOCK_ID_TCP_RESERVED1                       = 0x78,\n\tDBG_BLOCK_ID_TCP_RESERVED2                       = 0x79,\n\tDBG_BLOCK_ID_TCP_RESERVED3                       = 0x7a,\n\tDBG_BLOCK_ID_TCP_RESERVED4                       = 0x7b,\n\tDBG_BLOCK_ID_TCP_RESERVED5                       = 0x7c,\n\tDBG_BLOCK_ID_TCP_RESERVED6                       = 0x7d,\n\tDBG_BLOCK_ID_TCP_RESERVED7                       = 0x7e,\n\tDBG_BLOCK_ID_DB00                                = 0x7f,\n\tDBG_BLOCK_ID_DB01                                = 0x80,\n\tDBG_BLOCK_ID_DB02                                = 0x81,\n\tDBG_BLOCK_ID_DB03                                = 0x82,\n\tDBG_BLOCK_ID_DB04                                = 0x83,\n\tDBG_BLOCK_ID_UNUSED15                            = 0x84,\n\tDBG_BLOCK_ID_UNUSED16                            = 0x85,\n\tDBG_BLOCK_ID_UNUSED17                            = 0x86,\n\tDBG_BLOCK_ID_DB10                                = 0x87,\n\tDBG_BLOCK_ID_DB11                                = 0x88,\n\tDBG_BLOCK_ID_DB12                                = 0x89,\n\tDBG_BLOCK_ID_DB13                                = 0x8a,\n\tDBG_BLOCK_ID_DB14                                = 0x8b,\n\tDBG_BLOCK_ID_UNUSED18                            = 0x8c,\n\tDBG_BLOCK_ID_UNUSED19                            = 0x8d,\n\tDBG_BLOCK_ID_UNUSED20                            = 0x8e,\n\tDBG_BLOCK_ID_TCC0                                = 0x8f,\n\tDBG_BLOCK_ID_TCC1                                = 0x90,\n\tDBG_BLOCK_ID_TCC2                                = 0x91,\n\tDBG_BLOCK_ID_TCC3                                = 0x92,\n\tDBG_BLOCK_ID_TCC4                                = 0x93,\n\tDBG_BLOCK_ID_TCC5                                = 0x94,\n\tDBG_BLOCK_ID_TCC6                                = 0x95,\n\tDBG_BLOCK_ID_TCC7                                = 0x96,\n\tDBG_BLOCK_ID_SPS00                               = 0x97,\n\tDBG_BLOCK_ID_SPS01                               = 0x98,\n\tDBG_BLOCK_ID_SPS02                               = 0x99,\n\tDBG_BLOCK_ID_SPS10                               = 0x9a,\n\tDBG_BLOCK_ID_SPS11                               = 0x9b,\n\tDBG_BLOCK_ID_SPS12                               = 0x9c,\n\tDBG_BLOCK_ID_UNUSED21                            = 0x9d,\n\tDBG_BLOCK_ID_UNUSED22                            = 0x9e,\n\tDBG_BLOCK_ID_TA00                                = 0x9f,\n\tDBG_BLOCK_ID_TA01                                = 0xa0,\n\tDBG_BLOCK_ID_TA02                                = 0xa1,\n\tDBG_BLOCK_ID_TA03                                = 0xa2,\n\tDBG_BLOCK_ID_TA04                                = 0xa3,\n\tDBG_BLOCK_ID_TA05                                = 0xa4,\n\tDBG_BLOCK_ID_TA06                                = 0xa5,\n\tDBG_BLOCK_ID_TA07                                = 0xa6,\n\tDBG_BLOCK_ID_TA08                                = 0xa7,\n\tDBG_BLOCK_ID_TA09                                = 0xa8,\n\tDBG_BLOCK_ID_TA0A                                = 0xa9,\n\tDBG_BLOCK_ID_TA0B                                = 0xaa,\n\tDBG_BLOCK_ID_UNUSED23                            = 0xab,\n\tDBG_BLOCK_ID_UNUSED24                            = 0xac,\n\tDBG_BLOCK_ID_UNUSED25                            = 0xad,\n\tDBG_BLOCK_ID_UNUSED26                            = 0xae,\n\tDBG_BLOCK_ID_TA10                                = 0xaf,\n\tDBG_BLOCK_ID_TA11                                = 0xb0,\n\tDBG_BLOCK_ID_TA12                                = 0xb1,\n\tDBG_BLOCK_ID_TA13                                = 0xb2,\n\tDBG_BLOCK_ID_TA14                                = 0xb3,\n\tDBG_BLOCK_ID_TA15                                = 0xb4,\n\tDBG_BLOCK_ID_TA16                                = 0xb5,\n\tDBG_BLOCK_ID_TA17                                = 0xb6,\n\tDBG_BLOCK_ID_TA18                                = 0xb7,\n\tDBG_BLOCK_ID_TA19                                = 0xb8,\n\tDBG_BLOCK_ID_TA1A                                = 0xb9,\n\tDBG_BLOCK_ID_TA1B                                = 0xba,\n\tDBG_BLOCK_ID_UNUSED27                            = 0xbb,\n\tDBG_BLOCK_ID_UNUSED28                            = 0xbc,\n\tDBG_BLOCK_ID_UNUSED29                            = 0xbd,\n\tDBG_BLOCK_ID_UNUSED30                            = 0xbe,\n\tDBG_BLOCK_ID_TD00                                = 0xbf,\n\tDBG_BLOCK_ID_TD01                                = 0xc0,\n\tDBG_BLOCK_ID_TD02                                = 0xc1,\n\tDBG_BLOCK_ID_TD03                                = 0xc2,\n\tDBG_BLOCK_ID_TD04                                = 0xc3,\n\tDBG_BLOCK_ID_TD05                                = 0xc4,\n\tDBG_BLOCK_ID_TD06                                = 0xc5,\n\tDBG_BLOCK_ID_TD07                                = 0xc6,\n\tDBG_BLOCK_ID_TD08                                = 0xc7,\n\tDBG_BLOCK_ID_TD09                                = 0xc8,\n\tDBG_BLOCK_ID_TD0A                                = 0xc9,\n\tDBG_BLOCK_ID_TD0B                                = 0xca,\n\tDBG_BLOCK_ID_UNUSED31                            = 0xcb,\n\tDBG_BLOCK_ID_UNUSED32                            = 0xcc,\n\tDBG_BLOCK_ID_UNUSED33                            = 0xcd,\n\tDBG_BLOCK_ID_UNUSED34                            = 0xce,\n\tDBG_BLOCK_ID_TD10                                = 0xcf,\n\tDBG_BLOCK_ID_TD11                                = 0xd0,\n\tDBG_BLOCK_ID_TD12                                = 0xd1,\n\tDBG_BLOCK_ID_TD13                                = 0xd2,\n\tDBG_BLOCK_ID_TD14                                = 0xd3,\n\tDBG_BLOCK_ID_TD15                                = 0xd4,\n\tDBG_BLOCK_ID_TD16                                = 0xd5,\n\tDBG_BLOCK_ID_TD17                                = 0xd6,\n\tDBG_BLOCK_ID_TD18                                = 0xd7,\n\tDBG_BLOCK_ID_TD19                                = 0xd8,\n\tDBG_BLOCK_ID_TD1A                                = 0xd9,\n\tDBG_BLOCK_ID_TD1B                                = 0xda,\n\tDBG_BLOCK_ID_UNUSED35                            = 0xdb,\n\tDBG_BLOCK_ID_UNUSED36                            = 0xdc,\n\tDBG_BLOCK_ID_UNUSED37                            = 0xdd,\n\tDBG_BLOCK_ID_UNUSED38                            = 0xde,\n\tDBG_BLOCK_ID_LDS00                               = 0xdf,\n\tDBG_BLOCK_ID_LDS01                               = 0xe0,\n\tDBG_BLOCK_ID_LDS02                               = 0xe1,\n\tDBG_BLOCK_ID_LDS03                               = 0xe2,\n\tDBG_BLOCK_ID_LDS04                               = 0xe3,\n\tDBG_BLOCK_ID_LDS05                               = 0xe4,\n\tDBG_BLOCK_ID_LDS06                               = 0xe5,\n\tDBG_BLOCK_ID_LDS07                               = 0xe6,\n\tDBG_BLOCK_ID_LDS08                               = 0xe7,\n\tDBG_BLOCK_ID_LDS09                               = 0xe8,\n\tDBG_BLOCK_ID_LDS0A                               = 0xe9,\n\tDBG_BLOCK_ID_LDS0B                               = 0xea,\n\tDBG_BLOCK_ID_UNUSED39                            = 0xeb,\n\tDBG_BLOCK_ID_UNUSED40                            = 0xec,\n\tDBG_BLOCK_ID_UNUSED41                            = 0xed,\n\tDBG_BLOCK_ID_UNUSED42                            = 0xee,\n\tDBG_BLOCK_ID_LDS10                               = 0xef,\n\tDBG_BLOCK_ID_LDS11                               = 0xf0,\n\tDBG_BLOCK_ID_LDS12                               = 0xf1,\n\tDBG_BLOCK_ID_LDS13                               = 0xf2,\n\tDBG_BLOCK_ID_LDS14                               = 0xf3,\n\tDBG_BLOCK_ID_LDS15                               = 0xf4,\n\tDBG_BLOCK_ID_LDS16                               = 0xf5,\n\tDBG_BLOCK_ID_LDS17                               = 0xf6,\n\tDBG_BLOCK_ID_LDS18                               = 0xf7,\n\tDBG_BLOCK_ID_LDS19                               = 0xf8,\n\tDBG_BLOCK_ID_LDS1A                               = 0xf9,\n\tDBG_BLOCK_ID_LDS1B                               = 0xfa,\n\tDBG_BLOCK_ID_UNUSED43                            = 0xfb,\n\tDBG_BLOCK_ID_UNUSED44                            = 0xfc,\n\tDBG_BLOCK_ID_UNUSED45                            = 0xfd,\n\tDBG_BLOCK_ID_UNUSED46                            = 0xfe,\n} DebugBlockId;\ntypedef enum DebugBlockId_BY2 {\n\tDBG_BLOCK_ID_RESERVED_BY2                        = 0x0,\n\tDBG_BLOCK_ID_VMC_BY2                             = 0x1,\n\tDBG_BLOCK_ID_UNUSED0_BY2                         = 0x2,\n\tDBG_BLOCK_ID_GRBM_BY2                            = 0x3,\n\tDBG_BLOCK_ID_CSC_BY2                             = 0x4,\n\tDBG_BLOCK_ID_IH_BY2                              = 0x5,\n\tDBG_BLOCK_ID_SQ_BY2                              = 0x6,\n\tDBG_BLOCK_ID_UVD_BY2                             = 0x7,\n\tDBG_BLOCK_ID_SDMA0_BY2                           = 0x8,\n\tDBG_BLOCK_ID_SPIM_BY2                            = 0x9,\n\tDBG_BLOCK_ID_VC0_BY2                             = 0xa,\n\tDBG_BLOCK_ID_PA_BY2                              = 0xb,\n\tDBG_BLOCK_ID_CP0_BY2                             = 0xc,\n\tDBG_BLOCK_ID_CP2_BY2                             = 0xd,\n\tDBG_BLOCK_ID_PC0_BY2                             = 0xe,\n\tDBG_BLOCK_ID_BCI0_BY2                            = 0xf,\n\tDBG_BLOCK_ID_SXM0_BY2                            = 0x10,\n\tDBG_BLOCK_ID_SCT0_BY2                            = 0x11,\n\tDBG_BLOCK_ID_SPM0_BY2                            = 0x12,\n\tDBG_BLOCK_ID_BCI2_BY2                            = 0x13,\n\tDBG_BLOCK_ID_TCA_BY2                             = 0x14,\n\tDBG_BLOCK_ID_TCCA_BY2                            = 0x15,\n\tDBG_BLOCK_ID_MCC_BY2                             = 0x16,\n\tDBG_BLOCK_ID_MCC2_BY2                            = 0x17,\n\tDBG_BLOCK_ID_MCD_BY2                             = 0x18,\n\tDBG_BLOCK_ID_MCD2_BY2                            = 0x19,\n\tDBG_BLOCK_ID_MCD4_BY2                            = 0x1a,\n\tDBG_BLOCK_ID_MCB_BY2                             = 0x1b,\n\tDBG_BLOCK_ID_SQA_BY2                             = 0x1c,\n\tDBG_BLOCK_ID_SQA02_BY2                           = 0x1d,\n\tDBG_BLOCK_ID_SQA11_BY2                           = 0x1e,\n\tDBG_BLOCK_ID_UNUSED8_BY2                         = 0x1f,\n\tDBG_BLOCK_ID_SQB_BY2                             = 0x20,\n\tDBG_BLOCK_ID_SQB10_BY2                           = 0x21,\n\tDBG_BLOCK_ID_UNUSED10_BY2                        = 0x22,\n\tDBG_BLOCK_ID_UNUSED12_BY2                        = 0x23,\n\tDBG_BLOCK_ID_CB_BY2                              = 0x24,\n\tDBG_BLOCK_ID_CB02_BY2                            = 0x25,\n\tDBG_BLOCK_ID_CB10_BY2                            = 0x26,\n\tDBG_BLOCK_ID_CB12_BY2                            = 0x27,\n\tDBG_BLOCK_ID_SXS_BY2                             = 0x28,\n\tDBG_BLOCK_ID_SXS2_BY2                            = 0x29,\n\tDBG_BLOCK_ID_SXS4_BY2                            = 0x2a,\n\tDBG_BLOCK_ID_SXS6_BY2                            = 0x2b,\n\tDBG_BLOCK_ID_DB_BY2                              = 0x2c,\n\tDBG_BLOCK_ID_DB02_BY2                            = 0x2d,\n\tDBG_BLOCK_ID_DB10_BY2                            = 0x2e,\n\tDBG_BLOCK_ID_DB12_BY2                            = 0x2f,\n\tDBG_BLOCK_ID_TCP_BY2                             = 0x30,\n\tDBG_BLOCK_ID_TCP2_BY2                            = 0x31,\n\tDBG_BLOCK_ID_TCP4_BY2                            = 0x32,\n\tDBG_BLOCK_ID_TCP6_BY2                            = 0x33,\n\tDBG_BLOCK_ID_TCP8_BY2                            = 0x34,\n\tDBG_BLOCK_ID_TCP10_BY2                           = 0x35,\n\tDBG_BLOCK_ID_TCP12_BY2                           = 0x36,\n\tDBG_BLOCK_ID_TCP14_BY2                           = 0x37,\n\tDBG_BLOCK_ID_TCP16_BY2                           = 0x38,\n\tDBG_BLOCK_ID_TCP18_BY2                           = 0x39,\n\tDBG_BLOCK_ID_TCP20_BY2                           = 0x3a,\n\tDBG_BLOCK_ID_TCP22_BY2                           = 0x3b,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY2                   = 0x3c,\n\tDBG_BLOCK_ID_TCP_RESERVED2_BY2                   = 0x3d,\n\tDBG_BLOCK_ID_TCP_RESERVED4_BY2                   = 0x3e,\n\tDBG_BLOCK_ID_TCP_RESERVED6_BY2                   = 0x3f,\n\tDBG_BLOCK_ID_TCC_BY2                             = 0x40,\n\tDBG_BLOCK_ID_TCC2_BY2                            = 0x41,\n\tDBG_BLOCK_ID_TCC4_BY2                            = 0x42,\n\tDBG_BLOCK_ID_TCC6_BY2                            = 0x43,\n\tDBG_BLOCK_ID_SPS_BY2                             = 0x44,\n\tDBG_BLOCK_ID_SPS02_BY2                           = 0x45,\n\tDBG_BLOCK_ID_SPS11_BY2                           = 0x46,\n\tDBG_BLOCK_ID_UNUSED14_BY2                        = 0x47,\n\tDBG_BLOCK_ID_TA_BY2                              = 0x48,\n\tDBG_BLOCK_ID_TA02_BY2                            = 0x49,\n\tDBG_BLOCK_ID_TA04_BY2                            = 0x4a,\n\tDBG_BLOCK_ID_TA06_BY2                            = 0x4b,\n\tDBG_BLOCK_ID_TA08_BY2                            = 0x4c,\n\tDBG_BLOCK_ID_TA0A_BY2                            = 0x4d,\n\tDBG_BLOCK_ID_UNUSED20_BY2                        = 0x4e,\n\tDBG_BLOCK_ID_UNUSED22_BY2                        = 0x4f,\n\tDBG_BLOCK_ID_TA10_BY2                            = 0x50,\n\tDBG_BLOCK_ID_TA12_BY2                            = 0x51,\n\tDBG_BLOCK_ID_TA14_BY2                            = 0x52,\n\tDBG_BLOCK_ID_TA16_BY2                            = 0x53,\n\tDBG_BLOCK_ID_TA18_BY2                            = 0x54,\n\tDBG_BLOCK_ID_TA1A_BY2                            = 0x55,\n\tDBG_BLOCK_ID_UNUSED24_BY2                        = 0x56,\n\tDBG_BLOCK_ID_UNUSED26_BY2                        = 0x57,\n\tDBG_BLOCK_ID_TD_BY2                              = 0x58,\n\tDBG_BLOCK_ID_TD02_BY2                            = 0x59,\n\tDBG_BLOCK_ID_TD04_BY2                            = 0x5a,\n\tDBG_BLOCK_ID_TD06_BY2                            = 0x5b,\n\tDBG_BLOCK_ID_TD08_BY2                            = 0x5c,\n\tDBG_BLOCK_ID_TD0A_BY2                            = 0x5d,\n\tDBG_BLOCK_ID_UNUSED28_BY2                        = 0x5e,\n\tDBG_BLOCK_ID_UNUSED30_BY2                        = 0x5f,\n\tDBG_BLOCK_ID_TD10_BY2                            = 0x60,\n\tDBG_BLOCK_ID_TD12_BY2                            = 0x61,\n\tDBG_BLOCK_ID_TD14_BY2                            = 0x62,\n\tDBG_BLOCK_ID_TD16_BY2                            = 0x63,\n\tDBG_BLOCK_ID_TD18_BY2                            = 0x64,\n\tDBG_BLOCK_ID_TD1A_BY2                            = 0x65,\n\tDBG_BLOCK_ID_UNUSED32_BY2                        = 0x66,\n\tDBG_BLOCK_ID_UNUSED34_BY2                        = 0x67,\n\tDBG_BLOCK_ID_LDS_BY2                             = 0x68,\n\tDBG_BLOCK_ID_LDS02_BY2                           = 0x69,\n\tDBG_BLOCK_ID_LDS04_BY2                           = 0x6a,\n\tDBG_BLOCK_ID_LDS06_BY2                           = 0x6b,\n\tDBG_BLOCK_ID_LDS08_BY2                           = 0x6c,\n\tDBG_BLOCK_ID_LDS0A_BY2                           = 0x6d,\n\tDBG_BLOCK_ID_UNUSED36_BY2                        = 0x6e,\n\tDBG_BLOCK_ID_UNUSED38_BY2                        = 0x6f,\n\tDBG_BLOCK_ID_LDS10_BY2                           = 0x70,\n\tDBG_BLOCK_ID_LDS12_BY2                           = 0x71,\n\tDBG_BLOCK_ID_LDS14_BY2                           = 0x72,\n\tDBG_BLOCK_ID_LDS16_BY2                           = 0x73,\n\tDBG_BLOCK_ID_LDS18_BY2                           = 0x74,\n\tDBG_BLOCK_ID_LDS1A_BY2                           = 0x75,\n\tDBG_BLOCK_ID_UNUSED40_BY2                        = 0x76,\n\tDBG_BLOCK_ID_UNUSED42_BY2                        = 0x77,\n} DebugBlockId_BY2;\ntypedef enum DebugBlockId_BY4 {\n\tDBG_BLOCK_ID_RESERVED_BY4                        = 0x0,\n\tDBG_BLOCK_ID_UNUSED0_BY4                         = 0x1,\n\tDBG_BLOCK_ID_CSC_BY4                             = 0x2,\n\tDBG_BLOCK_ID_SQ_BY4                              = 0x3,\n\tDBG_BLOCK_ID_SDMA0_BY4                           = 0x4,\n\tDBG_BLOCK_ID_VC0_BY4                             = 0x5,\n\tDBG_BLOCK_ID_CP0_BY4                             = 0x6,\n\tDBG_BLOCK_ID_UNUSED1_BY4                         = 0x7,\n\tDBG_BLOCK_ID_SXM0_BY4                            = 0x8,\n\tDBG_BLOCK_ID_SPM0_BY4                            = 0x9,\n\tDBG_BLOCK_ID_TCAA_BY4                            = 0xa,\n\tDBG_BLOCK_ID_MCC_BY4                             = 0xb,\n\tDBG_BLOCK_ID_MCD_BY4                             = 0xc,\n\tDBG_BLOCK_ID_MCD4_BY4                            = 0xd,\n\tDBG_BLOCK_ID_SQA_BY4                             = 0xe,\n\tDBG_BLOCK_ID_SQA11_BY4                           = 0xf,\n\tDBG_BLOCK_ID_SQB_BY4                             = 0x10,\n\tDBG_BLOCK_ID_UNUSED10_BY4                        = 0x11,\n\tDBG_BLOCK_ID_CB_BY4                              = 0x12,\n\tDBG_BLOCK_ID_CB10_BY4                            = 0x13,\n\tDBG_BLOCK_ID_SXS_BY4                             = 0x14,\n\tDBG_BLOCK_ID_SXS4_BY4                            = 0x15,\n\tDBG_BLOCK_ID_DB_BY4                              = 0x16,\n\tDBG_BLOCK_ID_DB10_BY4                            = 0x17,\n\tDBG_BLOCK_ID_TCP_BY4                             = 0x18,\n\tDBG_BLOCK_ID_TCP4_BY4                            = 0x19,\n\tDBG_BLOCK_ID_TCP8_BY4                            = 0x1a,\n\tDBG_BLOCK_ID_TCP12_BY4                           = 0x1b,\n\tDBG_BLOCK_ID_TCP16_BY4                           = 0x1c,\n\tDBG_BLOCK_ID_TCP20_BY4                           = 0x1d,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY4                   = 0x1e,\n\tDBG_BLOCK_ID_TCP_RESERVED4_BY4                   = 0x1f,\n\tDBG_BLOCK_ID_TCC_BY4                             = 0x20,\n\tDBG_BLOCK_ID_TCC4_BY4                            = 0x21,\n\tDBG_BLOCK_ID_SPS_BY4                             = 0x22,\n\tDBG_BLOCK_ID_SPS11_BY4                           = 0x23,\n\tDBG_BLOCK_ID_TA_BY4                              = 0x24,\n\tDBG_BLOCK_ID_TA04_BY4                            = 0x25,\n\tDBG_BLOCK_ID_TA08_BY4                            = 0x26,\n\tDBG_BLOCK_ID_UNUSED20_BY4                        = 0x27,\n\tDBG_BLOCK_ID_TA10_BY4                            = 0x28,\n\tDBG_BLOCK_ID_TA14_BY4                            = 0x29,\n\tDBG_BLOCK_ID_TA18_BY4                            = 0x2a,\n\tDBG_BLOCK_ID_UNUSED24_BY4                        = 0x2b,\n\tDBG_BLOCK_ID_TD_BY4                              = 0x2c,\n\tDBG_BLOCK_ID_TD04_BY4                            = 0x2d,\n\tDBG_BLOCK_ID_TD08_BY4                            = 0x2e,\n\tDBG_BLOCK_ID_UNUSED28_BY4                        = 0x2f,\n\tDBG_BLOCK_ID_TD10_BY4                            = 0x30,\n\tDBG_BLOCK_ID_TD14_BY4                            = 0x31,\n\tDBG_BLOCK_ID_TD18_BY4                            = 0x32,\n\tDBG_BLOCK_ID_UNUSED32_BY4                        = 0x33,\n\tDBG_BLOCK_ID_LDS_BY4                             = 0x34,\n\tDBG_BLOCK_ID_LDS04_BY4                           = 0x35,\n\tDBG_BLOCK_ID_LDS08_BY4                           = 0x36,\n\tDBG_BLOCK_ID_UNUSED36_BY4                        = 0x37,\n\tDBG_BLOCK_ID_LDS10_BY4                           = 0x38,\n\tDBG_BLOCK_ID_LDS14_BY4                           = 0x39,\n\tDBG_BLOCK_ID_LDS18_BY4                           = 0x3a,\n\tDBG_BLOCK_ID_UNUSED40_BY4                        = 0x3b,\n} DebugBlockId_BY4;\ntypedef enum DebugBlockId_BY8 {\n\tDBG_BLOCK_ID_RESERVED_BY8                        = 0x0,\n\tDBG_BLOCK_ID_CSC_BY8                             = 0x1,\n\tDBG_BLOCK_ID_SDMA0_BY8                           = 0x2,\n\tDBG_BLOCK_ID_CP0_BY8                             = 0x3,\n\tDBG_BLOCK_ID_SXM0_BY8                            = 0x4,\n\tDBG_BLOCK_ID_TCA_BY8                             = 0x5,\n\tDBG_BLOCK_ID_MCD_BY8                             = 0x6,\n\tDBG_BLOCK_ID_SQA_BY8                             = 0x7,\n\tDBG_BLOCK_ID_SQB_BY8                             = 0x8,\n\tDBG_BLOCK_ID_CB_BY8                              = 0x9,\n\tDBG_BLOCK_ID_SXS_BY8                             = 0xa,\n\tDBG_BLOCK_ID_DB_BY8                              = 0xb,\n\tDBG_BLOCK_ID_TCP_BY8                             = 0xc,\n\tDBG_BLOCK_ID_TCP8_BY8                            = 0xd,\n\tDBG_BLOCK_ID_TCP16_BY8                           = 0xe,\n\tDBG_BLOCK_ID_TCP_RESERVED0_BY8                   = 0xf,\n\tDBG_BLOCK_ID_TCC_BY8                             = 0x10,\n\tDBG_BLOCK_ID_SPS_BY8                             = 0x11,\n\tDBG_BLOCK_ID_TA_BY8                              = 0x12,\n\tDBG_BLOCK_ID_TA08_BY8                            = 0x13,\n\tDBG_BLOCK_ID_TA10_BY8                            = 0x14,\n\tDBG_BLOCK_ID_TA18_BY8                            = 0x15,\n\tDBG_BLOCK_ID_TD_BY8                              = 0x16,\n\tDBG_BLOCK_ID_TD08_BY8                            = 0x17,\n\tDBG_BLOCK_ID_TD10_BY8                            = 0x18,\n\tDBG_BLOCK_ID_TD18_BY8                            = 0x19,\n\tDBG_BLOCK_ID_LDS_BY8                             = 0x1a,\n\tDBG_BLOCK_ID_LDS08_BY8                           = 0x1b,\n\tDBG_BLOCK_ID_LDS10_BY8                           = 0x1c,\n\tDBG_BLOCK_ID_LDS18_BY8                           = 0x1d,\n} DebugBlockId_BY8;\ntypedef enum DebugBlockId_BY16 {\n\tDBG_BLOCK_ID_RESERVED_BY16                       = 0x0,\n\tDBG_BLOCK_ID_SDMA0_BY16                          = 0x1,\n\tDBG_BLOCK_ID_SXM_BY16                            = 0x2,\n\tDBG_BLOCK_ID_MCD_BY16                            = 0x3,\n\tDBG_BLOCK_ID_SQB_BY16                            = 0x4,\n\tDBG_BLOCK_ID_SXS_BY16                            = 0x5,\n\tDBG_BLOCK_ID_TCP_BY16                            = 0x6,\n\tDBG_BLOCK_ID_TCP16_BY16                          = 0x7,\n\tDBG_BLOCK_ID_TCC_BY16                            = 0x8,\n\tDBG_BLOCK_ID_TA_BY16                             = 0x9,\n\tDBG_BLOCK_ID_TA10_BY16                           = 0xa,\n\tDBG_BLOCK_ID_TD_BY16                             = 0xb,\n\tDBG_BLOCK_ID_TD10_BY16                           = 0xc,\n\tDBG_BLOCK_ID_LDS_BY16                            = 0xd,\n\tDBG_BLOCK_ID_LDS10_BY16                          = 0xe,\n} DebugBlockId_BY16;\ntypedef enum SurfaceEndian {\n\tENDIAN_NONE                                      = 0x0,\n\tENDIAN_8IN16                                     = 0x1,\n\tENDIAN_8IN32                                     = 0x2,\n\tENDIAN_8IN64                                     = 0x3,\n} SurfaceEndian;\ntypedef enum ArrayMode {\n\tARRAY_LINEAR_GENERAL                             = 0x0,\n\tARRAY_LINEAR_ALIGNED                             = 0x1,\n\tARRAY_1D_TILED_THIN1                             = 0x2,\n\tARRAY_1D_TILED_THICK                             = 0x3,\n\tARRAY_2D_TILED_THIN1                             = 0x4,\n\tARRAY_PRT_TILED_THIN1                            = 0x5,\n\tARRAY_PRT_2D_TILED_THIN1                         = 0x6,\n\tARRAY_2D_TILED_THICK                             = 0x7,\n\tARRAY_2D_TILED_XTHICK                            = 0x8,\n\tARRAY_PRT_TILED_THICK                            = 0x9,\n\tARRAY_PRT_2D_TILED_THICK                         = 0xa,\n\tARRAY_PRT_3D_TILED_THIN1                         = 0xb,\n\tARRAY_3D_TILED_THIN1                             = 0xc,\n\tARRAY_3D_TILED_THICK                             = 0xd,\n\tARRAY_3D_TILED_XTHICK                            = 0xe,\n\tARRAY_PRT_3D_TILED_THICK                         = 0xf,\n} ArrayMode;\ntypedef enum PipeTiling {\n\tCONFIG_1_PIPE                                    = 0x0,\n\tCONFIG_2_PIPE                                    = 0x1,\n\tCONFIG_4_PIPE                                    = 0x2,\n\tCONFIG_8_PIPE                                    = 0x3,\n} PipeTiling;\ntypedef enum BankTiling {\n\tCONFIG_4_BANK                                    = 0x0,\n\tCONFIG_8_BANK                                    = 0x1,\n} BankTiling;\ntypedef enum GroupInterleave {\n\tCONFIG_256B_GROUP                                = 0x0,\n\tCONFIG_512B_GROUP                                = 0x1,\n} GroupInterleave;\ntypedef enum RowTiling {\n\tCONFIG_1KB_ROW                                   = 0x0,\n\tCONFIG_2KB_ROW                                   = 0x1,\n\tCONFIG_4KB_ROW                                   = 0x2,\n\tCONFIG_8KB_ROW                                   = 0x3,\n\tCONFIG_1KB_ROW_OPT                               = 0x4,\n\tCONFIG_2KB_ROW_OPT                               = 0x5,\n\tCONFIG_4KB_ROW_OPT                               = 0x6,\n\tCONFIG_8KB_ROW_OPT                               = 0x7,\n} RowTiling;\ntypedef enum BankSwapBytes {\n\tCONFIG_128B_SWAPS                                = 0x0,\n\tCONFIG_256B_SWAPS                                = 0x1,\n\tCONFIG_512B_SWAPS                                = 0x2,\n\tCONFIG_1KB_SWAPS                                 = 0x3,\n} BankSwapBytes;\ntypedef enum SampleSplitBytes {\n\tCONFIG_1KB_SPLIT                                 = 0x0,\n\tCONFIG_2KB_SPLIT                                 = 0x1,\n\tCONFIG_4KB_SPLIT                                 = 0x2,\n\tCONFIG_8KB_SPLIT                                 = 0x3,\n} SampleSplitBytes;\ntypedef enum NumPipes {\n\tADDR_CONFIG_1_PIPE                               = 0x0,\n\tADDR_CONFIG_2_PIPE                               = 0x1,\n\tADDR_CONFIG_4_PIPE                               = 0x2,\n\tADDR_CONFIG_8_PIPE                               = 0x3,\n} NumPipes;\ntypedef enum PipeInterleaveSize {\n\tADDR_CONFIG_PIPE_INTERLEAVE_256B                 = 0x0,\n\tADDR_CONFIG_PIPE_INTERLEAVE_512B                 = 0x1,\n} PipeInterleaveSize;\ntypedef enum BankInterleaveSize {\n\tADDR_CONFIG_BANK_INTERLEAVE_1                    = 0x0,\n\tADDR_CONFIG_BANK_INTERLEAVE_2                    = 0x1,\n\tADDR_CONFIG_BANK_INTERLEAVE_4                    = 0x2,\n\tADDR_CONFIG_BANK_INTERLEAVE_8                    = 0x3,\n} BankInterleaveSize;\ntypedef enum NumShaderEngines {\n\tADDR_CONFIG_1_SHADER_ENGINE                      = 0x0,\n\tADDR_CONFIG_2_SHADER_ENGINE                      = 0x1,\n} NumShaderEngines;\ntypedef enum ShaderEngineTileSize {\n\tADDR_CONFIG_SE_TILE_16                           = 0x0,\n\tADDR_CONFIG_SE_TILE_32                           = 0x1,\n} ShaderEngineTileSize;\ntypedef enum NumGPUs {\n\tADDR_CONFIG_1_GPU                                = 0x0,\n\tADDR_CONFIG_2_GPU                                = 0x1,\n\tADDR_CONFIG_4_GPU                                = 0x2,\n} NumGPUs;\ntypedef enum MultiGPUTileSize {\n\tADDR_CONFIG_GPU_TILE_16                          = 0x0,\n\tADDR_CONFIG_GPU_TILE_32                          = 0x1,\n\tADDR_CONFIG_GPU_TILE_64                          = 0x2,\n\tADDR_CONFIG_GPU_TILE_128                         = 0x3,\n} MultiGPUTileSize;\ntypedef enum RowSize {\n\tADDR_CONFIG_1KB_ROW                              = 0x0,\n\tADDR_CONFIG_2KB_ROW                              = 0x1,\n\tADDR_CONFIG_4KB_ROW                              = 0x2,\n} RowSize;\ntypedef enum NumLowerPipes {\n\tADDR_CONFIG_1_LOWER_PIPES                        = 0x0,\n\tADDR_CONFIG_2_LOWER_PIPES                        = 0x1,\n} NumLowerPipes;\ntypedef enum ColorTransform {\n\tDCC_CT_AUTO                                      = 0x0,\n\tDCC_CT_NONE                                      = 0x1,\n\tABGR_TO_A_BG_G_RB                                = 0x2,\n\tBGRA_TO_BG_G_RB_A                                = 0x3,\n} ColorTransform;\ntypedef enum CompareRef {\n\tREF_NEVER                                        = 0x0,\n\tREF_LESS                                         = 0x1,\n\tREF_EQUAL                                        = 0x2,\n\tREF_LEQUAL                                       = 0x3,\n\tREF_GREATER                                      = 0x4,\n\tREF_NOTEQUAL                                     = 0x5,\n\tREF_GEQUAL                                       = 0x6,\n\tREF_ALWAYS                                       = 0x7,\n} CompareRef;\ntypedef enum ReadSize {\n\tREAD_256_BITS                                    = 0x0,\n\tREAD_512_BITS                                    = 0x1,\n} ReadSize;\ntypedef enum DepthFormat {\n\tDEPTH_INVALID                                    = 0x0,\n\tDEPTH_16                                         = 0x1,\n\tDEPTH_X8_24                                      = 0x2,\n\tDEPTH_8_24                                       = 0x3,\n\tDEPTH_X8_24_FLOAT                                = 0x4,\n\tDEPTH_8_24_FLOAT                                 = 0x5,\n\tDEPTH_32_FLOAT                                   = 0x6,\n\tDEPTH_X24_8_32_FLOAT                             = 0x7,\n} DepthFormat;\ntypedef enum ZFormat {\n\tZ_INVALID                                        = 0x0,\n\tZ_16                                             = 0x1,\n\tZ_24                                             = 0x2,\n\tZ_32_FLOAT                                       = 0x3,\n} ZFormat;\ntypedef enum StencilFormat {\n\tSTENCIL_INVALID                                  = 0x0,\n\tSTENCIL_8                                        = 0x1,\n} StencilFormat;\ntypedef enum CmaskMode {\n\tCMASK_CLEAR_NONE                                 = 0x0,\n\tCMASK_CLEAR_ONE                                  = 0x1,\n\tCMASK_CLEAR_ALL                                  = 0x2,\n\tCMASK_ANY_EXPANDED                               = 0x3,\n\tCMASK_ALPHA0_FRAG1                               = 0x4,\n\tCMASK_ALPHA0_FRAG2                               = 0x5,\n\tCMASK_ALPHA0_FRAG4                               = 0x6,\n\tCMASK_ALPHA0_FRAGS                               = 0x7,\n\tCMASK_ALPHA1_FRAG1                               = 0x8,\n\tCMASK_ALPHA1_FRAG2                               = 0x9,\n\tCMASK_ALPHA1_FRAG4                               = 0xa,\n\tCMASK_ALPHA1_FRAGS                               = 0xb,\n\tCMASK_ALPHAX_FRAG1                               = 0xc,\n\tCMASK_ALPHAX_FRAG2                               = 0xd,\n\tCMASK_ALPHAX_FRAG4                               = 0xe,\n\tCMASK_ALPHAX_FRAGS                               = 0xf,\n} CmaskMode;\ntypedef enum QuadExportFormat {\n\tEXPORT_UNUSED                                    = 0x0,\n\tEXPORT_32_R                                      = 0x1,\n\tEXPORT_32_GR                                     = 0x2,\n\tEXPORT_32_AR                                     = 0x3,\n\tEXPORT_FP16_ABGR                                 = 0x4,\n\tEXPORT_UNSIGNED16_ABGR                           = 0x5,\n\tEXPORT_SIGNED16_ABGR                             = 0x6,\n\tEXPORT_32_ABGR                                   = 0x7,\n\tEXPORT_32BPP_8PIX                                = 0x8,\n\tEXPORT_16_16_UNSIGNED_8PIX                       = 0x9,\n\tEXPORT_16_16_SIGNED_8PIX                         = 0xa,\n\tEXPORT_16_16_FLOAT_8PIX                          = 0xb,\n} QuadExportFormat;\ntypedef enum QuadExportFormatOld {\n\tEXPORT_4P_32BPC_ABGR                             = 0x0,\n\tEXPORT_4P_16BPC_ABGR                             = 0x1,\n\tEXPORT_4P_32BPC_GR                               = 0x2,\n\tEXPORT_4P_32BPC_AR                               = 0x3,\n\tEXPORT_2P_32BPC_ABGR                             = 0x4,\n\tEXPORT_8P_32BPC_R                                = 0x5,\n} QuadExportFormatOld;\ntypedef enum ColorFormat {\n\tCOLOR_INVALID                                    = 0x0,\n\tCOLOR_8                                          = 0x1,\n\tCOLOR_16                                         = 0x2,\n\tCOLOR_8_8                                        = 0x3,\n\tCOLOR_32                                         = 0x4,\n\tCOLOR_16_16                                      = 0x5,\n\tCOLOR_10_11_11                                   = 0x6,\n\tCOLOR_11_11_10                                   = 0x7,\n\tCOLOR_10_10_10_2                                 = 0x8,\n\tCOLOR_2_10_10_10                                 = 0x9,\n\tCOLOR_8_8_8_8                                    = 0xa,\n\tCOLOR_32_32                                      = 0xb,\n\tCOLOR_16_16_16_16                                = 0xc,\n\tCOLOR_RESERVED_13                                = 0xd,\n\tCOLOR_32_32_32_32                                = 0xe,\n\tCOLOR_RESERVED_15                                = 0xf,\n\tCOLOR_5_6_5                                      = 0x10,\n\tCOLOR_1_5_5_5                                    = 0x11,\n\tCOLOR_5_5_5_1                                    = 0x12,\n\tCOLOR_4_4_4_4                                    = 0x13,\n\tCOLOR_8_24                                       = 0x14,\n\tCOLOR_24_8                                       = 0x15,\n\tCOLOR_X24_8_32_FLOAT                             = 0x16,\n\tCOLOR_RESERVED_23                                = 0x17,\n\tCOLOR_RESERVED_24                                = 0x18,\n\tCOLOR_RESERVED_25                                = 0x19,\n\tCOLOR_RESERVED_26                                = 0x1a,\n\tCOLOR_RESERVED_27                                = 0x1b,\n\tCOLOR_RESERVED_28                                = 0x1c,\n\tCOLOR_RESERVED_29                                = 0x1d,\n\tCOLOR_RESERVED_30                                = 0x1e,\n} ColorFormat;\ntypedef enum SurfaceFormat {\n\tFMT_INVALID                                      = 0x0,\n\tFMT_8                                            = 0x1,\n\tFMT_16                                           = 0x2,\n\tFMT_8_8                                          = 0x3,\n\tFMT_32                                           = 0x4,\n\tFMT_16_16                                        = 0x5,\n\tFMT_10_11_11                                     = 0x6,\n\tFMT_11_11_10                                     = 0x7,\n\tFMT_10_10_10_2                                   = 0x8,\n\tFMT_2_10_10_10                                   = 0x9,\n\tFMT_8_8_8_8                                      = 0xa,\n\tFMT_32_32                                        = 0xb,\n\tFMT_16_16_16_16                                  = 0xc,\n\tFMT_32_32_32                                     = 0xd,\n\tFMT_32_32_32_32                                  = 0xe,\n\tFMT_RESERVED_4                                   = 0xf,\n\tFMT_5_6_5                                        = 0x10,\n\tFMT_1_5_5_5                                      = 0x11,\n\tFMT_5_5_5_1                                      = 0x12,\n\tFMT_4_4_4_4                                      = 0x13,\n\tFMT_8_24                                         = 0x14,\n\tFMT_24_8                                         = 0x15,\n\tFMT_X24_8_32_FLOAT                               = 0x16,\n\tFMT_RESERVED_33                                  = 0x17,\n\tFMT_11_11_10_FLOAT                               = 0x18,\n\tFMT_16_FLOAT                                     = 0x19,\n\tFMT_32_FLOAT                                     = 0x1a,\n\tFMT_16_16_FLOAT                                  = 0x1b,\n\tFMT_8_24_FLOAT                                   = 0x1c,\n\tFMT_24_8_FLOAT                                   = 0x1d,\n\tFMT_32_32_FLOAT                                  = 0x1e,\n\tFMT_10_11_11_FLOAT                               = 0x1f,\n\tFMT_16_16_16_16_FLOAT                            = 0x20,\n\tFMT_3_3_2                                        = 0x21,\n\tFMT_6_5_5                                        = 0x22,\n\tFMT_32_32_32_32_FLOAT                            = 0x23,\n\tFMT_RESERVED_36                                  = 0x24,\n\tFMT_1                                            = 0x25,\n\tFMT_1_REVERSED                                   = 0x26,\n\tFMT_GB_GR                                        = 0x27,\n\tFMT_BG_RG                                        = 0x28,\n\tFMT_32_AS_8                                      = 0x29,\n\tFMT_32_AS_8_8                                    = 0x2a,\n\tFMT_5_9_9_9_SHAREDEXP                            = 0x2b,\n\tFMT_8_8_8                                        = 0x2c,\n\tFMT_16_16_16                                     = 0x2d,\n\tFMT_16_16_16_FLOAT                               = 0x2e,\n\tFMT_4_4                                          = 0x2f,\n\tFMT_32_32_32_FLOAT                               = 0x30,\n\tFMT_BC1                                          = 0x31,\n\tFMT_BC2                                          = 0x32,\n\tFMT_BC3                                          = 0x33,\n\tFMT_BC4                                          = 0x34,\n\tFMT_BC5                                          = 0x35,\n\tFMT_BC6                                          = 0x36,\n\tFMT_BC7                                          = 0x37,\n\tFMT_32_AS_32_32_32_32                            = 0x38,\n\tFMT_APC3                                         = 0x39,\n\tFMT_APC4                                         = 0x3a,\n\tFMT_APC5                                         = 0x3b,\n\tFMT_APC6                                         = 0x3c,\n\tFMT_APC7                                         = 0x3d,\n\tFMT_CTX1                                         = 0x3e,\n\tFMT_RESERVED_63                                  = 0x3f,\n} SurfaceFormat;\ntypedef enum BUF_DATA_FORMAT {\n\tBUF_DATA_FORMAT_INVALID                          = 0x0,\n\tBUF_DATA_FORMAT_8                                = 0x1,\n\tBUF_DATA_FORMAT_16                               = 0x2,\n\tBUF_DATA_FORMAT_8_8                              = 0x3,\n\tBUF_DATA_FORMAT_32                               = 0x4,\n\tBUF_DATA_FORMAT_16_16                            = 0x5,\n\tBUF_DATA_FORMAT_10_11_11                         = 0x6,\n\tBUF_DATA_FORMAT_11_11_10                         = 0x7,\n\tBUF_DATA_FORMAT_10_10_10_2                       = 0x8,\n\tBUF_DATA_FORMAT_2_10_10_10                       = 0x9,\n\tBUF_DATA_FORMAT_8_8_8_8                          = 0xa,\n\tBUF_DATA_FORMAT_32_32                            = 0xb,\n\tBUF_DATA_FORMAT_16_16_16_16                      = 0xc,\n\tBUF_DATA_FORMAT_32_32_32                         = 0xd,\n\tBUF_DATA_FORMAT_32_32_32_32                      = 0xe,\n\tBUF_DATA_FORMAT_RESERVED_15                      = 0xf,\n} BUF_DATA_FORMAT;\ntypedef enum IMG_DATA_FORMAT {\n\tIMG_DATA_FORMAT_INVALID                          = 0x0,\n\tIMG_DATA_FORMAT_8                                = 0x1,\n\tIMG_DATA_FORMAT_16                               = 0x2,\n\tIMG_DATA_FORMAT_8_8                              = 0x3,\n\tIMG_DATA_FORMAT_32                               = 0x4,\n\tIMG_DATA_FORMAT_16_16                            = 0x5,\n\tIMG_DATA_FORMAT_10_11_11                         = 0x6,\n\tIMG_DATA_FORMAT_11_11_10                         = 0x7,\n\tIMG_DATA_FORMAT_10_10_10_2                       = 0x8,\n\tIMG_DATA_FORMAT_2_10_10_10                       = 0x9,\n\tIMG_DATA_FORMAT_8_8_8_8                          = 0xa,\n\tIMG_DATA_FORMAT_32_32                            = 0xb,\n\tIMG_DATA_FORMAT_16_16_16_16                      = 0xc,\n\tIMG_DATA_FORMAT_32_32_32                         = 0xd,\n\tIMG_DATA_FORMAT_32_32_32_32                      = 0xe,\n\tIMG_DATA_FORMAT_16_AS_32_32                      = 0xf,\n\tIMG_DATA_FORMAT_5_6_5                            = 0x10,\n\tIMG_DATA_FORMAT_1_5_5_5                          = 0x11,\n\tIMG_DATA_FORMAT_5_5_5_1                          = 0x12,\n\tIMG_DATA_FORMAT_4_4_4_4                          = 0x13,\n\tIMG_DATA_FORMAT_8_24                             = 0x14,\n\tIMG_DATA_FORMAT_24_8                             = 0x15,\n\tIMG_DATA_FORMAT_X24_8_32                         = 0x16,\n\tIMG_DATA_FORMAT_8_AS_8_8_8_8                     = 0x17,\n\tIMG_DATA_FORMAT_ETC2_RGB                         = 0x18,\n\tIMG_DATA_FORMAT_ETC2_RGBA                        = 0x19,\n\tIMG_DATA_FORMAT_ETC2_R                           = 0x1a,\n\tIMG_DATA_FORMAT_ETC2_RG                          = 0x1b,\n\tIMG_DATA_FORMAT_ETC2_RGBA1                       = 0x1c,\n\tIMG_DATA_FORMAT_RESERVED_29                      = 0x1d,\n\tIMG_DATA_FORMAT_RESERVED_30                      = 0x1e,\n\tIMG_DATA_FORMAT_RESERVED_31                      = 0x1f,\n\tIMG_DATA_FORMAT_GB_GR                            = 0x20,\n\tIMG_DATA_FORMAT_BG_RG                            = 0x21,\n\tIMG_DATA_FORMAT_5_9_9_9                          = 0x22,\n\tIMG_DATA_FORMAT_BC1                              = 0x23,\n\tIMG_DATA_FORMAT_BC2                              = 0x24,\n\tIMG_DATA_FORMAT_BC3                              = 0x25,\n\tIMG_DATA_FORMAT_BC4                              = 0x26,\n\tIMG_DATA_FORMAT_BC5                              = 0x27,\n\tIMG_DATA_FORMAT_BC6                              = 0x28,\n\tIMG_DATA_FORMAT_BC7                              = 0x29,\n\tIMG_DATA_FORMAT_16_AS_16_16_16_16                = 0x2a,\n\tIMG_DATA_FORMAT_16_AS_32_32_32_32                = 0x2b,\n\tIMG_DATA_FORMAT_FMASK8_S2_F1                     = 0x2c,\n\tIMG_DATA_FORMAT_FMASK8_S4_F1                     = 0x2d,\n\tIMG_DATA_FORMAT_FMASK8_S8_F1                     = 0x2e,\n\tIMG_DATA_FORMAT_FMASK8_S2_F2                     = 0x2f,\n\tIMG_DATA_FORMAT_FMASK8_S4_F2                     = 0x30,\n\tIMG_DATA_FORMAT_FMASK8_S4_F4                     = 0x31,\n\tIMG_DATA_FORMAT_FMASK16_S16_F1                   = 0x32,\n\tIMG_DATA_FORMAT_FMASK16_S8_F2                    = 0x33,\n\tIMG_DATA_FORMAT_FMASK32_S16_F2                   = 0x34,\n\tIMG_DATA_FORMAT_FMASK32_S8_F4                    = 0x35,\n\tIMG_DATA_FORMAT_FMASK32_S8_F8                    = 0x36,\n\tIMG_DATA_FORMAT_FMASK64_S16_F4                   = 0x37,\n\tIMG_DATA_FORMAT_FMASK64_S16_F8                   = 0x38,\n\tIMG_DATA_FORMAT_4_4                              = 0x39,\n\tIMG_DATA_FORMAT_6_5_5                            = 0x3a,\n\tIMG_DATA_FORMAT_1                                = 0x3b,\n\tIMG_DATA_FORMAT_1_REVERSED                       = 0x3c,\n\tIMG_DATA_FORMAT_8_AS_32                          = 0x3d,\n\tIMG_DATA_FORMAT_8_AS_32_32                       = 0x3e,\n\tIMG_DATA_FORMAT_32_AS_32_32_32_32                = 0x3f,\n} IMG_DATA_FORMAT;\ntypedef enum BUF_NUM_FORMAT {\n\tBUF_NUM_FORMAT_UNORM                             = 0x0,\n\tBUF_NUM_FORMAT_SNORM                             = 0x1,\n\tBUF_NUM_FORMAT_USCALED                           = 0x2,\n\tBUF_NUM_FORMAT_SSCALED                           = 0x3,\n\tBUF_NUM_FORMAT_UINT                              = 0x4,\n\tBUF_NUM_FORMAT_SINT                              = 0x5,\n\tBUF_NUM_FORMAT_RESERVED_6                        = 0x6,\n\tBUF_NUM_FORMAT_FLOAT                             = 0x7,\n} BUF_NUM_FORMAT;\ntypedef enum IMG_NUM_FORMAT {\n\tIMG_NUM_FORMAT_UNORM                             = 0x0,\n\tIMG_NUM_FORMAT_SNORM                             = 0x1,\n\tIMG_NUM_FORMAT_USCALED                           = 0x2,\n\tIMG_NUM_FORMAT_SSCALED                           = 0x3,\n\tIMG_NUM_FORMAT_UINT                              = 0x4,\n\tIMG_NUM_FORMAT_SINT                              = 0x5,\n\tIMG_NUM_FORMAT_RESERVED_6                        = 0x6,\n\tIMG_NUM_FORMAT_FLOAT                             = 0x7,\n\tIMG_NUM_FORMAT_RESERVED_8                        = 0x8,\n\tIMG_NUM_FORMAT_SRGB                              = 0x9,\n\tIMG_NUM_FORMAT_RESERVED_10                       = 0xa,\n\tIMG_NUM_FORMAT_RESERVED_11                       = 0xb,\n\tIMG_NUM_FORMAT_RESERVED_12                       = 0xc,\n\tIMG_NUM_FORMAT_RESERVED_13                       = 0xd,\n\tIMG_NUM_FORMAT_RESERVED_14                       = 0xe,\n\tIMG_NUM_FORMAT_RESERVED_15                       = 0xf,\n} IMG_NUM_FORMAT;\ntypedef enum TileType {\n\tARRAY_COLOR_TILE                                 = 0x0,\n\tARRAY_DEPTH_TILE                                 = 0x1,\n} TileType;\ntypedef enum NonDispTilingOrder {\n\tADDR_SURF_MICRO_TILING_DISPLAY                   = 0x0,\n\tADDR_SURF_MICRO_TILING_NON_DISPLAY               = 0x1,\n} NonDispTilingOrder;\ntypedef enum MicroTileMode {\n\tADDR_SURF_DISPLAY_MICRO_TILING                   = 0x0,\n\tADDR_SURF_THIN_MICRO_TILING                      = 0x1,\n\tADDR_SURF_DEPTH_MICRO_TILING                     = 0x2,\n\tADDR_SURF_ROTATED_MICRO_TILING                   = 0x3,\n\tADDR_SURF_THICK_MICRO_TILING                     = 0x4,\n} MicroTileMode;\ntypedef enum TileSplit {\n\tADDR_SURF_TILE_SPLIT_64B                         = 0x0,\n\tADDR_SURF_TILE_SPLIT_128B                        = 0x1,\n\tADDR_SURF_TILE_SPLIT_256B                        = 0x2,\n\tADDR_SURF_TILE_SPLIT_512B                        = 0x3,\n\tADDR_SURF_TILE_SPLIT_1KB                         = 0x4,\n\tADDR_SURF_TILE_SPLIT_2KB                         = 0x5,\n\tADDR_SURF_TILE_SPLIT_4KB                         = 0x6,\n} TileSplit;\ntypedef enum SampleSplit {\n\tADDR_SURF_SAMPLE_SPLIT_1                         = 0x0,\n\tADDR_SURF_SAMPLE_SPLIT_2                         = 0x1,\n\tADDR_SURF_SAMPLE_SPLIT_4                         = 0x2,\n\tADDR_SURF_SAMPLE_SPLIT_8                         = 0x3,\n} SampleSplit;\ntypedef enum PipeConfig {\n\tADDR_SURF_P2                                     = 0x0,\n\tADDR_SURF_P2_RESERVED0                           = 0x1,\n\tADDR_SURF_P2_RESERVED1                           = 0x2,\n\tADDR_SURF_P2_RESERVED2                           = 0x3,\n\tADDR_SURF_P4_8x16                                = 0x4,\n\tADDR_SURF_P4_16x16                               = 0x5,\n\tADDR_SURF_P4_16x32                               = 0x6,\n\tADDR_SURF_P4_32x32                               = 0x7,\n\tADDR_SURF_P8_16x16_8x16                          = 0x8,\n\tADDR_SURF_P8_16x32_8x16                          = 0x9,\n\tADDR_SURF_P8_32x32_8x16                          = 0xa,\n\tADDR_SURF_P8_16x32_16x16                         = 0xb,\n\tADDR_SURF_P8_32x32_16x16                         = 0xc,\n\tADDR_SURF_P8_32x32_16x32                         = 0xd,\n\tADDR_SURF_P8_32x64_32x32                         = 0xe,\n\tADDR_SURF_P8_RESERVED0                           = 0xf,\n\tADDR_SURF_P16_32x32_8x16                         = 0x10,\n\tADDR_SURF_P16_32x32_16x16                        = 0x11,\n} PipeConfig;\ntypedef enum NumBanks {\n\tADDR_SURF_2_BANK                                 = 0x0,\n\tADDR_SURF_4_BANK                                 = 0x1,\n\tADDR_SURF_8_BANK                                 = 0x2,\n\tADDR_SURF_16_BANK                                = 0x3,\n} NumBanks;\ntypedef enum BankWidth {\n\tADDR_SURF_BANK_WIDTH_1                           = 0x0,\n\tADDR_SURF_BANK_WIDTH_2                           = 0x1,\n\tADDR_SURF_BANK_WIDTH_4                           = 0x2,\n\tADDR_SURF_BANK_WIDTH_8                           = 0x3,\n} BankWidth;\ntypedef enum BankHeight {\n\tADDR_SURF_BANK_HEIGHT_1                          = 0x0,\n\tADDR_SURF_BANK_HEIGHT_2                          = 0x1,\n\tADDR_SURF_BANK_HEIGHT_4                          = 0x2,\n\tADDR_SURF_BANK_HEIGHT_8                          = 0x3,\n} BankHeight;\ntypedef enum BankWidthHeight {\n\tADDR_SURF_BANK_WH_1                              = 0x0,\n\tADDR_SURF_BANK_WH_2                              = 0x1,\n\tADDR_SURF_BANK_WH_4                              = 0x2,\n\tADDR_SURF_BANK_WH_8                              = 0x3,\n} BankWidthHeight;\ntypedef enum MacroTileAspect {\n\tADDR_SURF_MACRO_ASPECT_1                         = 0x0,\n\tADDR_SURF_MACRO_ASPECT_2                         = 0x1,\n\tADDR_SURF_MACRO_ASPECT_4                         = 0x2,\n\tADDR_SURF_MACRO_ASPECT_8                         = 0x3,\n} MacroTileAspect;\ntypedef enum GATCL1RequestType {\n\tGATCL1_TYPE_NORMAL                               = 0x0,\n\tGATCL1_TYPE_SHOOTDOWN                            = 0x1,\n\tGATCL1_TYPE_BYPASS                               = 0x2,\n} GATCL1RequestType;\ntypedef enum TCC_CACHE_POLICIES {\n\tTCC_CACHE_POLICY_LRU                             = 0x0,\n\tTCC_CACHE_POLICY_STREAM                          = 0x1,\n} TCC_CACHE_POLICIES;\ntypedef enum MTYPE {\n\tMTYPE_NC_NV                                      = 0x0,\n\tMTYPE_NC                                         = 0x1,\n\tMTYPE_CC                                         = 0x2,\n\tMTYPE_UC                                         = 0x3,\n} MTYPE;\ntypedef enum PERFMON_COUNTER_MODE {\n\tPERFMON_COUNTER_MODE_ACCUM                       = 0x0,\n\tPERFMON_COUNTER_MODE_ACTIVE_CYCLES               = 0x1,\n\tPERFMON_COUNTER_MODE_MAX                         = 0x2,\n\tPERFMON_COUNTER_MODE_DIRTY                       = 0x3,\n\tPERFMON_COUNTER_MODE_SAMPLE                      = 0x4,\n\tPERFMON_COUNTER_MODE_CYCLES_SINCE_FIRST_EVENT    = 0x5,\n\tPERFMON_COUNTER_MODE_CYCLES_SINCE_LAST_EVENT     = 0x6,\n\tPERFMON_COUNTER_MODE_CYCLES_GE_HI                = 0x7,\n\tPERFMON_COUNTER_MODE_CYCLES_EQ_HI                = 0x8,\n\tPERFMON_COUNTER_MODE_INACTIVE_CYCLES             = 0x9,\n\tPERFMON_COUNTER_MODE_RESERVED                    = 0xf,\n} PERFMON_COUNTER_MODE;\ntypedef enum PERFMON_SPM_MODE {\n\tPERFMON_SPM_MODE_OFF                             = 0x0,\n\tPERFMON_SPM_MODE_16BIT_CLAMP                     = 0x1,\n\tPERFMON_SPM_MODE_16BIT_NO_CLAMP                  = 0x2,\n\tPERFMON_SPM_MODE_32BIT_CLAMP                     = 0x3,\n\tPERFMON_SPM_MODE_32BIT_NO_CLAMP                  = 0x4,\n\tPERFMON_SPM_MODE_RESERVED_5                      = 0x5,\n\tPERFMON_SPM_MODE_RESERVED_6                      = 0x6,\n\tPERFMON_SPM_MODE_RESERVED_7                      = 0x7,\n\tPERFMON_SPM_MODE_TEST_MODE_0                     = 0x8,\n\tPERFMON_SPM_MODE_TEST_MODE_1                     = 0x9,\n\tPERFMON_SPM_MODE_TEST_MODE_2                     = 0xa,\n} PERFMON_SPM_MODE;\ntypedef enum SurfaceTiling {\n\tARRAY_LINEAR                                     = 0x0,\n\tARRAY_TILED                                      = 0x1,\n} SurfaceTiling;\ntypedef enum SurfaceArray {\n\tARRAY_1D                                         = 0x0,\n\tARRAY_2D                                         = 0x1,\n\tARRAY_3D                                         = 0x2,\n\tARRAY_3D_SLICE                                   = 0x3,\n} SurfaceArray;\ntypedef enum ColorArray {\n\tARRAY_2D_ALT_COLOR                               = 0x0,\n\tARRAY_2D_COLOR                                   = 0x1,\n\tARRAY_3D_SLICE_COLOR                             = 0x3,\n} ColorArray;\ntypedef enum DepthArray {\n\tARRAY_2D_ALT_DEPTH                               = 0x0,\n\tARRAY_2D_DEPTH                                   = 0x1,\n} DepthArray;\ntypedef enum ENUM_NUM_SIMD_PER_CU {\n\tNUM_SIMD_PER_CU                                  = 0x4,\n} ENUM_NUM_SIMD_PER_CU;\ntypedef enum MEM_PWR_FORCE_CTRL {\n\tNO_FORCE_REQUEST                                 = 0x0,\n\tFORCE_LIGHT_SLEEP_REQUEST                        = 0x1,\n\tFORCE_DEEP_SLEEP_REQUEST                         = 0x2,\n\tFORCE_SHUT_DOWN_REQUEST                          = 0x3,\n} MEM_PWR_FORCE_CTRL;\ntypedef enum MEM_PWR_FORCE_CTRL2 {\n\tNO_FORCE_REQ                                     = 0x0,\n\tFORCE_LIGHT_SLEEP_REQ                            = 0x1,\n} MEM_PWR_FORCE_CTRL2;\ntypedef enum MEM_PWR_DIS_CTRL {\n\tENABLE_MEM_PWR_CTRL                              = 0x0,\n\tDISABLE_MEM_PWR_CTRL                             = 0x1,\n} MEM_PWR_DIS_CTRL;\ntypedef enum MEM_PWR_SEL_CTRL {\n\tDYNAMIC_SHUT_DOWN_ENABLE                         = 0x0,\n\tDYNAMIC_DEEP_SLEEP_ENABLE                        = 0x1,\n\tDYNAMIC_LIGHT_SLEEP_ENABLE                       = 0x2,\n} MEM_PWR_SEL_CTRL;\ntypedef enum MEM_PWR_SEL_CTRL2 {\n\tDYNAMIC_DEEP_SLEEP_EN                            = 0x0,\n\tDYNAMIC_LIGHT_SLEEP_EN                           = 0x1,\n} MEM_PWR_SEL_CTRL2;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}