###############################################################################
#                                                                             #
# IAR ANSI C/C++ Compiler V5.41.0.51741/W32 for ARM     21/Feb/2012  16:06:22 #
# Copyright (C) 1999-2009 IAR Systems AB.                                     #
#                                                                             #
#    Cpu mode     =  thumb                                                    #
#    Endian       =  little                                                   #
#    Source file  =  F:\respir\STM32\¹Ì¼þ°ü¼°¿âº¯Êý\SOU\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊ #
#                    µÑé0\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊµÑé\project\EWRAM\stm32f10x_ve #
#                    ctor.c                                                   #
#    Command line =  F:\respir\STM32\¹Ì¼þ°ü¼°¿âº¯Êý\SOU\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊ #
#                    µÑé0\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊµÑé\project\EWRAM\stm32f10x_ve #
#                    ctor.c -lcN F:\respir\STM32\¹Ì¼þ°ü¼°¿âº¯Êý\SOU\06.USARTµ #
#                    Ä·¢ËÍºÍ½ÓÊÕÊµÑé0\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊµÑé\project\EWRAM\ #
#                    Debug\List\ -o F:\respir\STM32\¹Ì¼þ°ü¼°¿âº¯Êý\SOU\06.USA #
#                    RTµÄ·¢ËÍºÍ½ÓÊÕÊµÑé0\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊµÑé\project\EWR #
#                    AM\Debug\Obj\ --no_cse --no_unroll --no_inline           #
#                    --no_code_motion --no_tbaa --no_clustering               #
#                    --no_scheduling --debug --endian=little --cpu=Cortex-M3  #
#                    -e --fpu=None --dlib_config "C:\Program Files\IAR        #
#                    Systems\Embedded Workbench 5.4\arm\INC\DLib_Config_Norma #
#                    l.h" -I F:\respir\STM32\¹Ì¼þ°ü¼°¿âº¯Êý\SOU\06.USARTµÄ·¢Ë #
#                    ÍºÍ½ÓÊÕÊµÑé0\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊµÑé\project\EWRAM\..\  #
#                    -I F:\respir\STM32\¹Ì¼þ°ü¼°¿âº¯Êý\SOU\06.USARTµÄ·¢ËÍºÍ½Ó #
#                    ÊÕÊµÑé0\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊµÑé\project\EWRAM\..\..\lib #
#                    rary\inc\ -I "C:\Program Files\IAR Systems\Embedded      #
#                    Workbench 5.4\arm\INC\" -Ol                              #
#    List file    =  F:\respir\STM32\¹Ì¼þ°ü¼°¿âº¯Êý\SOU\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊ #
#                    µÑé0\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊµÑé\project\EWRAM\Debug\List\s #
#                    tm32f10x_vector.lst                                      #
#    Object file  =  F:\respir\STM32\¹Ì¼þ°ü¼°¿âº¯Êý\SOU\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊ #
#                    µÑé0\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊµÑé\project\EWRAM\Debug\Obj\st #
#                    m32f10x_vector.o                                         #
#                                                                             #
#                                                                             #
###############################################################################

F:\respir\STM32\¹Ì¼þ°ü¼°¿âº¯Êý\SOU\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊµÑé0\06.USARTµÄ·¢ËÍºÍ½ÓÊÕÊµÑé\project\EWRAM\stm32f10x_vector.c
      1          /******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
      2          * File Name          : stm32f10x_vector.c
      3          * Author             : MCD Application Team
      4          * Version            : V2.0.3
      5          * Date               : 09/22/2008
      6          * Description        : STM32F10x vector table for EWARM4.x toolchain.
      7          *                      This module performs:
      8          *                      - Set the initial SP
      9          *                      - Set the initial PC == __program_start,
     10          *                      - Set the vector table entries with the exceptions ISR address,
     11          *                     - Configure external SRAM mounted on STM3210E-EVAL board
     12          *                       to be used as data memory (optional, to be enabled by user)
     13          *                      After Reset the Cortex-M3 processor is in Thread mode,
     14          *                      priority is Privileged, and the Stack is set to Main.
     15          ********************************************************************************
     16          * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
     17          * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
     18          * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
     19          * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
     20          * CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
     21          * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
     22          *******************************************************************************/
     23          
     24          /* Includes ------------------------------------------------------------------*/
     25          #include "stm32f10x_lib.h"
     26          #include "stm32f10x_it.h"
     27          
     28          /* Private typedef -----------------------------------------------------------*/
     29          typedef void( *intfunc )( void );
     30          typedef union { intfunc __fun; void * __ptr; } intvec_elem;
     31          
     32          /* Private define ------------------------------------------------------------*/
     33          /* Uncomment the following line if you need to use external SRAM mounted on
     34             STM3210E-EVAL board as data memory */
     35          
     36          /* #define DATA_IN_ExtSRAM */
     37          
     38          /* Private macro -------------------------------------------------------------*/
     39          /* Private variables ---------------------------------------------------------*/
     40          /* Private function prototypes -----------------------------------------------*/
     41          /* Private functions ---------------------------------------------------------*/
     42          
     43          
     44          #pragma language=extended
     45          #pragma segment="CSTACK"
     46          
     47          void __iar_program_start( void );
     48          
     49          #pragma location = ".intvec"
     50          /* STM32F10x Vector Table entries */
     51          const intvec_elem __vector_table[] =
     52          {
     53            { .__ptr = __sfe( "CSTACK" ) },
     54            __iar_program_start,
     55            NMIException,
     56            HardFaultException,
     57            MemManageException,
     58            BusFaultException,
     59            UsageFaultException,
     60            0, 0, 0, 0,            /* Reserved */ 
     61            SVCHandler,
     62            DebugMonitor,
     63            0,                      /* Reserved */
     64            PendSVC,
     65            SysTickHandler,
     66            WWDG_IRQHandler,
     67            PVD_IRQHandler,
     68            TAMPER_IRQHandler,
     69            RTC_IRQHandler,
     70            FLASH_IRQHandler,
     71            RCC_IRQHandler,
     72            EXTI0_IRQHandler,
     73            EXTI1_IRQHandler,
     74            EXTI2_IRQHandler,
     75            EXTI3_IRQHandler,
     76            EXTI4_IRQHandler,
     77            DMA1_Channel1_IRQHandler,
     78            DMA1_Channel2_IRQHandler,
     79            DMA1_Channel3_IRQHandler,
     80            DMA1_Channel4_IRQHandler,
     81            DMA1_Channel5_IRQHandler,
     82            DMA1_Channel6_IRQHandler,
     83            DMA1_Channel7_IRQHandler,
     84            ADC1_2_IRQHandler,
     85            USB_HP_CAN_TX_IRQHandler,
     86            USB_LP_CAN_RX0_IRQHandler,
     87            CAN_RX1_IRQHandler,
     88            CAN_SCE_IRQHandler,
     89            EXTI9_5_IRQHandler,
     90            TIM1_BRK_IRQHandler,
     91            TIM1_UP_IRQHandler,
     92            TIM1_TRG_COM_IRQHandler,
     93            TIM1_CC_IRQHandler,
     94            TIM2_IRQHandler,
     95            TIM3_IRQHandler,
     96            TIM4_IRQHandler,
     97            I2C1_EV_IRQHandler,
     98            I2C1_ER_IRQHandler,
     99            I2C2_EV_IRQHandler,
    100            I2C2_ER_IRQHandler,
    101            SPI1_IRQHandler,
    102            SPI2_IRQHandler,
    103            USART1_IRQHandler,
    104            USART2_IRQHandler,
    105            USART3_IRQHandler,
    106            EXTI15_10_IRQHandler,
    107            RTCAlarm_IRQHandler,
    108            USBWakeUp_IRQHandler,
    109            TIM8_BRK_IRQHandler,
    110            TIM8_UP_IRQHandler,
    111            TIM8_TRG_COM_IRQHandler,
    112            TIM8_CC_IRQHandler,
    113            ADC3_IRQHandler,
    114            FSMC_IRQHandler,
    115            SDIO_IRQHandler,
    116            TIM5_IRQHandler,
    117            SPI3_IRQHandler,
    118            UART4_IRQHandler,
    119            UART5_IRQHandler,
    120            TIM6_IRQHandler,
    121            TIM7_IRQHandler,
    122            DMA2_Channel1_IRQHandler,
    123            DMA2_Channel2_IRQHandler,
    124            DMA2_Channel3_IRQHandler,
    125            DMA2_Channel4_5_IRQHandler,
    126          };
    127          #ifdef DATA_IN_ExtSRAM
    128          #pragma language=extended
    129          
    130          __interwork int __low_level_init(void);
    131          
    132          #pragma location="ICODE"
    133          __interwork int __low_level_init(void)
    134          {
    135             
    136          /* FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
    137            required, then adjust the Register Addresses*/
    138          
    139            /* Enable FSMC clock */
    140            *(vu32 *)0x40021014 = 0x00000114;
    141            
    142            /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
    143            *(vu32 *)0x40021018 = 0x000001E0;
    144            
    145          /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
    146          /*----------------  SRAM Address lines configuration -------------------------*/
    147          /*----------------  NOE and NWE configuration --------------------------------*/  
    148          /*----------------  NE3 configuration ----------------------------------------*/
    149          /*----------------  NBL0, NBL1 configuration ---------------------------------*/
    150            
    151            *(vu32 *)0x40011400 = 0x44BB44BB;
    152            *(vu32 *)0x40011404 = 0xBBBBBBBB;
    153            
    154            *(vu32 *)0x40011800 = 0xB44444BB;
    155            *(vu32 *)0x40011804 = 0xBBBBBBBB;
    156             
    157            *(vu32 *)0x40011C00 = 0x44BBBBBB;
    158            *(vu32 *)0x40011C04 = 0xBBBB4444;  
    159          
    160            *(vu32 *)0x40012000 = 0x44BBBBBB;
    161            *(vu32 *)0x40012004 = 0x44444B44;
    162            
    163          /*----------------  FSMC Configuration ---------------------------------------*/  
    164          /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
    165            
    166            *(vu32 *)0xA0000010 = 0x00001011;
    167            *(vu32 *)0xA0000014 = 0x00000200;
    168            
    169          
    170            return (1);
    171          }
    172          #endif /*DATA_IN_ExtSRAM*/
    173          
    174          /******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
    175          


   Section sizes:

     Function/Label Bytes
     -------------- -----
     __vector_table  304

 
 304 bytes in section .intvec
 
 304 bytes of CONST memory

Errors: none
Warnings: none
