// Seed: 3631555707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd46,
    parameter id_5  = 32'd51,
    parameter id_9  = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10[1 : id_12/-1],
    id_11,
    _id_12
);
  input wire _id_12;
  output wire id_11;
  input logic [7:0] id_10;
  inout wire _id_9;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_1
  );
  input logic [7:0] id_8;
  inout wire id_7;
  output wire id_6;
  input wire _id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = id_8[id_5+id_9];
  logic id_13;
endmodule
