\hypertarget{vhdl__types_8py}{}\section{code\+\_\+generation/vhdl\+\_\+types.py File Reference}
\label{vhdl__types_8py}\index{code\+\_\+generation/vhdl\+\_\+types.\+py@{code\+\_\+generation/vhdl\+\_\+types.\+py}}
\subsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__types}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+types}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__types_a44144317f9950d183cd2fff09c4e60c3}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+types.\+bit\+\_\+value} (self, value)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__types_a8502d9eb6526007840a5e33d37826a0b}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+types.\+slv} (size=1)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__types_a4611eb11c8cdddc4f30c1df0871ac6f0}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+types.\+integer} (max\+\_\+value=0, min\+\_\+value=0)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__types_aedfc2fbc8284831ee3ef21debc186c98}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+types.\+integer\+\_\+vhdl} (max\+\_\+value, min\+\_\+value=0)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1vhdl__types_a845f43d0f072fe58cc3fbb8a1028cb2e}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+types.\+std\+\_\+logic} = slv(1)
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1vhdl__types_a46ca649e36cf067a6e5140e7173b3c39}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+types.\+clk} = sdf.\+port(\textquotesingle{}clk\textquotesingle{}, 0, std\+\_\+logic, 1)
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1vhdl__types_a489fa8436cce610e31ddae7b882063d7}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+types.\+nrst} = sdf.\+port(\textquotesingle{}nrst\textquotesingle{}, 0, std\+\_\+logic, 1)
\item 
\hyperlink{namespacesylva_1_1code__generation_1_1vhdl__types_a4da139baa6ee6ea4b41421f259b9ff3b}{sylva.\+code\+\_\+generation.\+vhdl\+\_\+types.\+en} = sdf.\+port(\textquotesingle{}nrst\textquotesingle{}, 0, std\+\_\+logic, 1)
\end{DoxyCompactItemize}
