// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "02/17/2025 18:10:50"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module single_cycle_processor (
	clk,
	clk1,
	reset,
	WriteData,
	DataAdr,
	MemWrite);
input 	clk;
input 	clk1;
input 	reset;
output 	[31:0] WriteData;
output 	[31:0] DataAdr;
output 	MemWrite;

// Design Ports Information
// WriteData[0]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[8]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[9]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[10]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[11]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[12]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[13]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[14]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[15]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[16]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[17]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[18]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[19]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[20]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[21]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[22]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[23]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[24]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[25]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[26]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[27]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[28]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[29]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[30]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[31]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[1]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[2]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[3]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[4]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[5]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[6]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[7]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[8]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[9]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[10]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[11]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[12]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[13]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[14]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[15]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[16]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[17]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[18]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[19]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[20]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[21]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[22]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[23]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[24]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[25]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[26]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[27]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[28]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[29]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[30]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DataAdr[31]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk1	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk1~input_o ;
wire \clk1~inputCLKENA0_outclk ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ;
wire \reset~input_o ;
wire \reset~inputCLKENA0_outclk ;
wire \~GND~combout ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux18~0_combout ;
wire \processor_without_memory|datapath|register|Equal1~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux15~0_combout ;
wire \processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout ;
wire \processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout ;
wire \processor_without_memory|datapath|extend|immext~0_combout ;
wire \processor_without_memory|datapath|extend|immext[2]~2_combout ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ;
wire \processor_without_memory|datapath|extend|Decoder0~0_combout ;
wire \processor_without_memory|datapath|SrcB[17]~19_combout ;
wire \processor_without_memory|datapath|extend|immext[18]~11_combout ;
wire \processor_without_memory|datapath|extend|immext[19]~12_combout ;
wire \processor_without_memory|datapath|register|read_data1[19]~47_combout ;
wire \processor_without_memory|datapath|extend|immext[17]~10_combout ;
wire \processor_without_memory|datapath|extend|immext[16]~9_combout ;
wire \processor_without_memory|datapath|register|read_data1[16]~50_combout ;
wire \processor_without_memory|datapath|extend|immext[15]~8_combout ;
wire \processor_without_memory|datapath|register|read_data1[15]~51_combout ;
wire \processor_without_memory|datapath|extend|immext[14]~7_combout ;
wire \processor_without_memory|datapath|extend|immext[13]~6_combout ;
wire \processor_without_memory|datapath|register|read_data2[13]~14_combout ;
wire \processor_without_memory|datapath|ALU|Mux10~1_combout ;
wire \processor_without_memory|datapath|register|read_data1[25]~55_combout ;
wire \processor_without_memory|datapath|register|read_data1[24]~57_combout ;
wire \processor_without_memory|datapath|register|Equal0~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux10~0_combout ;
wire \processor_without_memory|datapath|register|read_data2[23]~24_combout ;
wire \processor_without_memory|datapath|SrcB[23]~20_combout ;
wire \processor_without_memory|datapath|ALU|Mux8~0_combout ;
wire \processor_without_memory|datapath|SrcB[21]~14_combout ;
wire \processor_without_memory|datapath|ALU|Mux10~2_combout ;
wire \processor_without_memory|datapath|ALU|Add1~92 ;
wire \processor_without_memory|datapath|ALU|Add1~96 ;
wire \processor_without_memory|datapath|ALU|Add1~100 ;
wire \processor_without_memory|datapath|ALU|Add1~104 ;
wire \processor_without_memory|datapath|ALU|Add1~108 ;
wire \processor_without_memory|datapath|ALU|Add1~112 ;
wire \processor_without_memory|datapath|ALU|Add1~115_sumout ;
wire \processor_without_memory|datapath|ALU|Mux10~4_combout ;
wire \processor_without_memory|datapath|ALU|Add0~109 ;
wire \processor_without_memory|datapath|ALU|Add0~113 ;
wire \processor_without_memory|datapath|ALU|Add0~116_sumout ;
wire \processor_without_memory|datapath|ALU|Mux5~3_combout ;
wire \processor_without_memory|datapath|ALU|Mux5~0_combout ;
wire \processor_without_memory|datapath|register|read_data1[26]~56_combout ;
wire \processor_without_memory|datapath|ALU|Add1~124 ;
wire \processor_without_memory|datapath|ALU|Add1~128 ;
wire \processor_without_memory|datapath|ALU|Add1~132 ;
wire \processor_without_memory|datapath|ALU|Add1~135_sumout ;
wire \processor_without_memory|datapath|ALU|Mux5~2_combout ;
wire \processor_without_memory|datapath|ALU|Add0~133 ;
wire \processor_without_memory|datapath|ALU|Add0~136_sumout ;
wire \processor_without_memory|datapath|register|read_data2[14]~15_combout ;
wire \processor_without_memory|datapath|SrcB[14]~11_combout ;
wire \processor_without_memory|datapath|ALU|Add1~87_sumout ;
wire \processor_without_memory|datapath|register|read_data1[13]~40_combout ;
wire \processor_without_memory|datapath|extend|immext[12]~5_combout ;
wire \processor_without_memory|datapath|SrcB[12]~13_combout ;
wire \processor_without_memory|datapath|extend|Mux0~1_combout ;
wire \processor_without_memory|datapath|register|read_data1[10]~43_combout ;
wire \processor_without_memory|datapath|register|read_data1[29]~59_combout ;
wire \processor_without_memory|datapath|register|read_data1[28]~53_combout ;
wire \processor_without_memory|datapath|register|read_data1[27]~54_combout ;
wire \processor_without_memory|datapath|register|read_data2[27]~28_combout ;
wire \processor_without_memory|datapath|SrcB[27]~24_combout ;
wire \processor_without_memory|datapath|ALU|Mux4~0_combout ;
wire \processor_without_memory|datapath|ALU|Add1~136 ;
wire \processor_without_memory|datapath|ALU|Add1~139_sumout ;
wire \processor_without_memory|datapath|ALU|Mux4~2_combout ;
wire \processor_without_memory|datapath|ALU|Add0~137 ;
wire \processor_without_memory|datapath|ALU|Add0~140_sumout ;
wire \processor_without_memory|datapath|register|read_data2[7]~8_combout ;
wire \processor_without_memory|datapath|register|read_data2[28]~29_combout ;
wire \processor_without_memory|datapath|register|read_data2[9]~10_combout ;
wire \processor_without_memory|datapath|register|read_data2[8]~9_combout ;
wire \processor_without_memory|datapath|ALU|Mux20~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux19~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|ALU|Add1~72 ;
wire \processor_without_memory|datapath|ALU|Add1~76 ;
wire \processor_without_memory|datapath|ALU|Add1~80 ;
wire \processor_without_memory|datapath|ALU|Add1~83_sumout ;
wire \processor_without_memory|datapath|SrcB[13]~12_combout ;
wire \processor_without_memory|datapath|ALU|Mux18~2_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[8]~64_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[8]~65_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[5]~52_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~1_sumout ;
wire \processor_without_memory|datapath|adder_0|Add0~2 ;
wire \processor_without_memory|datapath|adder_0|Add0~6 ;
wire \processor_without_memory|datapath|adder_0|Add0~9_sumout ;
wire \processor_without_memory|datapath|flipflop|q[4]~DUPLICATE_q ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[5]~53_combout ;
wire \processor_without_memory|datapath|Result[5]~54_combout ;
wire \processor_without_memory|datapath|flipflop|q[5]~DUPLICATE_q ;
wire \processor_without_memory|datapath|adder_0|Add0~10 ;
wire \processor_without_memory|datapath|adder_0|Add0~13_sumout ;
wire \processor_without_memory|datapath|Result[5]~55_combout ;
wire \processor_without_memory|datapath|register|read_data2[5]~6_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ;
wire \processor_without_memory|PCSrc~0_combout ;
wire \processor_without_memory|datapath|register|read_data2[30]~31_combout ;
wire \processor_without_memory|datapath|ALU|Add0~149 ;
wire \processor_without_memory|datapath|ALU|Add0~152_sumout ;
wire \processor_without_memory|datapath|SrcB[30]~27_combout ;
wire \processor_without_memory|datapath|ALU|Mux1~0_combout ;
wire \processor_without_memory|datapath|ALU|Add1~144 ;
wire \processor_without_memory|datapath|ALU|Add1~148 ;
wire \processor_without_memory|datapath|ALU|Add1~151_sumout ;
wire \processor_without_memory|datapath|ALU|Mux1~2_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[30]~152_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[30]~153_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ;
wire \processor_without_memory|controller|opdecoder|ImmSrc[1]~5_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~57_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~58 ;
wire \processor_without_memory|datapath|adder_1|Add0~61_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~62 ;
wire \processor_without_memory|datapath|adder_1|Add0~14 ;
wire \processor_without_memory|datapath|adder_1|Add0~18 ;
wire \processor_without_memory|datapath|adder_1|Add0~22 ;
wire \processor_without_memory|datapath|adder_1|Add0~26 ;
wire \processor_without_memory|datapath|adder_1|Add0~30 ;
wire \processor_without_memory|datapath|adder_1|Add0~34 ;
wire \processor_without_memory|datapath|adder_1|Add0~38 ;
wire \processor_without_memory|datapath|adder_1|Add0~42 ;
wire \processor_without_memory|datapath|adder_1|Add0~46 ;
wire \processor_without_memory|datapath|adder_1|Add0~50 ;
wire \processor_without_memory|datapath|adder_1|Add0~54 ;
wire \processor_without_memory|datapath|adder_1|Add0~6 ;
wire \processor_without_memory|datapath|adder_1|Add0~10 ;
wire \processor_without_memory|datapath|adder_1|Add0~2 ;
wire \processor_without_memory|datapath|adder_1|Add0~65_sumout ;
wire \processor_without_memory|datapath|flipflop|q[16]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~14 ;
wire \processor_without_memory|datapath|adder_0|Add0~17_sumout ;
wire \processor_without_memory|datapath|flipflop|q[6]~DUPLICATE_q ;
wire \processor_without_memory|datapath|adder_0|Add0~18 ;
wire \processor_without_memory|datapath|adder_0|Add0~22 ;
wire \processor_without_memory|datapath|adder_0|Add0~26 ;
wire \processor_without_memory|datapath|adder_0|Add0~30 ;
wire \processor_without_memory|datapath|adder_0|Add0~34 ;
wire \processor_without_memory|datapath|adder_0|Add0~37_sumout ;
wire \processor_without_memory|datapath|flipflop|q[11]~DUPLICATE_q ;
wire \processor_without_memory|datapath|adder_0|Add0~38 ;
wire \processor_without_memory|datapath|adder_0|Add0~42 ;
wire \processor_without_memory|datapath|adder_0|Add0~46 ;
wire \processor_without_memory|datapath|adder_0|Add0~50 ;
wire \processor_without_memory|datapath|adder_0|Add0~54 ;
wire \processor_without_memory|datapath|adder_0|Add0~57_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~66 ;
wire \processor_without_memory|datapath|adder_1|Add0~69_sumout ;
wire \processor_without_memory|datapath|flipflop|q[17]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~58 ;
wire \processor_without_memory|datapath|adder_0|Add0~61_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~70 ;
wire \processor_without_memory|datapath|adder_1|Add0~73_sumout ;
wire \processor_without_memory|datapath|flipflop|q[18]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~62 ;
wire \processor_without_memory|datapath|adder_0|Add0~65_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~74 ;
wire \processor_without_memory|datapath|adder_1|Add0~77_sumout ;
wire \processor_without_memory|datapath|flipflop|q[19]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~66 ;
wire \processor_without_memory|datapath|adder_0|Add0~69_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~78 ;
wire \processor_without_memory|datapath|adder_1|Add0~81_sumout ;
wire \processor_without_memory|datapath|flipflop|q[20]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~70 ;
wire \processor_without_memory|datapath|adder_0|Add0~73_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~82 ;
wire \processor_without_memory|datapath|adder_1|Add0~85_sumout ;
wire \processor_without_memory|datapath|flipflop|q[21]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~74 ;
wire \processor_without_memory|datapath|adder_0|Add0~77_sumout ;
wire \processor_without_memory|datapath|flipflop|q[21]~DUPLICATE_q ;
wire \processor_without_memory|datapath|adder_1|Add0~86 ;
wire \processor_without_memory|datapath|adder_1|Add0~89_sumout ;
wire \processor_without_memory|datapath|flipflop|q[22]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~78 ;
wire \processor_without_memory|datapath|adder_0|Add0~81_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~90 ;
wire \processor_without_memory|datapath|adder_1|Add0~93_sumout ;
wire \processor_without_memory|datapath|flipflop|q[23]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~82 ;
wire \processor_without_memory|datapath|adder_0|Add0~85_sumout ;
wire \processor_without_memory|datapath|flipflop|q[23]~DUPLICATE_q ;
wire \processor_without_memory|datapath|adder_1|Add0~94 ;
wire \processor_without_memory|datapath|adder_1|Add0~97_sumout ;
wire \processor_without_memory|datapath|flipflop|q[24]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~86 ;
wire \processor_without_memory|datapath|adder_0|Add0~89_sumout ;
wire \processor_without_memory|datapath|flipflop|q[24]~DUPLICATE_q ;
wire \processor_without_memory|datapath|adder_1|Add0~98 ;
wire \processor_without_memory|datapath|adder_1|Add0~101_sumout ;
wire \processor_without_memory|datapath|flipflop|q[25]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~90 ;
wire \processor_without_memory|datapath|adder_0|Add0~93_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~102 ;
wire \processor_without_memory|datapath|adder_1|Add0~105_sumout ;
wire \processor_without_memory|datapath|flipflop|q[26]~feeder_combout ;
wire \processor_without_memory|datapath|flipflop|q[26]~DUPLICATE_q ;
wire \processor_without_memory|datapath|adder_0|Add0~94 ;
wire \processor_without_memory|datapath|adder_0|Add0~97_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~106 ;
wire \processor_without_memory|datapath|adder_1|Add0~109_sumout ;
wire \processor_without_memory|datapath|flipflop|q[27]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~98 ;
wire \processor_without_memory|datapath|adder_0|Add0~101_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~110 ;
wire \processor_without_memory|datapath|adder_1|Add0~113_sumout ;
wire \processor_without_memory|datapath|flipflop|q[28]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~102 ;
wire \processor_without_memory|datapath|adder_0|Add0~105_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~114 ;
wire \processor_without_memory|datapath|adder_1|Add0~117_sumout ;
wire \processor_without_memory|datapath|flipflop|q[29]~feeder_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~106 ;
wire \processor_without_memory|datapath|adder_0|Add0~109_sumout ;
wire \processor_without_memory|datapath|adder_1|Add0~118 ;
wire \processor_without_memory|datapath|adder_1|Add0~121_sumout ;
wire \processor_without_memory|datapath|adder_0|Add0~110 ;
wire \processor_without_memory|datapath|adder_0|Add0~113_sumout ;
wire \processor_without_memory|datapath|Result[30]~154_combout ;
wire \processor_without_memory|datapath|Result[30]~155_combout ;
wire \processor_without_memory|datapath|register|read_data1[30]~60_combout ;
wire \processor_without_memory|datapath|ALU|Add0~153 ;
wire \processor_without_memory|datapath|ALU|Add0~156_sumout ;
wire \processor_without_memory|datapath|ALU|Mux0~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux0~2_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[31]~156_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[31]~157_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~122 ;
wire \processor_without_memory|datapath|adder_1|Add0~125_sumout ;
wire \processor_without_memory|datapath|flipflop|q[31]~DUPLICATE_q ;
wire \processor_without_memory|datapath|adder_0|Add0~114 ;
wire \processor_without_memory|datapath|adder_0|Add0~117_sumout ;
wire \processor_without_memory|datapath|Result[31]~158_combout ;
wire \processor_without_memory|datapath|Result[31]~159_combout ;
wire \processor_without_memory|datapath|register|read_data2[31]~32_combout ;
wire \processor_without_memory|datapath|SrcB[31]~26_combout ;
wire \processor_without_memory|datapath|ALU|Add1~152 ;
wire \processor_without_memory|datapath|ALU|Add1~155_sumout ;
wire \processor_without_memory|datapath|ALU|Add1~127_sumout ;
wire \processor_without_memory|datapath|ALU|Add1~75_sumout ;
wire \processor_without_memory|datapath|extend|immext[1]~1_combout ;
wire \processor_without_memory|datapath|register|read_data2[1]~2_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[1]~36_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[1]~37_combout ;
wire \processor_without_memory|datapath|extend|Mux1~0_combout ;
wire \processor_without_memory|datapath|extend|Mux1~1_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[0]~34_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[0]~32_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~45_combout ;
wire \processor_without_memory|datapath|ALU|Mux31~0_combout ;
wire \processor_without_memory|datapath|ALU|Add1~160_cout ;
wire \processor_without_memory|datapath|ALU|Add1~31_sumout ;
wire \processor_without_memory|datapath|SrcB[0]~1_combout ;
wire \processor_without_memory|datapath|ALU|Add0~32_sumout ;
wire \processor_without_memory|datapath|ALU|Mux31~2_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~49_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~40_combout ;
wire \processor_without_memory|datapath|SrcB[28]~23_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~41_combout ;
wire \processor_without_memory|datapath|SrcB[25]~21_combout ;
wire \processor_without_memory|datapath|register|read_data2[24]~25_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~42_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~33_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~34_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~32_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~43_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~35_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~36_combout ;
wire \processor_without_memory|datapath|register|read_data2[22]~23_combout ;
wire \processor_without_memory|datapath|SrcB[22]~22_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~39_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~44_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~21_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~24_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~20_combout ;
wire \processor_without_memory|datapath|SrcB[20]~15_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~19_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~22_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~23_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~25_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~37_combout ;
wire \processor_without_memory|datapath|SrcB[1]~7_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~3_combout ;
wire \processor_without_memory|datapath|register|read_data2[4]~5_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[4]~49_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[4]~48_combout ;
wire \processor_without_memory|datapath|Result[4]~50_combout ;
wire \processor_without_memory|datapath|Result[4]~51_combout ;
wire \processor_without_memory|datapath|register|read_data1[4]~32_combout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|SrcB[7]~4_combout ;
wire \processor_without_memory|datapath|register|read_data2[6]~7_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[6]~57_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[6]~56_combout ;
wire \processor_without_memory|datapath|Result[6]~58_combout ;
wire \processor_without_memory|datapath|Result[6]~59_combout ;
wire \processor_without_memory|datapath|register|read_data1[6]~34_combout ;
wire \processor_without_memory|datapath|SrcB[6]~5_combout ;
wire \processor_without_memory|datapath|register|read_data1[5]~35_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~0_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~1_combout ;
wire \processor_without_memory|datapath|SrcB[4]~3_combout ;
wire \processor_without_memory|datapath|register|read_data2[3]~4_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[3]~44_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[3]~45_combout ;
wire \processor_without_memory|datapath|Result[3]~46_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~5_sumout ;
wire \processor_without_memory|datapath|Result[3]~47_combout ;
wire \processor_without_memory|datapath|register|read_data1[3]~36_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~2_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~4_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~5_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~6_combout ;
wire \processor_without_memory|datapath|SrcB[2]~2_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~7_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~14_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~8_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~11_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~9_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~10_combout ;
wire \processor_without_memory|datapath|SrcB[11]~9_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~12_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~15_combout ;
wire \processor_without_memory|datapath|SrcB[9]~8_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~16_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~17_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~18_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~13_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~30_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~28_combout ;
wire \processor_without_memory|datapath|SrcB[19]~17_combout ;
wire \processor_without_memory|datapath|SrcB[18]~18_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~29_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~26_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~27_combout ;
wire \processor_without_memory|datapath|SrcB[16]~16_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~31_combout ;
wire \processor_without_memory|datapath|ALU|LessThan0~38_combout ;
wire \processor_without_memory|datapath|ALU|Mux31~1_combout ;
wire \processor_without_memory|datapath|Result[0]~160_combout ;
wire \processor_without_memory|datapath|register|read_data1[0]~30_combout ;
wire \processor_without_memory|datapath|ALU|Add0~33 ;
wire \processor_without_memory|datapath|ALU|Add0~36_sumout ;
wire \processor_without_memory|datapath|ALU|Mux30~0_combout ;
wire \processor_without_memory|datapath|Result[1]~38_combout ;
wire \processor_without_memory|datapath|Result[1]~39_combout ;
wire \processor_without_memory|datapath|register|read_data1[1]~37_combout ;
wire \processor_without_memory|datapath|ALU|Add1~32 ;
wire \processor_without_memory|datapath|ALU|Add1~35_sumout ;
wire \processor_without_memory|datapath|extend|immext[3]~3_combout ;
wire \processor_without_memory|datapath|ALU|Add1~36 ;
wire \processor_without_memory|datapath|ALU|Add1~40 ;
wire \processor_without_memory|datapath|ALU|Add1~43_sumout ;
wire \processor_without_memory|datapath|ALU|Add1~39_sumout ;
wire \processor_without_memory|datapath|ALU|Equal2~3_combout ;
wire \processor_without_memory|datapath|ALU|Add1~79_sumout ;
wire \processor_without_memory|datapath|ALU|Add1~95_sumout ;
wire \processor_without_memory|datapath|ALU|Equal2~4_combout ;
wire \processor_without_memory|datapath|ALU|Equal2~5_combout ;
wire \processor_without_memory|datapath|ALU|Add1~131_sumout ;
wire \processor_without_memory|datapath|ALU|Add1~147_sumout ;
wire \processor_without_memory|datapath|ALU|Add1~111_sumout ;
wire \processor_without_memory|datapath|ALU|Add1~44 ;
wire \processor_without_memory|datapath|ALU|Add1~48 ;
wire \processor_without_memory|datapath|ALU|Add1~52 ;
wire \processor_without_memory|datapath|ALU|Add1~56 ;
wire \processor_without_memory|datapath|ALU|Add1~59_sumout ;
wire \processor_without_memory|datapath|ALU|Add1~60 ;
wire \processor_without_memory|datapath|ALU|Add1~63_sumout ;
wire \processor_without_memory|datapath|ALU|Equal2~0_combout ;
wire \processor_without_memory|datapath|ALU|Add1~107_sumout ;
wire \processor_without_memory|datapath|ALU|Add1~99_sumout ;
wire \processor_without_memory|datapath|ALU|Equal2~1_combout ;
wire \processor_without_memory|datapath|ALU|Equal2~2_combout ;
wire \processor_without_memory|PCSrc~combout ;
wire \processor_without_memory|datapath|flipflop|q[8]~DUPLICATE_q ;
wire \processor_without_memory|datapath|adder_0|Add0~25_sumout ;
wire \processor_without_memory|datapath|Result[8]~66_combout ;
wire \processor_without_memory|datapath|Result[8]~67_combout ;
wire \processor_without_memory|datapath|register|read_data1[8]~44_combout ;
wire \processor_without_memory|datapath|ALU|Add1~64 ;
wire \processor_without_memory|datapath|ALU|Add1~68 ;
wire \processor_without_memory|datapath|ALU|Add1~71_sumout ;
wire \processor_without_memory|datapath|SrcB[10]~29_combout ;
wire \processor_without_memory|datapath|ALU|Add0~72_sumout ;
wire \processor_without_memory|datapath|ALU|Mux21~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux21~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[9]~69_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[9]~68_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~29_sumout ;
wire \processor_without_memory|datapath|Result[9]~70_combout ;
wire \processor_without_memory|datapath|Result[9]~71_combout ;
wire \processor_without_memory|datapath|register|read_data1[9]~38_combout ;
wire \processor_without_memory|datapath|ALU|Add1~67_sumout ;
wire \processor_without_memory|datapath|ALU|Add0~37 ;
wire \processor_without_memory|datapath|ALU|Add0~41 ;
wire \processor_without_memory|datapath|ALU|Add0~45 ;
wire \processor_without_memory|datapath|ALU|Add0~49 ;
wire \processor_without_memory|datapath|ALU|Add0~53 ;
wire \processor_without_memory|datapath|ALU|Add0~57 ;
wire \processor_without_memory|datapath|ALU|Add0~61 ;
wire \processor_without_memory|datapath|ALU|Add0~65 ;
wire \processor_without_memory|datapath|ALU|Add0~68_sumout ;
wire \processor_without_memory|datapath|ALU|Mux22~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux22~1_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|SrcB[8]~10_combout ;
wire \processor_without_memory|datapath|ALU|Add0~64_sumout ;
wire \processor_without_memory|datapath|ALU|Mux23~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux23~1_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[7]~61_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[7]~60_combout ;
wire \processor_without_memory|datapath|Result[7]~62_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~21_sumout ;
wire \processor_without_memory|datapath|Result[7]~63_combout ;
wire \processor_without_memory|datapath|register|read_data1[7]~33_combout ;
wire \processor_without_memory|datapath|ALU|Add0~60_sumout ;
wire \processor_without_memory|datapath|ALU|Mux24~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux24~1_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[27]~140_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[27]~141_combout ;
wire \processor_without_memory|datapath|Result[27]~142_combout ;
wire \processor_without_memory|datapath|Result[27]~143_combout ;
wire \processor_without_memory|datapath|ALU|Add1~140 ;
wire \processor_without_memory|datapath|ALU|Add1~143_sumout ;
wire \processor_without_memory|datapath|ALU|Mux3~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux3~2_combout ;
wire \processor_without_memory|datapath|ALU|Add0~141 ;
wire \processor_without_memory|datapath|ALU|Add0~144_sumout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[28]~145_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[28]~144_combout ;
wire \processor_without_memory|datapath|Result[28]~146_combout ;
wire \processor_without_memory|datapath|Result[28]~147_combout ;
wire \processor_without_memory|datapath|ALU|Add0~145 ;
wire \processor_without_memory|datapath|ALU|Add0~148_sumout ;
wire \processor_without_memory|datapath|SrcB[29]~25_combout ;
wire \processor_without_memory|datapath|ALU|Mux2~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux2~2_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[29]~148_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[29]~149_combout ;
wire \processor_without_memory|datapath|Result[29]~150_combout ;
wire \processor_without_memory|datapath|Result[29]~151_combout ;
wire \processor_without_memory|datapath|register|read_data2[29]~30_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|ALU|Add0~69 ;
wire \processor_without_memory|datapath|ALU|Add0~73 ;
wire \processor_without_memory|datapath|ALU|Add0~77 ;
wire \processor_without_memory|datapath|ALU|Add0~80_sumout ;
wire \processor_without_memory|datapath|ALU|Mux19~0_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[12]~81_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[12]~80_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~41_sumout ;
wire \processor_without_memory|datapath|Result[12]~82_combout ;
wire \processor_without_memory|datapath|Result[12]~83_combout ;
wire \processor_without_memory|datapath|register|read_data1[12]~42_combout ;
wire \processor_without_memory|datapath|ALU|Add0~81 ;
wire \processor_without_memory|datapath|ALU|Add0~85 ;
wire \processor_without_memory|datapath|ALU|Add0~88_sumout ;
wire \processor_without_memory|datapath|ALU|Mux17~1_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[26]~137_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[26]~136_combout ;
wire \processor_without_memory|datapath|Result[26]~138_combout ;
wire \processor_without_memory|datapath|Result[26]~139_combout ;
wire \processor_without_memory|datapath|register|read_data2[26]~27_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|ALU|Add1~55_sumout ;
wire \processor_without_memory|datapath|ALU|Add0~56_sumout ;
wire \processor_without_memory|datapath|ALU|Mux25~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux25~1_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[21]~117_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[21]~116_combout ;
wire \processor_without_memory|datapath|Result[21]~118_combout ;
wire \processor_without_memory|datapath|Result[21]~119_combout ;
wire \processor_without_memory|datapath|register|read_data1[21]~45_combout ;
wire \processor_without_memory|datapath|ALU|Add1~116 ;
wire \processor_without_memory|datapath|ALU|Add1~119_sumout ;
wire \processor_without_memory|datapath|ALU|Mux9~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux9~2_combout ;
wire \processor_without_memory|datapath|ALU|Add0~117 ;
wire \processor_without_memory|datapath|ALU|Add0~120_sumout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[22]~120_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[22]~121_combout ;
wire \processor_without_memory|datapath|Result[22]~122_combout ;
wire \processor_without_memory|datapath|Result[22]~123_combout ;
wire \processor_without_memory|datapath|register|read_data1[22]~58_combout ;
wire \processor_without_memory|datapath|ALU|Add1~120 ;
wire \processor_without_memory|datapath|ALU|Add1~123_sumout ;
wire \processor_without_memory|datapath|ALU|Mux8~2_combout ;
wire \processor_without_memory|datapath|ALU|Add0~121 ;
wire \processor_without_memory|datapath|ALU|Add0~124_sumout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[23]~125_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[23]~124_combout ;
wire \processor_without_memory|datapath|Result[23]~126_combout ;
wire \processor_without_memory|datapath|Result[23]~127_combout ;
wire \processor_without_memory|datapath|register|read_data1[23]~52_combout ;
wire \processor_without_memory|datapath|ALU|Add0~125 ;
wire \processor_without_memory|datapath|ALU|Add0~128_sumout ;
wire \processor_without_memory|datapath|ALU|Mux7~3_combout ;
wire \processor_without_memory|datapath|ALU|Mux7~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux7~2_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[24]~129_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[24]~128_combout ;
wire \processor_without_memory|datapath|Result[24]~130_combout ;
wire \processor_without_memory|datapath|Result[24]~131_combout ;
wire \processor_without_memory|datapath|ALU|Add0~129 ;
wire \processor_without_memory|datapath|ALU|Add0~132_sumout ;
wire \processor_without_memory|datapath|ALU|Mux6~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux6~2_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[25]~133_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[25]~132_combout ;
wire \processor_without_memory|datapath|Result[25]~134_combout ;
wire \processor_without_memory|datapath|Result[25]~135_combout ;
wire \processor_without_memory|datapath|register|read_data2[25]~26_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|ALU|Add1~51_sumout ;
wire \processor_without_memory|datapath|SrcB[5]~28_combout ;
wire \processor_without_memory|datapath|ALU|Add0~52_sumout ;
wire \processor_without_memory|datapath|ALU|Mux26~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux26~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[13]~85_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[13]~84_combout ;
wire \processor_without_memory|datapath|Result[13]~86_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~45_sumout ;
wire \processor_without_memory|datapath|Result[13]~87_combout ;
wire \processor_without_memory|datapath|ALU|Add1~84 ;
wire \processor_without_memory|datapath|ALU|Add1~88 ;
wire \processor_without_memory|datapath|ALU|Add1~91_sumout ;
wire \processor_without_memory|datapath|SrcB[15]~30_combout ;
wire \processor_without_memory|datapath|ALU|Add0~92_sumout ;
wire \processor_without_memory|datapath|ALU|Mux16~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[14]~88_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[14]~89_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~49_sumout ;
wire \processor_without_memory|datapath|Result[14]~90_combout ;
wire \processor_without_memory|datapath|Result[14]~91_combout ;
wire \processor_without_memory|datapath|register|read_data1[14]~39_combout ;
wire \processor_without_memory|datapath|ALU|Add0~89 ;
wire \processor_without_memory|datapath|ALU|Add0~93 ;
wire \processor_without_memory|datapath|ALU|Add0~97 ;
wire \processor_without_memory|datapath|ALU|Add0~101 ;
wire \processor_without_memory|datapath|ALU|Add0~105 ;
wire \processor_without_memory|datapath|ALU|Add0~108_sumout ;
wire \processor_without_memory|datapath|ALU|Mux12~3_combout ;
wire \processor_without_memory|datapath|ALU|Mux12~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux12~2_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[19]~109_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[19]~108_combout ;
wire \processor_without_memory|datapath|Result[19]~110_combout ;
wire \processor_without_memory|datapath|Result[19]~111_combout ;
wire \processor_without_memory|datapath|register|read_data2[19]~20_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|register|read_data1[18]~48_combout ;
wire \processor_without_memory|datapath|ALU|Add1~103_sumout ;
wire \processor_without_memory|datapath|ALU|Mux13~3_combout ;
wire \processor_without_memory|datapath|ALU|Mux13~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux13~2_combout ;
wire \processor_without_memory|datapath|ALU|Add0~104_sumout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[18]~105_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[18]~104_combout ;
wire \processor_without_memory|datapath|Result[18]~106_combout ;
wire \processor_without_memory|datapath|Result[18]~107_combout ;
wire \processor_without_memory|datapath|register|read_data2[18]~19_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|register|read_data1[17]~49_combout ;
wire \processor_without_memory|datapath|ALU|Mux14~1_combout ;
wire \processor_without_memory|datapath|ALU|Add0~100_sumout ;
wire \processor_without_memory|datapath|ALU|Mux14~3_combout ;
wire \processor_without_memory|datapath|ALU|Mux14~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[17]~101_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[17]~100_combout ;
wire \processor_without_memory|datapath|Result[17]~102_combout ;
wire \processor_without_memory|datapath|Result[17]~103_combout ;
wire \processor_without_memory|datapath|register|read_data2[17]~18_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|register|read_data1[11]~41_combout ;
wire \processor_without_memory|datapath|ALU|Add0~76_sumout ;
wire \processor_without_memory|datapath|ALU|Mux20~0_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[11]~76_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[11]~77_combout ;
wire \processor_without_memory|datapath|Result[11]~78_combout ;
wire \processor_without_memory|datapath|Result[11]~79_combout ;
wire \processor_without_memory|datapath|register|read_data2[11]~12_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|extend|immext[4]~4_combout ;
wire \processor_without_memory|datapath|ALU|Add1~47_sumout ;
wire \processor_without_memory|datapath|ALU|Add0~48_sumout ;
wire \processor_without_memory|datapath|ALU|Mux27~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux27~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[10]~73_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[10]~72_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~33_sumout ;
wire \processor_without_memory|datapath|Result[10]~74_combout ;
wire \processor_without_memory|datapath|Result[10]~75_combout ;
wire \processor_without_memory|datapath|register|read_data2[10]~11_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|SrcB[3]~6_combout ;
wire \processor_without_memory|datapath|ALU|Add0~44_sumout ;
wire \processor_without_memory|datapath|ALU|Mux28~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux28~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[15]~93_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[15]~92_combout ;
wire \processor_without_memory|datapath|adder_0|Add0~53_sumout ;
wire \processor_without_memory|datapath|Result[15]~94_combout ;
wire \processor_without_memory|datapath|Result[15]~95_combout ;
wire \processor_without_memory|datapath|register|read_data2[15]~16_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|register|read_data1[2]~31_combout ;
wire \processor_without_memory|datapath|ALU|Add0~40_sumout ;
wire \processor_without_memory|datapath|ALU|Mux29~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux29~1_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ;
wire \processor_without_memory|controller|opdecoder|Decoder0~2_combout ;
wire \processor_without_memory|datapath|Result[2]~33_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[2]~40_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[2]~41_combout ;
wire \processor_without_memory|datapath|Result[2]~42_combout ;
wire \processor_without_memory|datapath|Result[2]~43_combout ;
wire \processor_without_memory|datapath|register|read_data2[2]~3_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ;
wire \processor_without_memory|controller|opdecoder|Decoder0~0_combout ;
wire \processor_without_memory|controller|opdecoder|Decoder0~3_combout ;
wire \processor_without_memory|datapath|Result[8]~35_combout ;
wire \processor_without_memory|datapath|ALU|Mux15~2_combout ;
wire \processor_without_memory|datapath|ALU|Add0~96_sumout ;
wire \processor_without_memory|datapath|ALU|Mux15~4_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[16]~96_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[16]~97_combout ;
wire \processor_without_memory|datapath|Result[16]~98_combout ;
wire \processor_without_memory|datapath|ALU|Mux15~1_combout ;
wire \processor_without_memory|datapath|Result[16]~99_combout ;
wire \processor_without_memory|datapath|register|read_data2[16]~17_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|register|read_data1[20]~46_combout ;
wire \processor_without_memory|datapath|ALU|Add0~112_sumout ;
wire \processor_without_memory|datapath|ALU|Mux11~3_combout ;
wire \processor_without_memory|datapath|ALU|Mux11~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux11~2_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[20]~113_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \processor_without_memory|datapath|Result[20]~112_combout ;
wire \processor_without_memory|datapath|Result[20]~114_combout ;
wire \processor_without_memory|datapath|Result[20]~115_combout ;
wire \processor_without_memory|datapath|register|read_data2[20]~21_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|register|read_data2[21]~22_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|register|read_data2[12]~13_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~53_sumout ;
wire \processor_without_memory|datapath|flipflop|q[12]~feeder_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|extend|Mux0~0_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~49_sumout ;
wire \processor_without_memory|datapath|flipflop|q[11]~feeder_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~45_sumout ;
wire \processor_without_memory|datapath|flipflop|q[10]~feeder_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~41_sumout ;
wire \processor_without_memory|datapath|flipflop|q[9]~feeder_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~37_sumout ;
wire \processor_without_memory|datapath|flipflop|q[8]~feeder_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~33_sumout ;
wire \processor_without_memory|datapath|flipflop|q[7]~feeder_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~29_sumout ;
wire \processor_without_memory|datapath|flipflop|q[6]~feeder_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~25_sumout ;
wire \processor_without_memory|datapath|flipflop|q[5]~feeder_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~21_sumout ;
wire \processor_without_memory|datapath|flipflop|q[4]~feeder_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~17_sumout ;
wire \processor_without_memory|datapath|flipflop|q[3]~feeder_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~13_sumout ;
wire \processor_without_memory|datapath|flipflop|q[2]~feeder_combout ;
wire \processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ;
wire \processor_without_memory|controller|opdecoder|WideOr1~0_combout ;
wire \processor_without_memory|controller|opdecoder|WideOr1~1_combout ;
wire \processor_without_memory|datapath|ALU|Add0~84_sumout ;
wire \processor_without_memory|datapath|ALU|Mux18~1_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ;
wire \processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~9_sumout ;
wire \processor_without_memory|datapath|flipflop|q[14]~feeder_combout ;
wire \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ;
wire \processor_without_memory|controller|opdecoder|ALUOp[1]~0_combout ;
wire \processor_without_memory|controller|ALUdecoder|Mux3~0_combout ;
wire \processor_without_memory|controller|ALUdecoder|Mux3~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux17~0_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ;
wire \processor_without_memory|controller|opdecoder|Decoder0~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ;
wire \processor_without_memory|controller|ALUdecoder|Mux1~0_combout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ;
wire \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~5_sumout ;
wire \processor_without_memory|datapath|flipflop|q[13]~feeder_combout ;
wire \memory_3|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ;
wire \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ;
wire \processor_without_memory|controller|ALUdecoder|Mux2~0_combout ;
wire \processor_without_memory|datapath|ALU|Mux16~0_combout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ;
wire \processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout ;
wire \processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ;
wire \processor_without_memory|datapath|adder_1|Add0~1_sumout ;
wire \processor_without_memory|datapath|flipflop|q[15]~feeder_combout ;
wire \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ;
wire \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ;
wire \processor_without_memory|datapath|register|read_data2[0]~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux30~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux15~3_combout ;
wire \processor_without_memory|datapath|ALU|Mux14~2_combout ;
wire \processor_without_memory|datapath|ALU|Mux13~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux12~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux11~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux10~3_combout ;
wire \processor_without_memory|datapath|ALU|Mux9~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux8~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux7~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux6~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux5~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux4~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux3~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux2~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux1~1_combout ;
wire \processor_without_memory|datapath|ALU|Mux0~1_combout ;
wire [31:0] \processor_without_memory|datapath|flipflop|q ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|decode3|w_anode908w ;
wire [2:0] \memory_3|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|decode3|w_anode918w ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|decode3|w_anode888w ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|decode3|w_anode928w ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|decode3|w_anode898w ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|decode3|w_anode938w ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|decode3|w_anode861w ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|decode3|w_anode878w ;
wire [3:0] \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w ;
wire [2:0] \memory_3|altsyncram_component|auto_generated|address_reg_b ;

wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memory_2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memory_0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memory_1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memory_3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;

assign \memory_2|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \memory_2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memory_2|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \memory_2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \memory_0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memory_0|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \memory_0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \memory_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memory_1|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \memory_1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \memory_3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memory_3|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \memory_3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \WriteData[0]~output (
	.i(\processor_without_memory|datapath|register|read_data2[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[0]),
	.obar());
// synopsys translate_off
defparam \WriteData[0]~output .bus_hold = "false";
defparam \WriteData[0]~output .open_drain_output = "false";
defparam \WriteData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \WriteData[1]~output (
	.i(\processor_without_memory|datapath|register|read_data2[1]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[1]),
	.obar());
// synopsys translate_off
defparam \WriteData[1]~output .bus_hold = "false";
defparam \WriteData[1]~output .open_drain_output = "false";
defparam \WriteData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \WriteData[2]~output (
	.i(\processor_without_memory|datapath|register|read_data2[2]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[2]),
	.obar());
// synopsys translate_off
defparam \WriteData[2]~output .bus_hold = "false";
defparam \WriteData[2]~output .open_drain_output = "false";
defparam \WriteData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \WriteData[3]~output (
	.i(\processor_without_memory|datapath|register|read_data2[3]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[3]),
	.obar());
// synopsys translate_off
defparam \WriteData[3]~output .bus_hold = "false";
defparam \WriteData[3]~output .open_drain_output = "false";
defparam \WriteData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \WriteData[4]~output (
	.i(\processor_without_memory|datapath|register|read_data2[4]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[4]),
	.obar());
// synopsys translate_off
defparam \WriteData[4]~output .bus_hold = "false";
defparam \WriteData[4]~output .open_drain_output = "false";
defparam \WriteData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \WriteData[5]~output (
	.i(\processor_without_memory|datapath|register|read_data2[5]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[5]),
	.obar());
// synopsys translate_off
defparam \WriteData[5]~output .bus_hold = "false";
defparam \WriteData[5]~output .open_drain_output = "false";
defparam \WriteData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \WriteData[6]~output (
	.i(\processor_without_memory|datapath|register|read_data2[6]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[6]),
	.obar());
// synopsys translate_off
defparam \WriteData[6]~output .bus_hold = "false";
defparam \WriteData[6]~output .open_drain_output = "false";
defparam \WriteData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \WriteData[7]~output (
	.i(\processor_without_memory|datapath|register|read_data2[7]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[7]),
	.obar());
// synopsys translate_off
defparam \WriteData[7]~output .bus_hold = "false";
defparam \WriteData[7]~output .open_drain_output = "false";
defparam \WriteData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \WriteData[8]~output (
	.i(\processor_without_memory|datapath|register|read_data2[8]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[8]),
	.obar());
// synopsys translate_off
defparam \WriteData[8]~output .bus_hold = "false";
defparam \WriteData[8]~output .open_drain_output = "false";
defparam \WriteData[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \WriteData[9]~output (
	.i(\processor_without_memory|datapath|register|read_data2[9]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[9]),
	.obar());
// synopsys translate_off
defparam \WriteData[9]~output .bus_hold = "false";
defparam \WriteData[9]~output .open_drain_output = "false";
defparam \WriteData[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \WriteData[10]~output (
	.i(\processor_without_memory|datapath|register|read_data2[10]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[10]),
	.obar());
// synopsys translate_off
defparam \WriteData[10]~output .bus_hold = "false";
defparam \WriteData[10]~output .open_drain_output = "false";
defparam \WriteData[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \WriteData[11]~output (
	.i(\processor_without_memory|datapath|register|read_data2[11]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[11]),
	.obar());
// synopsys translate_off
defparam \WriteData[11]~output .bus_hold = "false";
defparam \WriteData[11]~output .open_drain_output = "false";
defparam \WriteData[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \WriteData[12]~output (
	.i(\processor_without_memory|datapath|register|read_data2[12]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[12]),
	.obar());
// synopsys translate_off
defparam \WriteData[12]~output .bus_hold = "false";
defparam \WriteData[12]~output .open_drain_output = "false";
defparam \WriteData[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \WriteData[13]~output (
	.i(\processor_without_memory|datapath|register|read_data2[13]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[13]),
	.obar());
// synopsys translate_off
defparam \WriteData[13]~output .bus_hold = "false";
defparam \WriteData[13]~output .open_drain_output = "false";
defparam \WriteData[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \WriteData[14]~output (
	.i(\processor_without_memory|datapath|register|read_data2[14]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[14]),
	.obar());
// synopsys translate_off
defparam \WriteData[14]~output .bus_hold = "false";
defparam \WriteData[14]~output .open_drain_output = "false";
defparam \WriteData[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \WriteData[15]~output (
	.i(\processor_without_memory|datapath|register|read_data2[15]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[15]),
	.obar());
// synopsys translate_off
defparam \WriteData[15]~output .bus_hold = "false";
defparam \WriteData[15]~output .open_drain_output = "false";
defparam \WriteData[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \WriteData[16]~output (
	.i(\processor_without_memory|datapath|register|read_data2[16]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[16]),
	.obar());
// synopsys translate_off
defparam \WriteData[16]~output .bus_hold = "false";
defparam \WriteData[16]~output .open_drain_output = "false";
defparam \WriteData[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \WriteData[17]~output (
	.i(\processor_without_memory|datapath|register|read_data2[17]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[17]),
	.obar());
// synopsys translate_off
defparam \WriteData[17]~output .bus_hold = "false";
defparam \WriteData[17]~output .open_drain_output = "false";
defparam \WriteData[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \WriteData[18]~output (
	.i(\processor_without_memory|datapath|register|read_data2[18]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[18]),
	.obar());
// synopsys translate_off
defparam \WriteData[18]~output .bus_hold = "false";
defparam \WriteData[18]~output .open_drain_output = "false";
defparam \WriteData[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \WriteData[19]~output (
	.i(\processor_without_memory|datapath|register|read_data2[19]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[19]),
	.obar());
// synopsys translate_off
defparam \WriteData[19]~output .bus_hold = "false";
defparam \WriteData[19]~output .open_drain_output = "false";
defparam \WriteData[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \WriteData[20]~output (
	.i(\processor_without_memory|datapath|register|read_data2[20]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[20]),
	.obar());
// synopsys translate_off
defparam \WriteData[20]~output .bus_hold = "false";
defparam \WriteData[20]~output .open_drain_output = "false";
defparam \WriteData[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \WriteData[21]~output (
	.i(\processor_without_memory|datapath|register|read_data2[21]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[21]),
	.obar());
// synopsys translate_off
defparam \WriteData[21]~output .bus_hold = "false";
defparam \WriteData[21]~output .open_drain_output = "false";
defparam \WriteData[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \WriteData[22]~output (
	.i(\processor_without_memory|datapath|register|read_data2[22]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[22]),
	.obar());
// synopsys translate_off
defparam \WriteData[22]~output .bus_hold = "false";
defparam \WriteData[22]~output .open_drain_output = "false";
defparam \WriteData[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \WriteData[23]~output (
	.i(\processor_without_memory|datapath|register|read_data2[23]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[23]),
	.obar());
// synopsys translate_off
defparam \WriteData[23]~output .bus_hold = "false";
defparam \WriteData[23]~output .open_drain_output = "false";
defparam \WriteData[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \WriteData[24]~output (
	.i(\processor_without_memory|datapath|register|read_data2[24]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[24]),
	.obar());
// synopsys translate_off
defparam \WriteData[24]~output .bus_hold = "false";
defparam \WriteData[24]~output .open_drain_output = "false";
defparam \WriteData[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \WriteData[25]~output (
	.i(\processor_without_memory|datapath|register|read_data2[25]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[25]),
	.obar());
// synopsys translate_off
defparam \WriteData[25]~output .bus_hold = "false";
defparam \WriteData[25]~output .open_drain_output = "false";
defparam \WriteData[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \WriteData[26]~output (
	.i(\processor_without_memory|datapath|register|read_data2[26]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[26]),
	.obar());
// synopsys translate_off
defparam \WriteData[26]~output .bus_hold = "false";
defparam \WriteData[26]~output .open_drain_output = "false";
defparam \WriteData[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \WriteData[27]~output (
	.i(\processor_without_memory|datapath|register|read_data2[27]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[27]),
	.obar());
// synopsys translate_off
defparam \WriteData[27]~output .bus_hold = "false";
defparam \WriteData[27]~output .open_drain_output = "false";
defparam \WriteData[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \WriteData[28]~output (
	.i(\processor_without_memory|datapath|register|read_data2[28]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[28]),
	.obar());
// synopsys translate_off
defparam \WriteData[28]~output .bus_hold = "false";
defparam \WriteData[28]~output .open_drain_output = "false";
defparam \WriteData[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \WriteData[29]~output (
	.i(\processor_without_memory|datapath|register|read_data2[29]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[29]),
	.obar());
// synopsys translate_off
defparam \WriteData[29]~output .bus_hold = "false";
defparam \WriteData[29]~output .open_drain_output = "false";
defparam \WriteData[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \WriteData[30]~output (
	.i(\processor_without_memory|datapath|register|read_data2[30]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[30]),
	.obar());
// synopsys translate_off
defparam \WriteData[30]~output .bus_hold = "false";
defparam \WriteData[30]~output .open_drain_output = "false";
defparam \WriteData[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \WriteData[31]~output (
	.i(\processor_without_memory|datapath|register|read_data2[31]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[31]),
	.obar());
// synopsys translate_off
defparam \WriteData[31]~output .bus_hold = "false";
defparam \WriteData[31]~output .open_drain_output = "false";
defparam \WriteData[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \DataAdr[0]~output (
	.i(\processor_without_memory|datapath|ALU|Mux31~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[0]),
	.obar());
// synopsys translate_off
defparam \DataAdr[0]~output .bus_hold = "false";
defparam \DataAdr[0]~output .open_drain_output = "false";
defparam \DataAdr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DataAdr[1]~output (
	.i(\processor_without_memory|datapath|ALU|Mux30~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[1]),
	.obar());
// synopsys translate_off
defparam \DataAdr[1]~output .bus_hold = "false";
defparam \DataAdr[1]~output .open_drain_output = "false";
defparam \DataAdr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \DataAdr[2]~output (
	.i(\processor_without_memory|datapath|ALU|Mux29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[2]),
	.obar());
// synopsys translate_off
defparam \DataAdr[2]~output .bus_hold = "false";
defparam \DataAdr[2]~output .open_drain_output = "false";
defparam \DataAdr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \DataAdr[3]~output (
	.i(\processor_without_memory|datapath|ALU|Mux28~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[3]),
	.obar());
// synopsys translate_off
defparam \DataAdr[3]~output .bus_hold = "false";
defparam \DataAdr[3]~output .open_drain_output = "false";
defparam \DataAdr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \DataAdr[4]~output (
	.i(\processor_without_memory|datapath|ALU|Mux27~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[4]),
	.obar());
// synopsys translate_off
defparam \DataAdr[4]~output .bus_hold = "false";
defparam \DataAdr[4]~output .open_drain_output = "false";
defparam \DataAdr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \DataAdr[5]~output (
	.i(\processor_without_memory|datapath|ALU|Mux26~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[5]),
	.obar());
// synopsys translate_off
defparam \DataAdr[5]~output .bus_hold = "false";
defparam \DataAdr[5]~output .open_drain_output = "false";
defparam \DataAdr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \DataAdr[6]~output (
	.i(\processor_without_memory|datapath|ALU|Mux25~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[6]),
	.obar());
// synopsys translate_off
defparam \DataAdr[6]~output .bus_hold = "false";
defparam \DataAdr[6]~output .open_drain_output = "false";
defparam \DataAdr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \DataAdr[7]~output (
	.i(\processor_without_memory|datapath|ALU|Mux24~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[7]),
	.obar());
// synopsys translate_off
defparam \DataAdr[7]~output .bus_hold = "false";
defparam \DataAdr[7]~output .open_drain_output = "false";
defparam \DataAdr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \DataAdr[8]~output (
	.i(\processor_without_memory|datapath|ALU|Mux23~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[8]),
	.obar());
// synopsys translate_off
defparam \DataAdr[8]~output .bus_hold = "false";
defparam \DataAdr[8]~output .open_drain_output = "false";
defparam \DataAdr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \DataAdr[9]~output (
	.i(\processor_without_memory|datapath|ALU|Mux22~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[9]),
	.obar());
// synopsys translate_off
defparam \DataAdr[9]~output .bus_hold = "false";
defparam \DataAdr[9]~output .open_drain_output = "false";
defparam \DataAdr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \DataAdr[10]~output (
	.i(\processor_without_memory|datapath|ALU|Mux21~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[10]),
	.obar());
// synopsys translate_off
defparam \DataAdr[10]~output .bus_hold = "false";
defparam \DataAdr[10]~output .open_drain_output = "false";
defparam \DataAdr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \DataAdr[11]~output (
	.i(\processor_without_memory|datapath|ALU|Mux20~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[11]),
	.obar());
// synopsys translate_off
defparam \DataAdr[11]~output .bus_hold = "false";
defparam \DataAdr[11]~output .open_drain_output = "false";
defparam \DataAdr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \DataAdr[12]~output (
	.i(\processor_without_memory|datapath|ALU|Mux19~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[12]),
	.obar());
// synopsys translate_off
defparam \DataAdr[12]~output .bus_hold = "false";
defparam \DataAdr[12]~output .open_drain_output = "false";
defparam \DataAdr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \DataAdr[13]~output (
	.i(\processor_without_memory|datapath|ALU|Mux18~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[13]),
	.obar());
// synopsys translate_off
defparam \DataAdr[13]~output .bus_hold = "false";
defparam \DataAdr[13]~output .open_drain_output = "false";
defparam \DataAdr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \DataAdr[14]~output (
	.i(\processor_without_memory|datapath|ALU|Mux17~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[14]),
	.obar());
// synopsys translate_off
defparam \DataAdr[14]~output .bus_hold = "false";
defparam \DataAdr[14]~output .open_drain_output = "false";
defparam \DataAdr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \DataAdr[15]~output (
	.i(\processor_without_memory|datapath|ALU|Mux16~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[15]),
	.obar());
// synopsys translate_off
defparam \DataAdr[15]~output .bus_hold = "false";
defparam \DataAdr[15]~output .open_drain_output = "false";
defparam \DataAdr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DataAdr[16]~output (
	.i(\processor_without_memory|datapath|ALU|Mux15~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[16]),
	.obar());
// synopsys translate_off
defparam \DataAdr[16]~output .bus_hold = "false";
defparam \DataAdr[16]~output .open_drain_output = "false";
defparam \DataAdr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DataAdr[17]~output (
	.i(\processor_without_memory|datapath|ALU|Mux14~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[17]),
	.obar());
// synopsys translate_off
defparam \DataAdr[17]~output .bus_hold = "false";
defparam \DataAdr[17]~output .open_drain_output = "false";
defparam \DataAdr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \DataAdr[18]~output (
	.i(\processor_without_memory|datapath|ALU|Mux13~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[18]),
	.obar());
// synopsys translate_off
defparam \DataAdr[18]~output .bus_hold = "false";
defparam \DataAdr[18]~output .open_drain_output = "false";
defparam \DataAdr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \DataAdr[19]~output (
	.i(\processor_without_memory|datapath|ALU|Mux12~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[19]),
	.obar());
// synopsys translate_off
defparam \DataAdr[19]~output .bus_hold = "false";
defparam \DataAdr[19]~output .open_drain_output = "false";
defparam \DataAdr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \DataAdr[20]~output (
	.i(\processor_without_memory|datapath|ALU|Mux11~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[20]),
	.obar());
// synopsys translate_off
defparam \DataAdr[20]~output .bus_hold = "false";
defparam \DataAdr[20]~output .open_drain_output = "false";
defparam \DataAdr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \DataAdr[21]~output (
	.i(\processor_without_memory|datapath|ALU|Mux10~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[21]),
	.obar());
// synopsys translate_off
defparam \DataAdr[21]~output .bus_hold = "false";
defparam \DataAdr[21]~output .open_drain_output = "false";
defparam \DataAdr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DataAdr[22]~output (
	.i(\processor_without_memory|datapath|ALU|Mux9~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[22]),
	.obar());
// synopsys translate_off
defparam \DataAdr[22]~output .bus_hold = "false";
defparam \DataAdr[22]~output .open_drain_output = "false";
defparam \DataAdr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \DataAdr[23]~output (
	.i(\processor_without_memory|datapath|ALU|Mux8~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[23]),
	.obar());
// synopsys translate_off
defparam \DataAdr[23]~output .bus_hold = "false";
defparam \DataAdr[23]~output .open_drain_output = "false";
defparam \DataAdr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DataAdr[24]~output (
	.i(\processor_without_memory|datapath|ALU|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[24]),
	.obar());
// synopsys translate_off
defparam \DataAdr[24]~output .bus_hold = "false";
defparam \DataAdr[24]~output .open_drain_output = "false";
defparam \DataAdr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DataAdr[25]~output (
	.i(\processor_without_memory|datapath|ALU|Mux6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[25]),
	.obar());
// synopsys translate_off
defparam \DataAdr[25]~output .bus_hold = "false";
defparam \DataAdr[25]~output .open_drain_output = "false";
defparam \DataAdr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \DataAdr[26]~output (
	.i(\processor_without_memory|datapath|ALU|Mux5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[26]),
	.obar());
// synopsys translate_off
defparam \DataAdr[26]~output .bus_hold = "false";
defparam \DataAdr[26]~output .open_drain_output = "false";
defparam \DataAdr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \DataAdr[27]~output (
	.i(\processor_without_memory|datapath|ALU|Mux4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[27]),
	.obar());
// synopsys translate_off
defparam \DataAdr[27]~output .bus_hold = "false";
defparam \DataAdr[27]~output .open_drain_output = "false";
defparam \DataAdr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \DataAdr[28]~output (
	.i(\processor_without_memory|datapath|ALU|Mux3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[28]),
	.obar());
// synopsys translate_off
defparam \DataAdr[28]~output .bus_hold = "false";
defparam \DataAdr[28]~output .open_drain_output = "false";
defparam \DataAdr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \DataAdr[29]~output (
	.i(\processor_without_memory|datapath|ALU|Mux2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[29]),
	.obar());
// synopsys translate_off
defparam \DataAdr[29]~output .bus_hold = "false";
defparam \DataAdr[29]~output .open_drain_output = "false";
defparam \DataAdr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \DataAdr[30]~output (
	.i(\processor_without_memory|datapath|ALU|Mux1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[30]),
	.obar());
// synopsys translate_off
defparam \DataAdr[30]~output .bus_hold = "false";
defparam \DataAdr[30]~output .open_drain_output = "false";
defparam \DataAdr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DataAdr[31]~output (
	.i(\processor_without_memory|datapath|ALU|Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataAdr[31]),
	.obar());
// synopsys translate_off
defparam \DataAdr[31]~output .bus_hold = "false";
defparam \DataAdr[31]~output .open_drain_output = "false";
defparam \DataAdr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \MemWrite~output (
	.i(\processor_without_memory|controller|opdecoder|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemWrite),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
defparam \MemWrite~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \clk1~input (
	.i(clk1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk1~input_o ));
// synopsys translate_off
defparam \clk1~input .bus_hold = "false";
defparam \clk1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk1~inputCLKENA0 (
	.inclk(\clk1~input_o ),
	.ena(vcc),
	.outclk(\clk1~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk1~inputCLKENA0 .clock_type = "global clock";
defparam \clk1~inputCLKENA0 .disable_mode = "low";
defparam \clk1~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk1~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk1~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N30
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|decode3|w_anode918w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3] = ( !\processor_without_memory|datapath|ALU|Mux17~0_combout  & ( (\processor_without_memory|datapath|ALU|Mux18~1_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~1_combout  & \processor_without_memory|datapath|ALU|Mux16~0_combout ))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~1_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode918w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode918w[3] .lut_mask = 64'h0004000400000000;
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode918w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N15
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout  = ( !\processor_without_memory|datapath|flipflop|q [14] & ( \processor_without_memory|datapath|flipflop|q [13] & ( \processor_without_memory|datapath|flipflop|q [15] ) 
// ) )

	.dataa(!\processor_without_memory|datapath|flipflop|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|flipflop|q [14]),
	.dataf(!\processor_without_memory|datapath|flipflop|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0 .lut_mask = 64'h0000000055550000;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N51
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout  = ( \processor_without_memory|datapath|ALU|Mux16~0_combout  & ( (!\processor_without_memory|datapath|ALU|Mux17~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|datapath|ALU|Mux18~1_combout )) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 .lut_mask = 64'h0000000000880088;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N12
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|decode3|w_anode938w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3] = ( \processor_without_memory|datapath|ALU|Mux17~0_combout  & ( (\processor_without_memory|datapath|ALU|Mux16~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|datapath|ALU|Mux18~1_combout  & \processor_without_memory|controller|opdecoder|Decoder0~1_combout ))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode938w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode938w[3] .lut_mask = 64'h0000000000040004;
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode938w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N45
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout  = (\processor_without_memory|datapath|flipflop|q [15] & (\processor_without_memory|datapath|flipflop|q [13] & \processor_without_memory|datapath|flipflop|q [14]))

	.dataa(!\processor_without_memory|datapath|flipflop|q [15]),
	.datab(!\processor_without_memory|datapath|flipflop|q [13]),
	.datac(!\processor_without_memory|datapath|flipflop|q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0 .lut_mask = 64'h0101010101010101;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N21
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout  = ( \processor_without_memory|datapath|ALU|Mux16~0_combout  & ( (\processor_without_memory|datapath|ALU|Mux17~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|datapath|ALU|Mux18~1_combout )) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0 .lut_mask = 64'h0000000000440044;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N33
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|decode3|w_anode928w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3] = ( \processor_without_memory|datapath|ALU|Mux17~0_combout  & ( (!\processor_without_memory|datapath|ALU|Mux18~1_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~1_combout  & \processor_without_memory|datapath|ALU|Mux16~0_combout ))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~1_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode928w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode928w[3] .lut_mask = 64'h0000000000080008;
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode928w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N42
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout  = (\processor_without_memory|datapath|flipflop|q [15] & (!\processor_without_memory|datapath|flipflop|q [13] & \processor_without_memory|datapath|flipflop|q [14]))

	.dataa(!\processor_without_memory|datapath|flipflop|q [15]),
	.datab(!\processor_without_memory|datapath|flipflop|q [13]),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0 .lut_mask = 64'h0044004400440044;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N18
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout  = ( \processor_without_memory|datapath|ALU|Mux16~0_combout  & ( (\processor_without_memory|datapath|ALU|Mux17~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & !\processor_without_memory|datapath|ALU|Mux18~1_combout )) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0 .lut_mask = 64'h0000000040404040;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N2
dffeas \memory_3|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor_without_memory|datapath|flipflop|q [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \memory_3|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \memory_3|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor_without_memory|datapath|flipflop|q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \memory_3|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N54
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout  = ( !\processor_without_memory|datapath|flipflop|q [14] & ( !\processor_without_memory|datapath|flipflop|q [13] & ( \processor_without_memory|datapath|flipflop|q [15] ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|flipflop|q [15]),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|flipflop|q [14]),
	.dataf(!\processor_without_memory|datapath|flipflop|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0 .lut_mask = 64'h0F0F000000000000;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N36
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3] = ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ( \processor_without_memory|datapath|ALU|Mux16~0_combout  & ( 
// (!\processor_without_memory|datapath|ALU|Mux17~0_combout  & !\processor_without_memory|datapath|ALU|Mux18~1_combout ) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3] .lut_mask = 64'h00000000A0A00000;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N3
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout  = (!\processor_without_memory|datapath|flipflop|q [15] & (\processor_without_memory|datapath|flipflop|q [13] & \processor_without_memory|datapath|flipflop|q [14]))

	.dataa(!\processor_without_memory|datapath|flipflop|q [15]),
	.datab(!\processor_without_memory|datapath|flipflop|q [13]),
	.datac(!\processor_without_memory|datapath|flipflop|q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0 .lut_mask = 64'h0202020202020202;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N9
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3] = ( !\processor_without_memory|datapath|ALU|Mux16~0_combout  & ( (\processor_without_memory|datapath|ALU|Mux17~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|datapath|ALU|Mux18~1_combout )) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3] .lut_mask = 64'h0050005000000000;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N0
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout  = (!\processor_without_memory|datapath|flipflop|q [15] & (!\processor_without_memory|datapath|flipflop|q [13] & \processor_without_memory|datapath|flipflop|q [14]))

	.dataa(!\processor_without_memory|datapath|flipflop|q [15]),
	.datab(!\processor_without_memory|datapath|flipflop|q [13]),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0 .lut_mask = 64'h0088008800880088;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N6
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout  = ( !\processor_without_memory|datapath|ALU|Mux16~0_combout  & ( (\processor_without_memory|datapath|ALU|Mux17~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & !\processor_without_memory|datapath|ALU|Mux18~1_combout )) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0 .lut_mask = 64'h4040404000000000;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux18~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux18~0_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ( !\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux18~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux18~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \processor_without_memory|datapath|ALU|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N57
cyclonev_lcell_comb \processor_without_memory|datapath|register|Equal1~0 (
// Equation(s):
// \processor_without_memory|datapath|register|Equal1~0_combout  = ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & 
// (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|Equal1~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|Equal1~0 .lut_mask = 64'h8000800000000000;
defparam \processor_without_memory|datapath|register|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux15~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux15~0_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux15~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux15~0 .lut_mask = 64'hFF0FFF0F00000000;
defparam \processor_without_memory|datapath|ALU|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N12
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|ImmSrc[1]~1 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  $ (\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|ImmSrc[1]~1 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|ImmSrc[1]~1 .lut_mask = 64'h0000000021212121;
defparam \processor_without_memory|controller|opdecoder|ImmSrc[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N24
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|ImmSrc[0]~3 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & !\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout )) # 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout 
// )) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|ImmSrc[0]~3 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|ImmSrc[0]~3 .lut_mask = 64'h00000000A005A005;
defparam \processor_without_memory|controller|opdecoder|ImmSrc[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N27
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext~0 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext~0_combout  = ( \processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout  & ( (\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout  & 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  $ (((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) # (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout ))))) ) ) 
// # ( !\processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout  & ( (\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & (\processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout  & 
// \processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout )) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext~0 .lut_mask = 64'h0005000500360036;
defparam \processor_without_memory|datapath|extend|immext~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N45
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[2]~2 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[2]~2_combout  = ( \processor_without_memory|datapath|extend|immext~0_combout  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  ) ) # ( 
// !\processor_without_memory|datapath|extend|immext~0_combout  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|extend|immext~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[2]~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[2]~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \processor_without_memory|datapath|extend|immext[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N27
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|decode3|w_anode861w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3] = ( \processor_without_memory|datapath|ALU|Mux17~0_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// \processor_without_memory|controller|opdecoder|Decoder0~1_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux17~0_combout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~1_combout  & 
// (((!\processor_without_memory|datapath|ALU|Mux16~0_combout  & !\processor_without_memory|datapath|ALU|Mux18~1_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~1_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode861w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode861w[3] .lut_mask = 64'h0B030B0303030303;
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode861w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N6
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3] = (!\processor_without_memory|datapath|flipflop|q [15] & (!\processor_without_memory|datapath|flipflop|q [13] & !\processor_without_memory|datapath|flipflop|q [14]))

	.dataa(!\processor_without_memory|datapath|flipflop|q [15]),
	.datab(!\processor_without_memory|datapath|flipflop|q [13]),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w[3] .lut_mask = 64'h8800880088008800;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N42
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout  = ( \processor_without_memory|datapath|ALU|Mux16~0_combout  & ( \processor_without_memory|controller|ALUdecoder|Mux1~0_combout  ) ) # ( 
// !\processor_without_memory|datapath|ALU|Mux16~0_combout  & ( ((!\processor_without_memory|datapath|ALU|Mux17~0_combout  & !\processor_without_memory|datapath|ALU|Mux18~1_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0 .lut_mask = 64'hB3B3B3B333333333;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N42
cyclonev_lcell_comb \processor_without_memory|datapath|extend|Decoder0~0 (
// Equation(s):
// \processor_without_memory|datapath|extend|Decoder0~0_combout  = ( \processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout  & ( (\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout  & 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|Decoder0~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|Decoder0~0 .lut_mask = 64'h0000000000010001;
defparam \processor_without_memory|datapath|extend|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N3
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[17]~19 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[17]~19_combout  = ( \processor_without_memory|datapath|register|read_data2[17]~18_combout  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( 
// ((!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data2[17]~18_combout  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # (\processor_without_memory|datapath|extend|Decoder0~0_combout ))) ) ) ) # ( \processor_without_memory|datapath|register|read_data2[17]~18_combout  & ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[17]~18_combout  & ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  
// & ( (!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|register|read_data2[17]~18_combout ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[17]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[17]~19 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[17]~19 .lut_mask = 64'h0202CECE1313DFDF;
defparam \processor_without_memory|datapath|SrcB[17]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N21
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[18]~11 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[18]~11_combout  = ( \processor_without_memory|datapath|extend|Decoder0~0_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( 
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  ) ) ) # ( !\processor_without_memory|datapath|extend|Decoder0~0_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  ) ) # ( 
// \processor_without_memory|datapath|extend|Decoder0~0_combout  & ( !\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[18]~11 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[18]~11 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \processor_without_memory|datapath|extend|immext[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N21
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[19]~12 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[19]~12_combout  = (!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ))

	.dataa(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[19]~12 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[19]~12 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \processor_without_memory|datapath|extend|immext[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N24
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[19]~47 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[19]~47_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[19]~111_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[19]~111_combout  & ( (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[19]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[19]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[19]~47 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[19]~47 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[19]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N57
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[17]~10 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[17]~10_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|extend|Decoder0~0_combout  ) ) ) # ( 
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|extend|Decoder0~0_combout  ) ) )

	.dataa(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[17]~10 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[17]~10 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \processor_without_memory|datapath|extend|immext[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N33
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[16]~9 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[16]~9_combout  = (!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[16]~9 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[16]~9 .lut_mask = 64'h5533553355335533;
defparam \processor_without_memory|datapath|extend|immext[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N45
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[16]~50 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[16]~50_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[16]~99_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[16]~99_combout  & ( (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[16]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[16]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[16]~50 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[16]~50 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[16]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N45
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[15]~8 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[15]~8_combout  = ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( (\processor_without_memory|datapath|extend|Decoder0~0_combout ) # 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & !\processor_without_memory|datapath|extend|Decoder0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[15]~8 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[15]~8 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \processor_without_memory|datapath|extend|immext[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N24
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[15]~51 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[15]~51_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[15]~95_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[15]~95_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[15]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[15]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[15]~51 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[15]~51 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[15]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N6
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[14]~7 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[14]~7_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( (!\processor_without_memory|datapath|extend|Decoder0~0_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[14]~7 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[14]~7 .lut_mask = 64'h03030303CFCFCFCF;
defparam \processor_without_memory|datapath|extend|immext[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N51
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[13]~6 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[13]~6_combout  = ( \processor_without_memory|datapath|extend|Decoder0~0_combout  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  ) ) # ( 
// !\processor_without_memory|datapath|extend|Decoder0~0_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[13]~6 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[13]~6 .lut_mask = 64'h55550F0F55550F0F;
defparam \processor_without_memory|datapath|extend|immext[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N27
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[13]~14 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[13]~14_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[13]~87_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[13]~87_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[13]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[13]~14 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[13]~14 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N3
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux10~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux10~1_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// !\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux10~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux10~1 .lut_mask = 64'hA0A0A0A000000000;
defparam \processor_without_memory|datapath|ALU|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N48
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[25]~55 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[25]~55_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[25]~135_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[25]~135_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[25]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[25]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[25]~55 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[25]~55 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[25]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N51
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[24]~57 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[24]~57_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[24]~131_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[24]~131_combout  & ( (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[24]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[24]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[24]~57 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[24]~57 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[24]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N39
cyclonev_lcell_comb \processor_without_memory|datapath|register|Equal0~0 (
// Equation(s):
// \processor_without_memory|datapath|register|Equal0~0_combout  = ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & 
// !\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|Equal0~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \processor_without_memory|datapath|register|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux10~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux10~0_combout  = (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// \processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(gnd),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux10~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux10~0 .lut_mask = 64'h0088008800880088;
defparam \processor_without_memory|datapath|ALU|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N57
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[23]~24 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[23]~24_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[23]~127_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[23]~127_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[23]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[23]~24 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[23]~24 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N48
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[23]~20 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[23]~20_combout  = ( \processor_without_memory|datapath|register|read_data2[23]~24_combout  & ( (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) # 
// ((!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) ) # ( !\processor_without_memory|datapath|register|read_data2[23]~24_combout  & ( 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) )

	.dataa(gnd),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[23]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[23]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[23]~20 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[23]~20 .lut_mask = 64'h00030003FCFFFCFF;
defparam \processor_without_memory|datapath|SrcB[23]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux8~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux8~0_combout  = ( \processor_without_memory|datapath|register|read_data1[23]~52_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ((\processor_without_memory|datapath|SrcB[23]~20_combout ) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )))) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data1[23]~52_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|datapath|SrcB[23]~20_combout ))) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|datapath|SrcB[23]~20_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[23]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux8~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux8~0 .lut_mask = 64'h0010001010501050;
defparam \processor_without_memory|datapath|ALU|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N18
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[21]~14 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[21]~14_combout  = ( \processor_without_memory|datapath|register|read_data2[21]~22_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # 
// ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) # (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) ) # ( !\processor_without_memory|datapath|register|read_data2[21]~22_combout  
// & ( (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )) ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[21]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[21]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[21]~14 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[21]~14 .lut_mask = 64'h00030003FFCFFFCF;
defparam \processor_without_memory|datapath|SrcB[21]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N51
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux10~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux10~2_combout  = ( \processor_without_memory|datapath|SrcB[21]~14_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// ((\processor_without_memory|datapath|register|read_data1[21]~45_combout ) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )))) ) ) # ( !\processor_without_memory|datapath|SrcB[21]~14_combout  & ( 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// \processor_without_memory|datapath|register|read_data1[21]~45_combout ))) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[21]~45_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|SrcB[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux10~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux10~2 .lut_mask = 64'h0004000404440444;
defparam \processor_without_memory|datapath|ALU|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~91 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~91_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[15]~51_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[15]~95_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[15]~8_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~88  ))
// \processor_without_memory|datapath|ALU|Add1~92  = CARRY(( \processor_without_memory|datapath|register|read_data1[15]~51_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[15]~95_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[15]~8_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~88  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[15]~8_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[15]~51_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[15]~95_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~88 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~91_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~92 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~91 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~91 .lut_mask = 64'h0000038B000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~95 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~95_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[16]~50_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[16]~99_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[16]~9_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~92  ))
// \processor_without_memory|datapath|ALU|Add1~96  = CARRY(( \processor_without_memory|datapath|register|read_data1[16]~50_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[16]~99_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[16]~9_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~92  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[16]~9_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[16]~50_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[16]~99_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~92 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~95_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~96 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~95 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~95 .lut_mask = 64'h0000038B000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~99 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~99_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[17]~49_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[17]~103_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[17]~10_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~96  ))
// \processor_without_memory|datapath|ALU|Add1~100  = CARRY(( \processor_without_memory|datapath|register|read_data1[17]~49_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[17]~103_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[17]~10_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~96  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[17]~10_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[17]~49_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[17]~103_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~96 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~99_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~100 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~99 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~99 .lut_mask = 64'h0000038B000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~103 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~103_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[18]~48_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[18]~107_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[18]~11_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~100  ))
// \processor_without_memory|datapath|ALU|Add1~104  = CARRY(( \processor_without_memory|datapath|register|read_data1[18]~48_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[18]~107_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[18]~11_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~100  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[18]~11_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[18]~48_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[18]~107_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~100 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~103_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~104 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~103 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~103 .lut_mask = 64'h0000038B000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~107 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~107_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[19]~47_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[19]~111_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[19]~12_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~104  ))
// \processor_without_memory|datapath|ALU|Add1~108  = CARRY(( \processor_without_memory|datapath|register|read_data1[19]~47_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[19]~111_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[19]~12_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~104  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[19]~12_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[19]~47_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[19]~111_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~104 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~107_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~108 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~107 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~107 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~111 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~111_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[20]~115_combout )) # 
// (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[20]~46_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~108  ))
// \processor_without_memory|datapath|ALU|Add1~112  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[20]~115_combout )) # 
// (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[20]~46_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~108  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[20]~115_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[20]~46_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~108 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~111_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~112 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~111 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~111 .lut_mask = 64'h0000FF000000FA72;
defparam \processor_without_memory|datapath|ALU|Add1~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~115 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~115_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[21]~45_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[21]~119_combout ) # (\processor_without_memory|datapath|register|Equal1~0_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) + ( \processor_without_memory|datapath|ALU|Add1~112  ))
// \processor_without_memory|datapath|ALU|Add1~116  = CARRY(( \processor_without_memory|datapath|register|read_data1[21]~45_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[21]~119_combout ) # (\processor_without_memory|datapath|register|Equal1~0_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) + ( \processor_without_memory|datapath|ALU|Add1~112  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[21]~45_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[21]~119_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~112 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~115_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~116 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~115 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~115 .lut_mask = 64'h000005C5000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N15
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux10~4 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux10~4_combout  = ( !\processor_without_memory|datapath|ALU|Mux10~2_combout  & ( \processor_without_memory|datapath|ALU|Add1~115_sumout  & ( !\processor_without_memory|datapath|ALU|Mux10~0_combout  ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Mux10~2_combout  & ( !\processor_without_memory|datapath|ALU|Add1~115_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|ALU|Mux10~2_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~115_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux10~4 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux10~4 .lut_mask = 64'hFFFF0000F0F00000;
defparam \processor_without_memory|datapath|ALU|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~108 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~108_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & 
// ((\processor_without_memory|datapath|Result[19]~111_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\processor_without_memory|datapath|extend|immext[19]~12_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[19]~47_combout  ) + ( \processor_without_memory|datapath|ALU|Add0~105  ))
// \processor_without_memory|datapath|ALU|Add0~109  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[19]~111_combout 
// )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\processor_without_memory|datapath|extend|immext[19]~12_combout )))) ) + ( \processor_without_memory|datapath|register|read_data1[19]~47_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add0~105  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[19]~12_combout ),
	.datad(!\processor_without_memory|datapath|Result[19]~111_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[19]~47_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~105 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~108_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~109 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~108 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~108 .lut_mask = 64'h0000FF000000058D;
defparam \processor_without_memory|datapath|ALU|Add0~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~112 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~112_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[20]~46_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[20]~115_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~109  ))
// \processor_without_memory|datapath|ALU|Add0~113  = CARRY(( \processor_without_memory|datapath|register|read_data1[20]~46_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[20]~115_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~109  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[20]~46_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[20]~115_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~109 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~112_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~113 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~112 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~112 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N3
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~116 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~116_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[21]~45_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[21]~119_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~113  ))
// \processor_without_memory|datapath|ALU|Add0~117  = CARRY(( \processor_without_memory|datapath|register|read_data1[21]~45_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[21]~119_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~113  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[21]~45_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[21]~119_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~113 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~116_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~117 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~116 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~116 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux5~3 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux5~3_combout  = ( \processor_without_memory|datapath|register|read_data2[26]~27_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[26]~27_combout  & ( (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & 
// \processor_without_memory|controller|opdecoder|WideOr1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[26]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux5~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux5~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \processor_without_memory|datapath|ALU|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N27
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux5~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux5~0_combout  = ( \processor_without_memory|datapath|ALU|Mux5~3_combout  & ( \processor_without_memory|datapath|Result[26]~139_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|datapath|register|Equal0~0_combout ) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Mux5~3_combout  & ( \processor_without_memory|datapath|Result[26]~139_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  
// & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & !\processor_without_memory|datapath|register|Equal0~0_combout ))) ) ) ) # ( \processor_without_memory|datapath|ALU|Mux5~3_combout  & ( 
// !\processor_without_memory|datapath|Result[26]~139_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// \processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datad(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Mux5~3_combout ),
	.dataf(!\processor_without_memory|datapath|Result[26]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux5~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux5~0 .lut_mask = 64'h0000020202002202;
defparam \processor_without_memory|datapath|ALU|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N39
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[26]~56 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[26]~56_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[26]~139_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[26]~139_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[26]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[26]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[26]~56 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[26]~56 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[26]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~123 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~123_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[23]~52_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[23]~127_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~120  ))
// \processor_without_memory|datapath|ALU|Add1~124  = CARRY(( \processor_without_memory|datapath|register|read_data1[23]~52_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[23]~127_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~120  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[23]~52_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[23]~127_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~120 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~123_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~124 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~123 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~123 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~127 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~127_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[24]~57_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[24]~131_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~124  ))
// \processor_without_memory|datapath|ALU|Add1~128  = CARRY(( \processor_without_memory|datapath|register|read_data1[24]~57_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[24]~131_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~124  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[24]~57_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[24]~131_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~124 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~127_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~128 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~127 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~127 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~131 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~131_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[25]~135_combout )) # 
// (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[25]~55_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~128  ))
// \processor_without_memory|datapath|ALU|Add1~132  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[25]~135_combout )) # 
// (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[25]~55_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~128  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[25]~135_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[25]~55_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~128 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~131_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~132 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~131 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~131 .lut_mask = 64'h0000FF000000FA72;
defparam \processor_without_memory|datapath|ALU|Add1~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~135 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~135_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[26]~56_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[26]~139_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~132  ))
// \processor_without_memory|datapath|ALU|Add1~136  = CARRY(( \processor_without_memory|datapath|register|read_data1[26]~56_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[26]~139_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~132  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[26]~56_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[26]~139_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~132 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~135_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~136 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~135 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~135 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N3
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux5~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux5~2_combout  = ( \processor_without_memory|datapath|ALU|Add1~135_sumout  & ( (!\processor_without_memory|datapath|ALU|Mux10~0_combout  & !\processor_without_memory|datapath|ALU|Mux5~0_combout ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add1~135_sumout  & ( !\processor_without_memory|datapath|ALU|Mux5~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~135_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux5~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux5~2 .lut_mask = 64'hFF00FF00F000F000;
defparam \processor_without_memory|datapath|ALU|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N15
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~132 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~132_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[25]~55_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[25]~135_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~129  ))
// \processor_without_memory|datapath|ALU|Add0~133  = CARRY(( \processor_without_memory|datapath|register|read_data1[25]~55_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[25]~135_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~129  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[25]~55_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[25]~135_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~129 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~132_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~133 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~132 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~132 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N18
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~136 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~136_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[26]~56_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[26]~139_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~133  ))
// \processor_without_memory|datapath|ALU|Add0~137  = CARRY(( \processor_without_memory|datapath|register|read_data1[26]~56_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[26]~139_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~133  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[26]~56_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[26]~139_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~133 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~136_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~137 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~136 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~136 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N6
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[14]~15 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[14]~15_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[14]~91_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[14]~91_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[14]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[14]~15 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[14]~15 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N9
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[14]~11 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[14]~11_combout  = ( \processor_without_memory|datapath|register|read_data2[14]~15_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ))) ) ) # ( !\processor_without_memory|datapath|register|read_data2[14]~15_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[14]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[14]~11 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[14]~11 .lut_mask = 64'h010D010DF1FDF1FD;
defparam \processor_without_memory|datapath|SrcB[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N45
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~87 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~87_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[14]~39_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[14]~91_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[14]~7_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~84  ))
// \processor_without_memory|datapath|ALU|Add1~88  = CARRY(( \processor_without_memory|datapath|register|read_data1[14]~39_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[14]~91_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[14]~7_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~84  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[14]~7_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[14]~39_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[14]~91_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~84 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~87_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~88 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~87 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~87 .lut_mask = 64'h0000038B000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N54
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[13]~40 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[13]~40_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[13]~87_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[13]~87_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[13]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[13]~40 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[13]~40 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N36
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[12]~5 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[12]~5_combout  = ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & ( (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & ( (!\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[12]~5 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[12]~5 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \processor_without_memory|datapath|extend|immext[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N12
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[12]~13 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[12]~13_combout  = ( \processor_without_memory|datapath|register|read_data2[12]~13_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ))) ) ) # ( !\processor_without_memory|datapath|register|read_data2[12]~13_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[12]~13 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[12]~13 .lut_mask = 64'h01230123CDEFCDEF;
defparam \processor_without_memory|datapath|SrcB[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N33
cyclonev_lcell_comb \processor_without_memory|datapath|extend|Mux0~1 (
// Equation(s):
// \processor_without_memory|datapath|extend|Mux0~1_combout  = ( \processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ( \processor_without_memory|datapath|extend|Mux0~0_combout  ) ) # ( 
// !\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ( \processor_without_memory|datapath|extend|Mux0~0_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  ) ) ) # ( 
// !\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ( !\processor_without_memory|datapath|extend|Mux0~0_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.dataf(!\processor_without_memory|datapath|extend|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|Mux0~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|Mux0~1 .lut_mask = 64'h555500005555FFFF;
defparam \processor_without_memory|datapath|extend|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N6
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[10]~43 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[10]~43_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[10]~75_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[10]~75_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[10]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[10]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[10]~43 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[10]~43 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[10]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N54
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[29]~59 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[29]~59_combout  = ( \processor_without_memory|datapath|Result[29]~151_combout  & ( !\processor_without_memory|datapath|register|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[29]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[29]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[29]~59 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[29]~59 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processor_without_memory|datapath|register|read_data1[29]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N36
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[28]~53 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[28]~53_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[28]~147_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[28]~147_combout  & ( (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[28]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[28]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[28]~53 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[28]~53 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[28]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N3
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[27]~54 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[27]~54_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[27]~143_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[27]~143_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[27]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[27]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[27]~54 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[27]~54 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[27]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N30
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[27]~28 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[27]~28_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[27]~143_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[27]~143_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[27]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[27]~28 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[27]~28 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N36
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[27]~24 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[27]~24_combout  = ( \processor_without_memory|datapath|register|read_data2[27]~28_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # 
// ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) # (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) ) # ( !\processor_without_memory|datapath|register|read_data2[27]~28_combout  
// & ( (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[27]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[27]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[27]~24 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[27]~24 .lut_mask = 64'h01010101EFEFEFEF;
defparam \processor_without_memory|datapath|SrcB[27]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux4~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux4~0_combout  = ( \processor_without_memory|datapath|register|read_data1[27]~54_combout  & ( \processor_without_memory|datapath|SrcB[27]~24_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[27]~54_combout  & ( 
// \processor_without_memory|datapath|SrcB[27]~24_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// \processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) ) # ( \processor_without_memory|datapath|register|read_data1[27]~54_combout  & ( !\processor_without_memory|datapath|SrcB[27]~24_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & \processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|register|read_data1[27]~54_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[27]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux4~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux4~0 .lut_mask = 64'h0000020202022222;
defparam \processor_without_memory|datapath|ALU|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~139 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~139_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[27]~143_combout )) # 
// (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[27]~54_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~136  ))
// \processor_without_memory|datapath|ALU|Add1~140  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[27]~143_combout )) # 
// (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[27]~54_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~136  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[27]~143_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[27]~54_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~136 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~139_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~140 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~139 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~139 .lut_mask = 64'h0000FF000000FA72;
defparam \processor_without_memory|datapath|ALU|Add1~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N12
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux4~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux4~2_combout  = ( \processor_without_memory|datapath|ALU|Add1~139_sumout  & ( (!\processor_without_memory|datapath|ALU|Mux10~0_combout  & !\processor_without_memory|datapath|ALU|Mux4~0_combout ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add1~139_sumout  & ( !\processor_without_memory|datapath|ALU|Mux4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~139_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux4~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux4~2 .lut_mask = 64'hFF00FF00F000F000;
defparam \processor_without_memory|datapath|ALU|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N21
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~140 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~140_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[27]~54_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[27]~143_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~137  ))
// \processor_without_memory|datapath|ALU|Add0~141  = CARRY(( \processor_without_memory|datapath|register|read_data1[27]~54_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[27]~143_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~137  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[27]~54_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[27]~143_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~137 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~140_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~141 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~140 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~140 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N36
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[7]~8 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[7]~8_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[7]~63_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[7]~63_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[7]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[7]~8 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[7]~8 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N21
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[28]~29 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[28]~29_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[28]~147_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[28]~147_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[28]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[28]~29 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[28]~29 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N45
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[9]~10 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[9]~10_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[9]~71_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[9]~71_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[9]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[9]~10 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[9]~10 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N42
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[8]~9 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[8]~9_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[8]~67_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[8]~67_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[8]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[8]~9 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[8]~9 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux20~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux20~1_combout  = (\processor_without_memory|datapath|ALU|Mux20~0_combout  & !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Mux20~0_combout ),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux20~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux20~1 .lut_mask = 64'h0F000F000F000F00;
defparam \processor_without_memory|datapath|ALU|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux19~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux19~1_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ( \processor_without_memory|datapath|ALU|Mux19~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux19~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux19~1 .lut_mask = 64'h00000000FFFF0000;
defparam \processor_without_memory|datapath|ALU|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[8]~9_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[8]~9_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[8]~9_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N33
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~71 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~71_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[10]~43_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[10]~75_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~68  ))
// \processor_without_memory|datapath|ALU|Add1~72  = CARRY(( \processor_without_memory|datapath|register|read_data1[10]~43_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[10]~75_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~68  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[10]~43_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[10]~75_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~68 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~71_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~72 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~71 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~71 .lut_mask = 64'h0000038B000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~75 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~75_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[11]~79_combout )) # 
// (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|extend|Mux0~1_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[11]~41_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~72  ))
// \processor_without_memory|datapath|ALU|Add1~76  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[11]~79_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout 
// ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|extend|Mux0~1_combout )))) ) + ( \processor_without_memory|datapath|register|read_data1[11]~41_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add1~72  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|Mux0~1_combout ),
	.datad(!\processor_without_memory|datapath|Result[11]~79_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[11]~41_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~72 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~75_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~76 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~75 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~75 .lut_mask = 64'h0000FF000000FC74;
defparam \processor_without_memory|datapath|ALU|Add1~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N39
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~79 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~79_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[12]~42_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[12]~83_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[12]~5_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~76  ))
// \processor_without_memory|datapath|ALU|Add1~80  = CARRY(( \processor_without_memory|datapath|register|read_data1[12]~42_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[12]~83_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[12]~5_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~76  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[12]~5_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[12]~42_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[12]~83_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~76 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~79_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~80 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~79 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~79 .lut_mask = 64'h0000038B000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~83 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~83_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[13]~87_combout )) # 
// (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|extend|immext[13]~6_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[13]~40_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~80  ))
// \processor_without_memory|datapath|ALU|Add1~84  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[13]~87_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout 
// ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|extend|immext[13]~6_combout )))) ) + ( \processor_without_memory|datapath|register|read_data1[13]~40_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add1~80  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[13]~6_combout ),
	.datad(!\processor_without_memory|datapath|Result[13]~87_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[13]~40_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~80 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~83_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~84 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~83 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~83 .lut_mask = 64'h0000FF000000FC74;
defparam \processor_without_memory|datapath|ALU|Add1~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N15
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[13]~12 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[13]~12_combout  = ( \processor_without_memory|datapath|register|read_data2[13]~14_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ))) ) ) # ( !\processor_without_memory|datapath|register|read_data2[13]~14_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[13]~12 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[13]~12 .lut_mask = 64'h01230123CDEFCDEF;
defparam \processor_without_memory|datapath|SrcB[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux18~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux18~2_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|ALU|Add0~84_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|SrcB[13]~12_combout  
// & \processor_without_memory|datapath|register|read_data1[13]~40_combout )))))) ) ) # ( \processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|ALU|Add1~83_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (((\processor_without_memory|datapath|register|read_data1[13]~40_combout ) # (\processor_without_memory|datapath|SrcB[13]~12_combout )))))) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~83_sumout ),
	.datad(!\processor_without_memory|datapath|SrcB[13]~12_combout ),
	.datae(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[13]~40_combout ),
	.datag(!\processor_without_memory|datapath|ALU|Add0~84_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux18~2 .extended_lut = "on";
defparam \processor_without_memory|datapath|ALU|Mux18~2 .lut_mask = 64'h0808082A082A2A2A;
defparam \processor_without_memory|datapath|ALU|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N56
dffeas \memory_3|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|ALU|Mux18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \memory_3|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[8]~9_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N18
cyclonev_lcell_comb \processor_without_memory|datapath|Result[8]~64 (
// Equation(s):
// \processor_without_memory|datapath|Result[8]~64_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_1|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[8]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[8]~64 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[8]~64 .lut_mask = 64'h030311DDCFCF11DD;
defparam \processor_without_memory|datapath|Result[8]~64 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[8]~9_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[8]~9_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000557335357351151155F33";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[8]~9_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[8]~9_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[8]~65 (
// Equation(s):
// \processor_without_memory|datapath|Result[8]~65_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & \memory_1|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ) ) ) ) # ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 )) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[8]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[8]~65 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[8]~65 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \processor_without_memory|datapath|Result[8]~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[5]~6_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[5]~6_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[5]~6_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[5]~6_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[5]~52 (
// Equation(s):
// \processor_without_memory|datapath|Result[5]~52_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (\memory_0|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 )) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[5]~52 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[5]~52 .lut_mask = 64'h03CF03CF44447777;
defparam \processor_without_memory|datapath|Result[5]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N0
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~1 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~1_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [2] ) + ( VCC ) + ( !VCC ))
// \processor_without_memory|datapath|adder_0|Add0~2  = CARRY(( \processor_without_memory|datapath|flipflop|q [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~1_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N56
dffeas \processor_without_memory|datapath|flipflop|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[2]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~1_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[2] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N3
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~5 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~5_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [3] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~2  ))
// \processor_without_memory|datapath|adder_0|Add0~6  = CARRY(( \processor_without_memory|datapath|flipflop|q [3] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~5_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~5 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N6
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~9 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~9_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q[4]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~6  ))
// \processor_without_memory|datapath|adder_0|Add0~10  = CARRY(( \processor_without_memory|datapath|flipflop|q[4]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|flipflop|q[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~9_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~9 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor_without_memory|datapath|adder_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N50
dffeas \processor_without_memory|datapath|flipflop|q[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[4]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~9_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q[4]~DUPLICATE_q ,\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[5]~6_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[5]~6_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000571011275170135137C00";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[5]~6_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[5]~6_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N48
cyclonev_lcell_comb \processor_without_memory|datapath|Result[5]~53 (
// Equation(s):
// \processor_without_memory|datapath|Result[5]~53_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_0|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_0|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_0|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_0|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[5]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[5]~53 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[5]~53 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \processor_without_memory|datapath|Result[5]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N15
cyclonev_lcell_comb \processor_without_memory|datapath|Result[5]~54 (
// Equation(s):
// \processor_without_memory|datapath|Result[5]~54_combout  = ( \processor_without_memory|datapath|Result[5]~53_combout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// (((!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [2])) # (\processor_without_memory|datapath|Result[5]~52_combout ))) ) ) # ( 
// !\processor_without_memory|datapath|Result[5]~53_combout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (\processor_without_memory|datapath|Result[5]~52_combout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b 
// [2]) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout )))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datac(!\processor_without_memory|datapath|Result[5]~52_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[5]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[5]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[5]~54 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[5]~54 .lut_mask = 64'h0103010323032303;
defparam \processor_without_memory|datapath|Result[5]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N7
dffeas \processor_without_memory|datapath|flipflop|q[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[5]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~13_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N9
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~13 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~13_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q[5]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~10  ))
// \processor_without_memory|datapath|adder_0|Add0~14  = CARRY(( \processor_without_memory|datapath|flipflop|q[5]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~13_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~13 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N39
cyclonev_lcell_comb \processor_without_memory|datapath|Result[5]~55 (
// Equation(s):
// \processor_without_memory|datapath|Result[5]~55_combout  = ( \processor_without_memory|datapath|adder_0|Add0~13_sumout  & ( \processor_without_memory|datapath|ALU|Mux26~0_combout  & ( (((!\processor_without_memory|controller|opdecoder|Decoder0~3_combout  
// & !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout )) # (\processor_without_memory|datapath|Result[5]~54_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|adder_0|Add0~13_sumout  & ( \processor_without_memory|datapath|ALU|Mux26~0_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (((!\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) # (\processor_without_memory|datapath|Result[5]~54_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|adder_0|Add0~13_sumout  & ( !\processor_without_memory|datapath|ALU|Mux26~0_combout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) # (\processor_without_memory|datapath|Result[5]~54_combout ) ) 
// ) ) # ( !\processor_without_memory|datapath|adder_0|Add0~13_sumout  & ( !\processor_without_memory|datapath|ALU|Mux26~0_combout  & ( (\processor_without_memory|datapath|Result[5]~54_combout  & 
// !\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|datapath|Result[5]~54_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datae(!\processor_without_memory|datapath|adder_0|Add0~13_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[5]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[5]~55 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[5]~55 .lut_mask = 64'h0F000FFF8F008FFF;
defparam \processor_without_memory|datapath|Result[5]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N48
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[5]~6 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[5]~6_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[5]~55_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[5]~55_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[5]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[5]~6 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[5]~6 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N24
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a37~portadataout ) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (\memory_0|altsyncram_component|auto_generated|ram_block1a37~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h550055FF330F330F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N39
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h505050505F5F5F5F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N18
cyclonev_lcell_comb \processor_without_memory|PCSrc~0 (
// Equation(s):
// \processor_without_memory|PCSrc~0_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & (!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & \processor_without_memory|controller|opdecoder|Decoder0~0_combout )) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|PCSrc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|PCSrc~0 .extended_lut = "off";
defparam \processor_without_memory|PCSrc~0 .lut_mask = 64'h0000040400000000;
defparam \processor_without_memory|PCSrc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N3
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[30]~31 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[30]~31_combout  = ( \processor_without_memory|datapath|Result[30]~155_combout  & ( !\processor_without_memory|datapath|register|Equal1~0_combout  ) )

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|Result[30]~155_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[30]~31 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[30]~31 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \processor_without_memory|datapath|register|read_data2[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N27
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~148 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~148_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[29]~59_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[29]~151_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~145  ))
// \processor_without_memory|datapath|ALU|Add0~149  = CARRY(( \processor_without_memory|datapath|register|read_data1[29]~59_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[29]~151_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~145  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[29]~59_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[29]~151_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~145 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~148_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~149 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~148 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~148 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~152 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~152_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((\processor_without_memory|datapath|register|read_data2[30]~31_combout ))) # 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) + ( \processor_without_memory|datapath|register|read_data1[30]~60_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add0~149  ))
// \processor_without_memory|datapath|ALU|Add0~153  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((\processor_without_memory|datapath|register|read_data2[30]~31_combout ))) # 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) + ( \processor_without_memory|datapath|register|read_data1[30]~60_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add0~149  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data1[30]~60_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data2[30]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~149 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~152_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~153 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~152 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~152 .lut_mask = 64'h0000F0F0000011BB;
defparam \processor_without_memory|datapath|ALU|Add0~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N15
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[30]~27 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[30]~27_combout  = ( \processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  ) ) # ( 
// !\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ( \processor_without_memory|datapath|register|read_data2[30]~31_combout  ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|register|read_data2[30]~31_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[30]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[30]~27 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[30]~27 .lut_mask = 64'h00FF00FF55555555;
defparam \processor_without_memory|datapath|SrcB[30]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N18
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux1~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux1~0_combout  = ( \processor_without_memory|datapath|register|read_data1[30]~60_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ((\processor_without_memory|datapath|SrcB[30]~27_combout ) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )))) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data1[30]~60_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|datapath|SrcB[30]~27_combout ))) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|datapath|SrcB[30]~27_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[30]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux1~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux1~0 .lut_mask = 64'h0010001010301030;
defparam \processor_without_memory|datapath|ALU|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~143 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~143_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[28]~147_combout )) # 
// (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[28]~53_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~140  ))
// \processor_without_memory|datapath|ALU|Add1~144  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[28]~147_combout )) # 
// (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[28]~53_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~140  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[28]~147_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[28]~53_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~140 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~143_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~144 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~143 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~143 .lut_mask = 64'h0000FF000000FA72;
defparam \processor_without_memory|datapath|ALU|Add1~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~147 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~147_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[29]~59_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[29]~151_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~144  ))
// \processor_without_memory|datapath|ALU|Add1~148  = CARRY(( \processor_without_memory|datapath|register|read_data1[29]~59_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[29]~151_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~144  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[29]~59_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[29]~151_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~144 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~147_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~148 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~147 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~147 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N33
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~151 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~151_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[30]~60_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[30]~155_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~148  ))
// \processor_without_memory|datapath|ALU|Add1~152  = CARRY(( \processor_without_memory|datapath|register|read_data1[30]~60_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[30]~155_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~148  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[30]~60_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[30]~155_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~148 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~151_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~152 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~151 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~151 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux1~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux1~2_combout  = ( !\processor_without_memory|datapath|ALU|Mux1~0_combout  & ( \processor_without_memory|datapath|ALU|Add1~151_sumout  & ( !\processor_without_memory|datapath|ALU|Mux10~0_combout  ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Mux1~0_combout  & ( !\processor_without_memory|datapath|ALU|Add1~151_sumout  ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|ALU|Mux1~0_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~151_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux1~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux1~2 .lut_mask = 64'hFFFF0000CCCC0000;
defparam \processor_without_memory|datapath|ALU|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[30]~31_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[30]~31_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[30]~31_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[30]~31_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N6
cyclonev_lcell_comb \processor_without_memory|datapath|Result[30]~152 (
// Equation(s):
// \processor_without_memory|datapath|Result[30]~152_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (\memory_3|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[30]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[30]~152 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[30]~152 .lut_mask = 64'h0505F5F5303F303F;
defparam \processor_without_memory|datapath|Result[30]~152 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[30]~31_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[30]~31_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[30]~31_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100014048400145462C44";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[30]~31_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N15
cyclonev_lcell_comb \processor_without_memory|datapath|Result[30]~153 (
// Equation(s):
// \processor_without_memory|datapath|Result[30]~153_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( \memory_3|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( \memory_3|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[30]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[30]~153 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[30]~153 .lut_mask = 64'h0F0055330FFF5533;
defparam \processor_without_memory|datapath|Result[30]~153 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[31]~32_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[31]~32_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[31]~32_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[31]~32_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N27
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a63~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a39~portadataout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a63~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|ram_block1a39~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0F0033550FFF3355;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N54
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|ImmSrc[1]~5 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|ImmSrc[1]~5_combout  = ( \processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout  & ( \processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout  ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|ImmSrc[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|ImmSrc[1]~5 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|ImmSrc[1]~5 .lut_mask = 64'h0000333300003333;
defparam \processor_without_memory|controller|opdecoder|ImmSrc[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[27]~28_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[27]~28_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[27]~28_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010020000002000800";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[27]~28_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N39
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & \memory_3|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a19~portadataout  & 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & \memory_3|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a19~portadataout  & (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N18
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a16~portadataout ) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (\memory_1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h05F505F530303F3F;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N0
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a48~portadataout ) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (\memory_1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a40~portadataout )) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a40~portadataout )) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h05F505F530303F3F;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N12
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  = ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  ) ) # 
// ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  ) 
// ) ) # ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( 
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h555555550000FFFF;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~57 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~57_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [0] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// ((\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))))) ) + ( !VCC ))
// \processor_without_memory|datapath|adder_1|Add0~58  = CARRY(( \processor_without_memory|datapath|flipflop|q [0] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// ((\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))))) ) + ( !VCC ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [0]),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~57_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~57 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~57 .lut_mask = 64'h0000F7B3000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N35
dffeas \processor_without_memory|datapath|flipflop|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor_without_memory|datapath|adder_1|Add0~57_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor_without_memory|PCSrc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[0] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N33
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~61 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~61_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [1] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))))) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~58  ))
// \processor_without_memory|datapath|adder_1|Add0~62  = CARRY(( \processor_without_memory|datapath|flipflop|q [1] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))))) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~58  ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [1]),
	.datae(gnd),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~61_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~61 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~61 .lut_mask = 64'h0000F690000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N46
dffeas \processor_without_memory|datapath|flipflop|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor_without_memory|datapath|adder_1|Add0~61_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor_without_memory|PCSrc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[1] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~13 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~13_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q  ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))))) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~62  ))
// \processor_without_memory|datapath|adder_1|Add0~14  = CARRY(( \processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q  ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))))) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~62  ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~13_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~13 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~13 .lut_mask = 64'h0000F690000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N39
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~17 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~17_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [3] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ))))) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ))) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~14  ))
// \processor_without_memory|datapath|adder_1|Add0~18  = CARRY(( \processor_without_memory|datapath|flipflop|q [3] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ))))) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ))) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~14  ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [3]),
	.datae(gnd),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~17_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~17 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~17 .lut_mask = 64'h0000F690000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~21 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~21_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q[4]~DUPLICATE_q  ) + ( (!\processor_without_memory|datapath|extend|immext~0_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|immext~0_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~18  ))
// \processor_without_memory|datapath|adder_1|Add0~22  = CARRY(( \processor_without_memory|datapath|flipflop|q[4]~DUPLICATE_q  ) + ( (!\processor_without_memory|datapath|extend|immext~0_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|immext~0_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~18  ))

	.dataa(gnd),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext~0_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~21_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~21 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~21 .lut_mask = 64'h0000CFC0000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N45
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~25 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~25_sumout  = SUM(( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout )) ) + ( \processor_without_memory|datapath|flipflop|q [5] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~22  ))
// \processor_without_memory|datapath|adder_1|Add0~26  = CARRY(( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout )) ) + ( \processor_without_memory|datapath|flipflop|q [5] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~22  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q [5]),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~25_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~25 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~25 .lut_mask = 64'h0000FF00000005AF;
defparam \processor_without_memory|datapath|adder_1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~29 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~29_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [6] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout )) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~26  ))
// \processor_without_memory|datapath|adder_1|Add0~30  = CARRY(( \processor_without_memory|datapath|flipflop|q [6] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout )) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~26  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [6]),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~29_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~29 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~29 .lut_mask = 64'h0000FA50000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N51
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~33 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~33_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [7] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout )) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~30  ))
// \processor_without_memory|datapath|adder_1|Add0~34  = CARRY(( \processor_without_memory|datapath|flipflop|q [7] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout )) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~30  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [7]),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~33_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~33 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~33 .lut_mask = 64'h0000FA50000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~37 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~37_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [8] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout )) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~34  ))
// \processor_without_memory|datapath|adder_1|Add0~38  = CARRY(( \processor_without_memory|datapath|flipflop|q [8] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout )) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~34  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [8]),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~37_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~37 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~37 .lut_mask = 64'h0000FA50000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N57
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~41 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~41_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [9] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout )) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~38  ))
// \processor_without_memory|datapath|adder_1|Add0~42  = CARRY(( \processor_without_memory|datapath|flipflop|q [9] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout )) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~38  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\processor_without_memory|datapath|flipflop|q [9]),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~41_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~41 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~41 .lut_mask = 64'h0000FA5000003333;
defparam \processor_without_memory|datapath|adder_1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~45 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~45_sumout  = SUM(( \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  ) + ( \processor_without_memory|datapath|flipflop|q [10] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~42  ))
// \processor_without_memory|datapath|adder_1|Add0~46  = CARRY(( \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  ) + ( \processor_without_memory|datapath|flipflop|q [10] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q [10]),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~45_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~45 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \processor_without_memory|datapath|adder_1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N3
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~49 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~49_sumout  = SUM(( (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) # 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~5_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~5_combout  & (\processor_without_memory|datapath|extend|Mux0~0_combout )))) ) + ( \processor_without_memory|datapath|flipflop|q [11] ) + ( \processor_without_memory|datapath|adder_1|Add0~46  ))
// \processor_without_memory|datapath|adder_1|Add0~50  = CARRY(( (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) # 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~5_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~5_combout  & (\processor_without_memory|datapath|extend|Mux0~0_combout )))) ) + ( \processor_without_memory|datapath|flipflop|q [11] ) + ( \processor_without_memory|datapath|adder_1|Add0~46  ))

	.dataa(!\processor_without_memory|datapath|extend|Mux0~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~5_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q [11]),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~49_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~49 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~49 .lut_mask = 64'h0000FF0000003335;
defparam \processor_without_memory|datapath|adder_1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N6
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~53 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~53_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [12] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ))))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~50  ))
// \processor_without_memory|datapath|adder_1|Add0~54  = CARRY(( \processor_without_memory|datapath|flipflop|q [12] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ))))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~50  ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [12]),
	.datae(gnd),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~53_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~53 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~53 .lut_mask = 64'h0000CDC8000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N9
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~5 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~5_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ))))) ) + ( \processor_without_memory|datapath|flipflop|q [13] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~54  ))
// \processor_without_memory|datapath|adder_1|Add0~6  = CARRY(( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ))))) ) + ( \processor_without_memory|datapath|flipflop|q [13] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~54  ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q [13]),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~5_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~5 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~5 .lut_mask = 64'h0000FF0000003237;
defparam \processor_without_memory|datapath|adder_1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~9 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~9_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ))))) ) + ( \processor_without_memory|datapath|flipflop|q [14] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~6  ))
// \processor_without_memory|datapath|adder_1|Add0~10  = CARRY(( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ))))) ) + ( \processor_without_memory|datapath|flipflop|q [14] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~6  ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q [14]),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~9_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~9 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~9 .lut_mask = 64'h0000FF0000003237;
defparam \processor_without_memory|datapath|adder_1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N15
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~1 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~1_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))))) ) + ( \processor_without_memory|datapath|flipflop|q [15] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~10  ))
// \processor_without_memory|datapath|adder_1|Add0~2  = CARRY(( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))))) ) + ( \processor_without_memory|datapath|flipflop|q [15] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~10  ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q [15]),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~1_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~1 .lut_mask = 64'h0000FF0000003237;
defparam \processor_without_memory|datapath|adder_1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~65 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~65_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))))) ) + ( \processor_without_memory|datapath|flipflop|q [16] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~2  ))
// \processor_without_memory|datapath|adder_1|Add0~66  = CARRY(( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))))) ) + ( \processor_without_memory|datapath|flipflop|q [16] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~2  ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q [16]),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~65_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~65 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~65 .lut_mask = 64'h0000FF0000003237;
defparam \processor_without_memory|datapath|adder_1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N0
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[16]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[16]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[16]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N12
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~17 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~17_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q[6]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~14  ))
// \processor_without_memory|datapath|adder_0|Add0~18  = CARRY(( \processor_without_memory|datapath|flipflop|q[6]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~17_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~17 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N37
dffeas \processor_without_memory|datapath|flipflop|q[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[6]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~17_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N15
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~21 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~21_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [7] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~18  ))
// \processor_without_memory|datapath|adder_0|Add0~22  = CARRY(( \processor_without_memory|datapath|flipflop|q [7] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~21_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~21 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N18
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~25 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~25_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q[8]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~22  ))
// \processor_without_memory|datapath|adder_0|Add0~26  = CARRY(( \processor_without_memory|datapath|flipflop|q[8]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|flipflop|q[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~25_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~25 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor_without_memory|datapath|adder_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N21
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~29 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~29_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [9] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~26  ))
// \processor_without_memory|datapath|adder_0|Add0~30  = CARRY(( \processor_without_memory|datapath|flipflop|q [9] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~29_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~29 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N24
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~33 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~33_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [10] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~30  ))
// \processor_without_memory|datapath|adder_0|Add0~34  = CARRY(( \processor_without_memory|datapath|flipflop|q [10] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|flipflop|q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~33_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~33 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor_without_memory|datapath|adder_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N27
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~37 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~37_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q[11]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~34  ))
// \processor_without_memory|datapath|adder_0|Add0~38  = CARRY(( \processor_without_memory|datapath|flipflop|q[11]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~37_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~37 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N10
dffeas \processor_without_memory|datapath|flipflop|q[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[11]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~37_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[11]~DUPLICATE .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N30
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~41 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~41_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [12] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~38  ))
// \processor_without_memory|datapath|adder_0|Add0~42  = CARRY(( \processor_without_memory|datapath|flipflop|q [12] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|flipflop|q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~41_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~41 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor_without_memory|datapath|adder_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N33
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~45 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~45_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [13] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~42  ))
// \processor_without_memory|datapath|adder_0|Add0~46  = CARRY(( \processor_without_memory|datapath|flipflop|q [13] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~45_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~45 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N36
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~49 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~49_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [14] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~46  ))
// \processor_without_memory|datapath|adder_0|Add0~50  = CARRY(( \processor_without_memory|datapath|flipflop|q [14] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~49_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~49 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N39
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~53 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~53_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [15] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~50  ))
// \processor_without_memory|datapath|adder_0|Add0~54  = CARRY(( \processor_without_memory|datapath|flipflop|q [15] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~53_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~53 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N42
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~57 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~57_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [16] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~54  ))
// \processor_without_memory|datapath|adder_0|Add0~58  = CARRY(( \processor_without_memory|datapath|flipflop|q [16] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~57_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~57 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N1
dffeas \processor_without_memory|datapath|flipflop|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[16]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~57_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[16] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N21
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~69 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~69_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [17] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~66  ))
// \processor_without_memory|datapath|adder_1|Add0~70  = CARRY(( \processor_without_memory|datapath|flipflop|q [17] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~66  ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [17]),
	.datae(gnd),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~69_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~69 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~69 .lut_mask = 64'h0000CDC8000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N9
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[17]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[17]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[17]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N45
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~61 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~61_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [17] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~58  ))
// \processor_without_memory|datapath|adder_0|Add0~62  = CARRY(( \processor_without_memory|datapath|flipflop|q [17] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~61_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~61 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N11
dffeas \processor_without_memory|datapath|flipflop|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[17]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~61_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[17] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~73 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~73_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ))))) ) + ( \processor_without_memory|datapath|flipflop|q [18] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~70  ))
// \processor_without_memory|datapath|adder_1|Add0~74  = CARRY(( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ))))) ) + ( \processor_without_memory|datapath|flipflop|q [18] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~70  ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q [18]),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~73_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~73 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~73 .lut_mask = 64'h0000FF0000003237;
defparam \processor_without_memory|datapath|adder_1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N33
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[18]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[18]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~73_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[18]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N48
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~65 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~65_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [18] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~62  ))
// \processor_without_memory|datapath|adder_0|Add0~66  = CARRY(( \processor_without_memory|datapath|flipflop|q [18] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|flipflop|q [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~65_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~65 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor_without_memory|datapath|adder_0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N34
dffeas \processor_without_memory|datapath|flipflop|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[18]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~65_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[18] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N27
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~77 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~77_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [19] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ))))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~74  ))
// \processor_without_memory|datapath|adder_1|Add0~78  = CARRY(( \processor_without_memory|datapath|flipflop|q [19] ) + ( (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ))))) ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~74  ))

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [19]),
	.datae(gnd),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~77_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~77 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~77 .lut_mask = 64'h0000CDC8000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N48
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[19]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[19]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~77_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|adder_1|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[19]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processor_without_memory|datapath|flipflop|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N51
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~69 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~69_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [19] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~66  ))
// \processor_without_memory|datapath|adder_0|Add0~70  = CARRY(( \processor_without_memory|datapath|flipflop|q [19] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~69_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~69 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N50
dffeas \processor_without_memory|datapath|flipflop|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[19]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~69_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[19] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~81 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~81_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [20] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~78  ))
// \processor_without_memory|datapath|adder_1|Add0~82  = CARRY(( \processor_without_memory|datapath|flipflop|q [20] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~78  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\processor_without_memory|datapath|flipflop|q [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~81_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~81 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~81 .lut_mask = 64'h0000EE2200000F0F;
defparam \processor_without_memory|datapath|adder_1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N24
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[20]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[20]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~81_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[20]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N54
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~73 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~73_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [20] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~70  ))
// \processor_without_memory|datapath|adder_0|Add0~74  = CARRY(( \processor_without_memory|datapath|flipflop|q [20] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~73_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~73 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N25
dffeas \processor_without_memory|datapath|flipflop|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[20]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~73_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[20] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N33
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~85 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~85_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q[21]~DUPLICATE_q  ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~82  ))
// \processor_without_memory|datapath|adder_1|Add0~86  = CARRY(( \processor_without_memory|datapath|flipflop|q[21]~DUPLICATE_q  ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~82  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\processor_without_memory|datapath|flipflop|q[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~85_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~85 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~85 .lut_mask = 64'h0000EE2200000F0F;
defparam \processor_without_memory|datapath|adder_1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N57
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[21]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[21]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~85_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[21]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N58
dffeas \processor_without_memory|datapath|flipflop|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[21]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~77_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[21] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N57
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~77 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~77_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [21] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~74  ))
// \processor_without_memory|datapath|adder_0|Add0~78  = CARRY(( \processor_without_memory|datapath|flipflop|q [21] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|flipflop|q [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~77_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~77 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor_without_memory|datapath|adder_0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N59
dffeas \processor_without_memory|datapath|flipflop|q[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[21]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~77_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[21]~DUPLICATE .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~89 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~89_sumout  = SUM(( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) ) + ( \processor_without_memory|datapath|flipflop|q [22] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~86  ))
// \processor_without_memory|datapath|adder_1|Add0~90  = CARRY(( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) ) + ( \processor_without_memory|datapath|flipflop|q [22] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~86  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q [22]),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~89_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~89 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~89 .lut_mask = 64'h0000FF0000001D1D;
defparam \processor_without_memory|datapath|adder_1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N0
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[22]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[22]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~89_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|adder_1|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[22]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processor_without_memory|datapath|flipflop|q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N30
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~81 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~81_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [22] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~78  ))
// \processor_without_memory|datapath|adder_0|Add0~82  = CARRY(( \processor_without_memory|datapath|flipflop|q [22] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~81_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~81 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N2
dffeas \processor_without_memory|datapath|flipflop|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[22]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~81_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[22] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N39
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~93 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~93_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q[23]~DUPLICATE_q  ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~90  ))
// \processor_without_memory|datapath|adder_1|Add0~94  = CARRY(( \processor_without_memory|datapath|flipflop|q[23]~DUPLICATE_q  ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~90  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\processor_without_memory|datapath|flipflop|q[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~93_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~93 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~93 .lut_mask = 64'h0000EE2200000F0F;
defparam \processor_without_memory|datapath|adder_1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N21
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[23]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[23]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~93_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|adder_1|Add0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[23]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processor_without_memory|datapath|flipflop|q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N23
dffeas \processor_without_memory|datapath|flipflop|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[23]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~85_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[23] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N33
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~85 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~85_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [23] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~82  ))
// \processor_without_memory|datapath|adder_0|Add0~86  = CARRY(( \processor_without_memory|datapath|flipflop|q [23] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~85_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~85 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N22
dffeas \processor_without_memory|datapath|flipflop|q[23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[23]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~85_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[23]~DUPLICATE .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~97 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~97_sumout  = SUM(( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) ) + ( \processor_without_memory|datapath|flipflop|q[24]~DUPLICATE_q  ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~94  ))
// \processor_without_memory|datapath|adder_1|Add0~98  = CARRY(( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) ) + ( \processor_without_memory|datapath|flipflop|q[24]~DUPLICATE_q  ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~94  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~97_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~97 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~97 .lut_mask = 64'h0000FF0000001D1D;
defparam \processor_without_memory|datapath|adder_1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N15
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[24]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[24]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~97_sumout 

	.dataa(!\processor_without_memory|datapath|adder_1|Add0~97_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[24]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \processor_without_memory|datapath|flipflop|q[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N17
dffeas \processor_without_memory|datapath|flipflop|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[24]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~89_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[24] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N36
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~89 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~89_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [24] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~86  ))
// \processor_without_memory|datapath|adder_0|Add0~90  = CARRY(( \processor_without_memory|datapath|flipflop|q [24] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~86  ))

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|flipflop|q [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~89_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~89 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \processor_without_memory|datapath|adder_0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N16
dffeas \processor_without_memory|datapath|flipflop|q[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[24]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~89_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[24]~DUPLICATE .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N45
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~101 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~101_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [25] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~98  ))
// \processor_without_memory|datapath|adder_1|Add0~102  = CARRY(( \processor_without_memory|datapath|flipflop|q [25] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~98  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [25]),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~101_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~101 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~101 .lut_mask = 64'h0000EE22000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N12
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[25]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[25]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~101_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|adder_1|Add0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[25]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[25]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \processor_without_memory|datapath|flipflop|q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N39
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~93 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~93_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [25] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~90  ))
// \processor_without_memory|datapath|adder_0|Add0~94  = CARRY(( \processor_without_memory|datapath|flipflop|q [25] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|flipflop|q [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~93_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~93 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor_without_memory|datapath|adder_0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N14
dffeas \processor_without_memory|datapath|flipflop|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[25]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~93_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[25] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~105 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~105_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [26] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~102  ))
// \processor_without_memory|datapath|adder_1|Add0~106  = CARRY(( \processor_without_memory|datapath|flipflop|q [26] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~102  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\processor_without_memory|datapath|flipflop|q [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~105_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~105 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~105 .lut_mask = 64'h0000EE2200000F0F;
defparam \processor_without_memory|datapath|adder_1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N57
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[26]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[26]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~105_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[26]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N59
dffeas \processor_without_memory|datapath|flipflop|q[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[26]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~97_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[26]~DUPLICATE .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N42
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~97 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~97_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q[26]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~94  ))
// \processor_without_memory|datapath|adder_0|Add0~98  = CARRY(( \processor_without_memory|datapath|flipflop|q[26]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q[26]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~97_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~97 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N58
dffeas \processor_without_memory|datapath|flipflop|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[26]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~97_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[26] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N51
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~109 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~109_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [27] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~106  ))
// \processor_without_memory|datapath|adder_1|Add0~110  = CARRY(( \processor_without_memory|datapath|flipflop|q [27] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~106  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\processor_without_memory|datapath|flipflop|q [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~109_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~109 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~109 .lut_mask = 64'h0000EE2200000F0F;
defparam \processor_without_memory|datapath|adder_1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N42
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[27]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[27]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~109_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[27]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N45
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~101 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~101_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [27] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~98  ))
// \processor_without_memory|datapath|adder_0|Add0~102  = CARRY(( \processor_without_memory|datapath|flipflop|q [27] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|flipflop|q [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~101_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~101 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor_without_memory|datapath|adder_0|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N44
dffeas \processor_without_memory|datapath|flipflop|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[27]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~101_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[27] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~113 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~113_sumout  = SUM(( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) ) + ( \processor_without_memory|datapath|flipflop|q [28] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~110  ))
// \processor_without_memory|datapath|adder_1|Add0~114  = CARRY(( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) ) + ( \processor_without_memory|datapath|flipflop|q [28] ) + ( 
// \processor_without_memory|datapath|adder_1|Add0~110  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q [28]),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~113_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~113 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~113 .lut_mask = 64'h0000FF0000001D1D;
defparam \processor_without_memory|datapath|adder_1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N30
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[28]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[28]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~113_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|adder_1|Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[28]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processor_without_memory|datapath|flipflop|q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N48
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~105 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~105_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [28] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~102  ))
// \processor_without_memory|datapath|adder_0|Add0~106  = CARRY(( \processor_without_memory|datapath|flipflop|q [28] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|flipflop|q [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~105_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~105 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor_without_memory|datapath|adder_0|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N32
dffeas \processor_without_memory|datapath|flipflop|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[28]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~105_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[28] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N57
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~117 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~117_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [29] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~114  ))
// \processor_without_memory|datapath|adder_1|Add0~118  = CARRY(( \processor_without_memory|datapath|flipflop|q [29] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~114  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\processor_without_memory|datapath|flipflop|q [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~117_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~117 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~117 .lut_mask = 64'h0000EE2200000F0F;
defparam \processor_without_memory|datapath|adder_1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N42
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[29]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[29]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~117_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|adder_1|Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[29]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processor_without_memory|datapath|flipflop|q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N51
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~109 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~109_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [29] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~106  ))
// \processor_without_memory|datapath|adder_0|Add0~110  = CARRY(( \processor_without_memory|datapath|flipflop|q [29] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~109_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~109 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y18_N43
dffeas \processor_without_memory|datapath|flipflop|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[29]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~109_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[29] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N0
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~121 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~121_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [30] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~118  ))
// \processor_without_memory|datapath|adder_1|Add0~122  = CARRY(( \processor_without_memory|datapath|flipflop|q [30] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~118  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~121_sumout ),
	.cout(\processor_without_memory|datapath|adder_1|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~121 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~121 .lut_mask = 64'h0000E4E4000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N2
dffeas \processor_without_memory|datapath|flipflop|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|adder_1|Add0~121_sumout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~113_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[30] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N54
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~113 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~113_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [30] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~110  ))
// \processor_without_memory|datapath|adder_0|Add0~114  = CARRY(( \processor_without_memory|datapath|flipflop|q [30] ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~110  ))

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|flipflop|q [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~113_sumout ),
	.cout(\processor_without_memory|datapath|adder_0|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~113 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \processor_without_memory|datapath|adder_0|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N48
cyclonev_lcell_comb \processor_without_memory|datapath|Result[30]~154 (
// Equation(s):
// \processor_without_memory|datapath|Result[30]~154_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( \processor_without_memory|datapath|adder_0|Add0~113_sumout  & ( ((\processor_without_memory|datapath|Result[30]~152_combout  
// & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \processor_without_memory|datapath|adder_0|Add0~113_sumout  & ( ((\processor_without_memory|datapath|Result[30]~153_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~113_sumout  & ( 
// (\processor_without_memory|datapath|Result[30]~152_combout  & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~113_sumout  & ( (\processor_without_memory|datapath|Result[30]~153_combout  & 
// (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) ) ) )

	.dataa(!\processor_without_memory|datapath|Result[30]~152_combout ),
	.datab(!\processor_without_memory|datapath|Result[30]~153_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[30]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[30]~154 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[30]~154 .lut_mask = 64'h003000500F3F0F5F;
defparam \processor_without_memory|datapath|Result[30]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N45
cyclonev_lcell_comb \processor_without_memory|datapath|Result[30]~155 (
// Equation(s):
// \processor_without_memory|datapath|Result[30]~155_combout  = ( \processor_without_memory|datapath|Result[30]~154_combout  ) # ( !\processor_without_memory|datapath|Result[30]~154_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// ((!\processor_without_memory|datapath|ALU|Mux1~2_combout ) # ((\processor_without_memory|datapath|ALU|Add0~152_sumout  & \processor_without_memory|datapath|ALU|Mux10~1_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add0~152_sumout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux1~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[30]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[30]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[30]~155 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[30]~155 .lut_mask = 64'h00F100F1FFFFFFFF;
defparam \processor_without_memory|datapath|Result[30]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N36
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[30]~60 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[30]~60_combout  = ( \processor_without_memory|datapath|Result[30]~155_combout  & ( !\processor_without_memory|datapath|register|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[30]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[30]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[30]~60 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[30]~60 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processor_without_memory|datapath|register|read_data1[30]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N33
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~156 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~156_sumout  = SUM(( (!\processor_without_memory|datapath|register|Equal0~0_combout  & \processor_without_memory|datapath|Result[31]~159_combout ) ) + ( \processor_without_memory|datapath|SrcB[31]~26_combout  ) + 
// ( \processor_without_memory|datapath|ALU|Add0~153  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datad(!\processor_without_memory|datapath|Result[31]~159_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|SrcB[31]~26_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~153 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~156_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~156 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~156 .lut_mask = 64'h0000FF00000000F0;
defparam \processor_without_memory|datapath|ALU|Add0~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux0~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux0~0_combout  = ( \processor_without_memory|datapath|SrcB[31]~26_combout  & ( \processor_without_memory|datapath|Result[31]~159_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ((!\processor_without_memory|datapath|register|Equal0~0_combout ) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )))) ) ) ) # ( 
// !\processor_without_memory|datapath|SrcB[31]~26_combout  & ( \processor_without_memory|datapath|Result[31]~159_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  
// & (!\processor_without_memory|datapath|register|Equal0~0_combout  & !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ))) ) ) ) # ( \processor_without_memory|datapath|SrcB[31]~26_combout  & ( 
// !\processor_without_memory|datapath|Result[31]~159_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datae(!\processor_without_memory|datapath|SrcB[31]~26_combout ),
	.dataf(!\processor_without_memory|datapath|Result[31]~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux0~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux0~0 .lut_mask = 64'h0000110010005100;
defparam \processor_without_memory|datapath|ALU|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux0~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux0~2_combout  = (!\processor_without_memory|datapath|ALU|Mux0~0_combout  & ((!\processor_without_memory|datapath|ALU|Mux10~0_combout ) # (!\processor_without_memory|datapath|ALU|Add1~155_sumout )))

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Add1~155_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux0~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux0~2 .lut_mask = 64'hFA00FA00FA00FA00;
defparam \processor_without_memory|datapath|ALU|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N21
cyclonev_lcell_comb \processor_without_memory|datapath|Result[31]~156 (
// Equation(s):
// \processor_without_memory|datapath|Result[31]~156_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  & 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[31]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[31]~156 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[31]~156 .lut_mask = 64'h00275527AA27FF27;
defparam \processor_without_memory|datapath|Result[31]~156 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[31]~32_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024051023121022332B50";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[31]~32_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[31]~32_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[31]~32_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N36
cyclonev_lcell_comb \processor_without_memory|datapath|Result[31]~157 (
// Equation(s):
// \processor_without_memory|datapath|Result[31]~157_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & \memory_3|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ) ) ) ) # ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[31]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[31]~157 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[31]~157 .lut_mask = 64'h272727270055AAFF;
defparam \processor_without_memory|datapath|Result[31]~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N5
dffeas \processor_without_memory|datapath|flipflop|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|adder_1|Add0~125_sumout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~117_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[31] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N3
cyclonev_lcell_comb \processor_without_memory|datapath|adder_1|Add0~125 (
// Equation(s):
// \processor_without_memory|datapath|adder_1|Add0~125_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q [31] ) + ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )) 
// ) + ( \processor_without_memory|datapath|adder_1|Add0~122  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_1|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_1|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_1|Add0~125 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_1|Add0~125 .lut_mask = 64'h0000E4E4000000FF;
defparam \processor_without_memory|datapath|adder_1|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N4
dffeas \processor_without_memory|datapath|flipflop|q[31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|adder_1|Add0~125_sumout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~117_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[31]~DUPLICATE .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N57
cyclonev_lcell_comb \processor_without_memory|datapath|adder_0|Add0~117 (
// Equation(s):
// \processor_without_memory|datapath|adder_0|Add0~117_sumout  = SUM(( \processor_without_memory|datapath|flipflop|q[31]~DUPLICATE_q  ) + ( GND ) + ( \processor_without_memory|datapath|adder_0|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|flipflop|q[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|adder_0|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|adder_0|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|adder_0|Add0~117 .extended_lut = "off";
defparam \processor_without_memory|datapath|adder_0|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor_without_memory|datapath|adder_0|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[31]~158 (
// Equation(s):
// \processor_without_memory|datapath|Result[31]~158_combout  = ( \processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( \processor_without_memory|datapath|adder_0|Add0~117_sumout  ) ) # ( 
// !\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( \processor_without_memory|datapath|adder_0|Add0~117_sumout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\processor_without_memory|datapath|Result[31]~157_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\processor_without_memory|datapath|Result[31]~156_combout )))) ) ) ) # ( !\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~117_sumout  & ( 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\processor_without_memory|datapath|Result[31]~157_combout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[31]~156_combout )))) ) ) )

	.dataa(!\processor_without_memory|datapath|Result[31]~156_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\processor_without_memory|datapath|Result[31]~157_combout ),
	.datae(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[31]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[31]~158 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[31]~158 .lut_mask = 64'h013100000131FFFF;
defparam \processor_without_memory|datapath|Result[31]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N36
cyclonev_lcell_comb \processor_without_memory|datapath|Result[31]~159 (
// Equation(s):
// \processor_without_memory|datapath|Result[31]~159_combout  = ( \processor_without_memory|datapath|ALU|Mux0~2_combout  & ( \processor_without_memory|datapath|Result[31]~158_combout  ) ) # ( !\processor_without_memory|datapath|ALU|Mux0~2_combout  & ( 
// \processor_without_memory|datapath|Result[31]~158_combout  ) ) # ( \processor_without_memory|datapath|ALU|Mux0~2_combout  & ( !\processor_without_memory|datapath|Result[31]~158_combout  & ( (\processor_without_memory|datapath|ALU|Mux10~1_combout  & 
// (\processor_without_memory|datapath|ALU|Add0~156_sumout  & \processor_without_memory|datapath|Result[8]~35_combout )) ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux0~2_combout  & ( !\processor_without_memory|datapath|Result[31]~158_combout  & ( 
// \processor_without_memory|datapath|Result[8]~35_combout  ) ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add0~156_sumout ),
	.datad(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Mux0~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[31]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[31]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[31]~159 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[31]~159 .lut_mask = 64'h00FF0003FFFFFFFF;
defparam \processor_without_memory|datapath|Result[31]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N6
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[31]~32 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[31]~32_combout  = ( !\processor_without_memory|datapath|register|Equal1~0_combout  & ( \processor_without_memory|datapath|Result[31]~159_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.dataf(!\processor_without_memory|datapath|Result[31]~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[31]~32 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[31]~32 .lut_mask = 64'h00000000FFFF0000;
defparam \processor_without_memory|datapath|register|read_data2[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N21
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[31]~26 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[31]~26_combout  = ( \processor_without_memory|datapath|register|read_data2[31]~32_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[31]~32_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[31]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[31]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[31]~26 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[31]~26 .lut_mask = 64'h00550055AAFFAAFF;
defparam \processor_without_memory|datapath|SrcB[31]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~155 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~155_sumout  = SUM(( (!\processor_without_memory|datapath|register|Equal0~0_combout  & \processor_without_memory|datapath|Result[31]~159_combout ) ) + ( !\processor_without_memory|datapath|SrcB[31]~26_combout  ) 
// + ( \processor_without_memory|datapath|ALU|Add1~152  ))

	.dataa(!\processor_without_memory|datapath|SrcB[31]~26_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|Result[31]~159_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~152 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~155_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~155 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~155 .lut_mask = 64'h00005555000000CC;
defparam \processor_without_memory|datapath|ALU|Add1~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N9
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[1]~1 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[1]~1_combout  = ( \processor_without_memory|datapath|extend|immext~0_combout  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  ) ) # ( 
// !\processor_without_memory|datapath|extend|immext~0_combout  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|extend|immext~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[1]~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[1]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \processor_without_memory|datapath|extend|immext[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N24
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[1]~2 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[1]~2_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[1]~39_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[1]~39_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[1]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[1]~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[1]~2 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[1]~2_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[1]~2_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[1]~2_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[1]~2_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N0
cyclonev_lcell_comb \processor_without_memory|datapath|Result[1]~36 (
// Equation(s):
// \processor_without_memory|datapath|Result[1]~36_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[1]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[1]~36 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[1]~36 .lut_mask = 64'h04C407C734F437F7;
defparam \processor_without_memory|datapath|Result[1]~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[1]~2_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[1]~2_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[1]~2_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111193777353D737B11";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[1]~2_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N54
cyclonev_lcell_comb \processor_without_memory|datapath|Result[1]~37 (
// Equation(s):
// \processor_without_memory|datapath|Result[1]~37_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # ((\memory_0|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[1]~37 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[1]~37 .lut_mask = 64'h02138A9B4657CEDF;
defparam \processor_without_memory|datapath|Result[1]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N3
cyclonev_lcell_comb \processor_without_memory|datapath|extend|Mux1~0 (
// Equation(s):
// \processor_without_memory|datapath|extend|Mux1~0_combout  = ( \processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout  & ( (!\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout  & 
// (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )))) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ))) # (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) ) # ( !\processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  ) )

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|Mux1~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|Mux1~0 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \processor_without_memory|datapath|extend|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N24
cyclonev_lcell_comb \processor_without_memory|datapath|extend|Mux1~1 (
// Equation(s):
// \processor_without_memory|datapath|extend|Mux1~1_combout  = ( \processor_without_memory|datapath|extend|Mux1~0_combout  & ( !\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|extend|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|Mux1~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|Mux1~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processor_without_memory|datapath|extend|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[0]~1_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000557335357351151155F33";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[0]~1_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[0]~1_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[0]~1_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N0
cyclonev_lcell_comb \processor_without_memory|datapath|Result[0]~34 (
// Equation(s):
// \processor_without_memory|datapath|Result[0]~34_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_0|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ) ) ) ) # ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[0]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[0]~34 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[0]~34 .lut_mask = 64'h447744770303CFCF;
defparam \processor_without_memory|datapath|Result[0]~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[0]~1_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[0]~1_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[0]~1_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[0]~1_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[0]~32 (
// Equation(s):
// \processor_without_memory|datapath|Result[0]~32_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  & 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[0]~32 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[0]~32 .lut_mask = 64'h00530F53F053FF53;
defparam \processor_without_memory|datapath|Result[0]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~45 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~45_combout  = ( !\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ( (\processor_without_memory|datapath|register|Equal0~0_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & (((\processor_without_memory|datapath|Result[29]~151_combout ) # (\processor_without_memory|datapath|Result[31]~159_combout )) # (\processor_without_memory|datapath|Result[30]~155_combout 
// )))) ) ) # ( \processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ( (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ((!\processor_without_memory|datapath|Result[30]~155_combout ) # 
// (((!\processor_without_memory|datapath|Result[31]~159_combout ) # (!\processor_without_memory|datapath|Result[29]~151_combout )) # (\processor_without_memory|datapath|register|Equal0~0_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|Result[30]~155_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[31]~159_combout ),
	.datae(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.dataf(!\processor_without_memory|datapath|Result[29]~151_combout ),
	.datag(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~45 .extended_lut = "on";
defparam \processor_without_memory|datapath|ALU|LessThan0~45 .lut_mask = 64'h10300F0F30300F0B;
defparam \processor_without_memory|datapath|ALU|LessThan0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux31~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux31~0_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// \processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux31~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux31~0 .lut_mask = 64'h000F000F00000000;
defparam \processor_without_memory|datapath|ALU|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~160 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~160_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processor_without_memory|datapath|ALU|Add1~160_cout ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~160 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~160 .lut_mask = 64'h000000000000FFFF;
defparam \processor_without_memory|datapath|ALU|Add1~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N33
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~31 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~31_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|register|read_data2[0]~1_combout )))) # 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|extend|Mux1~0_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[0]~30_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~160_cout  ))
// \processor_without_memory|datapath|ALU|Add1~32  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|register|read_data2[0]~1_combout )))) # 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|extend|Mux1~0_combout )) # (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[0]~30_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~160_cout  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data2[0]~1_combout ),
	.datad(!\processor_without_memory|datapath|extend|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[0]~30_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~160_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~31_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~32 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~31 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~31 .lut_mask = 64'h0000FF000000F5B1;
defparam \processor_without_memory|datapath|ALU|Add1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N18
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[0]~1 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[0]~1_combout  = ( \processor_without_memory|datapath|register|read_data2[0]~1_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & \processor_without_memory|datapath|extend|Mux1~0_combout )) ) ) # ( !\processor_without_memory|datapath|register|read_data2[0]~1_combout  & ( 
// (!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & \processor_without_memory|datapath|extend|Mux1~0_combout )) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datad(!\processor_without_memory|datapath|extend|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[0]~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[0]~1 .lut_mask = 64'h000A000AF0FAF0FA;
defparam \processor_without_memory|datapath|SrcB[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~32 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~32_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[0]~30_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & 
// (((\processor_without_memory|datapath|register|read_data2[0]~1_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// ((\processor_without_memory|datapath|register|read_data2[0]~1_combout ))) # (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\processor_without_memory|datapath|extend|Mux1~1_combout )))) ) + ( !VCC ))
// \processor_without_memory|datapath|ALU|Add0~33  = CARRY(( \processor_without_memory|datapath|register|read_data1[0]~30_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & 
// (((\processor_without_memory|datapath|register|read_data2[0]~1_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// ((\processor_without_memory|datapath|register|read_data2[0]~1_combout ))) # (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\processor_without_memory|datapath|extend|Mux1~1_combout )))) ) + ( !VCC ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|datapath|extend|Mux1~1_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[0]~30_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~32_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~33 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~32 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~32 .lut_mask = 64'h0000FE10000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux31~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux31~2_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|ALU|Add0~32_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|SrcB[0]~1_combout  & 
// \processor_without_memory|datapath|register|read_data1[0]~30_combout )))))) ) ) # ( \processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|ALU|Add1~31_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (((\processor_without_memory|datapath|register|read_data1[0]~30_combout ) # (\processor_without_memory|datapath|SrcB[0]~1_combout )))))) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~31_sumout ),
	.datad(!\processor_without_memory|datapath|SrcB[0]~1_combout ),
	.datae(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[0]~30_combout ),
	.datag(!\processor_without_memory|datapath|ALU|Add0~32_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux31~2 .extended_lut = "on";
defparam \processor_without_memory|datapath|ALU|Mux31~2 .lut_mask = 64'h0808082A082A2A2A;
defparam \processor_without_memory|datapath|ALU|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~49 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~49_combout  = ( !\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ( (!\processor_without_memory|datapath|Result[30]~155_combout  & 
// ((!\processor_without_memory|datapath|Result[31]~159_combout  & ((!\processor_without_memory|datapath|Result[29]~151_combout ) # (!\processor_without_memory|datapath|register|Equal0~0_combout  $ 
// (\processor_without_memory|datapath|register|Equal1~0_combout )))) # (\processor_without_memory|datapath|Result[31]~159_combout  & (!\processor_without_memory|datapath|register|Equal0~0_combout  $ 
// ((\processor_without_memory|datapath|register|Equal1~0_combout )))))) # (\processor_without_memory|datapath|Result[30]~155_combout  & (!\processor_without_memory|datapath|register|Equal0~0_combout  $ 
// ((\processor_without_memory|datapath|register|Equal1~0_combout )))) ) ) # ( \processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ( (!\processor_without_memory|datapath|register|Equal0~0_combout  & 
// ((!\processor_without_memory|datapath|Result[30]~155_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & (!\processor_without_memory|datapath|Result[31]~159_combout  & 
// !\processor_without_memory|datapath|Result[29]~151_combout ))) # (\processor_without_memory|datapath|Result[30]~155_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & 
// (\processor_without_memory|datapath|Result[31]~159_combout  & \processor_without_memory|datapath|Result[29]~151_combout ))))) # (\processor_without_memory|datapath|register|Equal0~0_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|Result[30]~155_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[31]~159_combout ),
	.datae(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.dataf(!\processor_without_memory|datapath|Result[29]~151_combout ),
	.datag(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~49 .extended_lut = "on";
defparam \processor_without_memory|datapath|ALU|LessThan0~49 .lut_mask = 64'hEBC3B030C3C33034;
defparam \processor_without_memory|datapath|ALU|LessThan0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N15
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~40 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~40_combout  = ( \processor_without_memory|datapath|register|read_data2[26]~27_combout  & ( (!\processor_without_memory|datapath|register|read_data1[26]~56_combout  & 
// ((!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) # (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) ) # 
// ( !\processor_without_memory|datapath|register|read_data2[26]~27_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & !\processor_without_memory|datapath|register|read_data1[26]~56_combout ))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[26]~56_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[26]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~40 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~40 .lut_mask = 64'h01000100EF00EF00;
defparam \processor_without_memory|datapath|ALU|LessThan0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N12
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[28]~23 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[28]~23_combout  = ( \processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ( (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// ((\processor_without_memory|datapath|register|read_data2[28]~29_combout ))) # (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) ) # 
// ( !\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ( \processor_without_memory|datapath|register|read_data2[28]~29_combout  ) )

	.dataa(gnd),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data2[28]~29_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[28]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[28]~23 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[28]~23 .lut_mask = 64'h00FF00FF03CF03CF;
defparam \processor_without_memory|datapath|SrcB[28]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N9
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~41 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~41_combout  = ( \processor_without_memory|datapath|register|read_data1[27]~54_combout  & ( (!\processor_without_memory|datapath|SrcB[28]~23_combout  & (\processor_without_memory|datapath|SrcB[27]~24_combout 
//  & (\processor_without_memory|datapath|ALU|LessThan0~40_combout  & !\processor_without_memory|datapath|register|read_data1[28]~53_combout ))) # (\processor_without_memory|datapath|SrcB[28]~23_combout  & 
// ((!\processor_without_memory|datapath|register|read_data1[28]~53_combout ) # ((\processor_without_memory|datapath|SrcB[27]~24_combout  & \processor_without_memory|datapath|ALU|LessThan0~40_combout )))) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data1[27]~54_combout  & ( (!\processor_without_memory|datapath|SrcB[28]~23_combout  & (!\processor_without_memory|datapath|register|read_data1[28]~53_combout  & 
// ((\processor_without_memory|datapath|ALU|LessThan0~40_combout ) # (\processor_without_memory|datapath|SrcB[27]~24_combout )))) # (\processor_without_memory|datapath|SrcB[28]~23_combout  & 
// (((!\processor_without_memory|datapath|register|read_data1[28]~53_combout ) # (\processor_without_memory|datapath|ALU|LessThan0~40_combout )) # (\processor_without_memory|datapath|SrcB[27]~24_combout ))) ) )

	.dataa(!\processor_without_memory|datapath|SrcB[27]~24_combout ),
	.datab(!\processor_without_memory|datapath|ALU|LessThan0~40_combout ),
	.datac(!\processor_without_memory|datapath|SrcB[28]~23_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[28]~53_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[27]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~41 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~41 .lut_mask = 64'h7F077F071F011F01;
defparam \processor_without_memory|datapath|ALU|LessThan0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N57
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[25]~21 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[25]~21_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[25]~26_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[25]~26_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|register|read_data2[25]~26_combout  
// & ( (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(gnd),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[25]~21 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[25]~21 .lut_mask = 64'h00000505FAFAFFFF;
defparam \processor_without_memory|datapath|SrcB[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N48
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[24]~25 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[24]~25_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[24]~131_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[24]~131_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[24]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[24]~25 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[24]~25 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N27
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~42 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~42_combout  = ( !\processor_without_memory|datapath|register|read_data1[24]~57_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & 
// (((\processor_without_memory|datapath|register|read_data2[24]~25_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// ((\processor_without_memory|datapath|register|read_data2[24]~25_combout ))) # (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data2[24]~25_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[24]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~42 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~42 .lut_mask = 64'h01EF01EF00000000;
defparam \processor_without_memory|datapath|ALU|LessThan0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N39
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~33 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~33_combout  = ( \processor_without_memory|datapath|register|read_data1[27]~54_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & 
// (((!\processor_without_memory|datapath|register|read_data2[27]~28_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// ((!\processor_without_memory|datapath|register|read_data2[27]~28_combout ))) # (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) 
// ) # ( !\processor_without_memory|datapath|register|read_data1[27]~54_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (((\processor_without_memory|datapath|register|read_data2[27]~28_combout )))) # 
// (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ((\processor_without_memory|datapath|register|read_data2[27]~28_combout ))) # 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data2[27]~28_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[27]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~33 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~33 .lut_mask = 64'h01EF01EFFE10FE10;
defparam \processor_without_memory|datapath|ALU|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N21
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~34 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~34_combout  = ( \processor_without_memory|datapath|register|read_data2[26]~27_combout  & ( !\processor_without_memory|datapath|register|read_data1[26]~56_combout  $ 
// (((\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data2[26]~27_combout  & ( !\processor_without_memory|datapath|register|read_data1[26]~56_combout  $ (((!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # 
// ((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[26]~56_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[26]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~34 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~34 .lut_mask = 64'h01FE01FEFB04FB04;
defparam \processor_without_memory|datapath|ALU|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N18
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~32 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~32_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|register|read_data1[28]~53_combout  $ 
// (((!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\processor_without_memory|datapath|register|read_data2[28]~29_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & 
// (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) ) # ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|register|read_data2[28]~29_combout 
//  $ (!\processor_without_memory|datapath|register|read_data1[28]~53_combout ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data2[28]~29_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[28]~53_combout ),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~32 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~32 .lut_mask = 64'h0FF00FF01BE41BE4;
defparam \processor_without_memory|datapath|ALU|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~43 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~43_combout  = ( !\processor_without_memory|datapath|ALU|LessThan0~34_combout  & ( !\processor_without_memory|datapath|ALU|LessThan0~32_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~33_combout  & ((!\processor_without_memory|datapath|register|read_data1[25]~55_combout  & ((\processor_without_memory|datapath|ALU|LessThan0~42_combout ) # 
// (\processor_without_memory|datapath|SrcB[25]~21_combout ))) # (\processor_without_memory|datapath|register|read_data1[25]~55_combout  & (\processor_without_memory|datapath|SrcB[25]~21_combout  & \processor_without_memory|datapath|ALU|LessThan0~42_combout 
// )))) ) ) )

	.dataa(!\processor_without_memory|datapath|register|read_data1[25]~55_combout ),
	.datab(!\processor_without_memory|datapath|SrcB[25]~21_combout ),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~42_combout ),
	.datad(!\processor_without_memory|datapath|ALU|LessThan0~33_combout ),
	.datae(!\processor_without_memory|datapath|ALU|LessThan0~34_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|LessThan0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~43 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~43 .lut_mask = 64'h2B00000000000000;
defparam \processor_without_memory|datapath|ALU|LessThan0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~35 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~35_combout  = ( \processor_without_memory|datapath|register|read_data1[24]~57_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & 
// (((!\processor_without_memory|datapath|register|read_data2[24]~25_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// ((!\processor_without_memory|datapath|register|read_data2[24]~25_combout ))) # (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) 
// ) # ( !\processor_without_memory|datapath|register|read_data1[24]~57_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (((\processor_without_memory|datapath|register|read_data2[24]~25_combout )))) # 
// (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ((\processor_without_memory|datapath|register|read_data2[24]~25_combout ))) # 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data2[24]~25_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[24]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~35 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~35 .lut_mask = 64'h01EF01EFFE10FE10;
defparam \processor_without_memory|datapath|ALU|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~36 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~36_combout  = ( !\processor_without_memory|datapath|ALU|LessThan0~34_combout  & ( !\processor_without_memory|datapath|ALU|LessThan0~32_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~35_combout  & (!\processor_without_memory|datapath|ALU|LessThan0~33_combout  & (!\processor_without_memory|datapath|SrcB[25]~21_combout  $ 
// (\processor_without_memory|datapath|register|read_data1[25]~55_combout )))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~35_combout ),
	.datab(!\processor_without_memory|datapath|SrcB[25]~21_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data1[25]~55_combout ),
	.datad(!\processor_without_memory|datapath|ALU|LessThan0~33_combout ),
	.datae(!\processor_without_memory|datapath|ALU|LessThan0~34_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|LessThan0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~36 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~36 .lut_mask = 64'h8200000000000000;
defparam \processor_without_memory|datapath|ALU|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N12
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[22]~23 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[22]~23_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[22]~123_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[22]~123_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[22]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[22]~23 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[22]~23 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N51
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[22]~22 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[22]~22_combout  = ( \processor_without_memory|datapath|register|read_data2[22]~23_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # 
// ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) # (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) ) # ( !\processor_without_memory|datapath|register|read_data2[22]~23_combout  
// & ( (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[22]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[22]~22 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[22]~22 .lut_mask = 64'h01010101EFEFEFEF;
defparam \processor_without_memory|datapath|SrcB[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~39 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~39_combout  = ( \processor_without_memory|datapath|SrcB[22]~22_combout  & ( !\processor_without_memory|datapath|register|read_data1[22]~58_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|SrcB[22]~22_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[22]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~39 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~39 .lut_mask = 64'h0000FFFF00000000;
defparam \processor_without_memory|datapath|ALU|LessThan0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~44 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~44_combout  = ( \processor_without_memory|datapath|ALU|LessThan0~39_combout  & ( \processor_without_memory|datapath|SrcB[23]~20_combout  & ( (!\processor_without_memory|datapath|ALU|LessThan0~41_combout  & 
// (!\processor_without_memory|datapath|ALU|LessThan0~43_combout  & !\processor_without_memory|datapath|ALU|LessThan0~36_combout )) ) ) ) # ( !\processor_without_memory|datapath|ALU|LessThan0~39_combout  & ( 
// \processor_without_memory|datapath|SrcB[23]~20_combout  & ( (!\processor_without_memory|datapath|ALU|LessThan0~41_combout  & (!\processor_without_memory|datapath|ALU|LessThan0~43_combout  & ((!\processor_without_memory|datapath|ALU|LessThan0~36_combout ) 
// # (\processor_without_memory|datapath|register|read_data1[23]~52_combout )))) ) ) ) # ( \processor_without_memory|datapath|ALU|LessThan0~39_combout  & ( !\processor_without_memory|datapath|SrcB[23]~20_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~41_combout  & (!\processor_without_memory|datapath|ALU|LessThan0~43_combout  & ((!\processor_without_memory|datapath|ALU|LessThan0~36_combout ) # 
// (\processor_without_memory|datapath|register|read_data1[23]~52_combout )))) ) ) ) # ( !\processor_without_memory|datapath|ALU|LessThan0~39_combout  & ( !\processor_without_memory|datapath|SrcB[23]~20_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~41_combout  & !\processor_without_memory|datapath|ALU|LessThan0~43_combout ) ) ) )

	.dataa(!\processor_without_memory|datapath|register|read_data1[23]~52_combout ),
	.datab(!\processor_without_memory|datapath|ALU|LessThan0~41_combout ),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~43_combout ),
	.datad(!\processor_without_memory|datapath|ALU|LessThan0~36_combout ),
	.datae(!\processor_without_memory|datapath|ALU|LessThan0~39_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~44 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~44 .lut_mask = 64'hC0C0C040C040C000;
defparam \processor_without_memory|datapath|ALU|LessThan0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N12
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~21 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~21_combout  = ( \processor_without_memory|datapath|register|read_data1[18]~48_combout  & ( \processor_without_memory|datapath|register|read_data2[18]~19_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ))))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[18]~48_combout  & ( 
// \processor_without_memory|datapath|register|read_data2[18]~19_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )))) ) ) ) # ( 
// \processor_without_memory|datapath|register|read_data1[18]~48_combout  & ( !\processor_without_memory|datapath|register|read_data2[18]~19_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[18]~48_combout  & ( !\processor_without_memory|datapath|register|read_data2[18]~19_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[18]~48_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[18]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~21 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~21 .lut_mask = 64'h0407FBF8F4F70B08;
defparam \processor_without_memory|datapath|ALU|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~24 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~24_combout  = ( \processor_without_memory|datapath|register|read_data2[15]~16_combout  & ( \processor_without_memory|datapath|register|read_data1[15]~51_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[15]~16_combout  & ( 
// \processor_without_memory|datapath|register|read_data1[15]~51_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|register|read_data2[15]~16_combout  & ( !\processor_without_memory|datapath|register|read_data1[15]~51_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[15]~16_combout  & ( !\processor_without_memory|datapath|register|read_data1[15]~51_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data2[15]~16_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[15]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~24 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~24 .lut_mask = 64'h001BFF1BFFE400E4;
defparam \processor_without_memory|datapath|ALU|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~20 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~20_combout  = ( \processor_without_memory|datapath|register|read_data2[19]~20_combout  & ( \processor_without_memory|datapath|register|read_data1[19]~47_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ))))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[19]~20_combout  & ( 
// \processor_without_memory|datapath|register|read_data1[19]~47_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout )))) ) ) ) # ( 
// \processor_without_memory|datapath|register|read_data2[19]~20_combout  & ( !\processor_without_memory|datapath|register|read_data1[19]~47_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout )))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[19]~20_combout  & ( !\processor_without_memory|datapath|register|read_data1[19]~47_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data2[19]~20_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[19]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~20 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~20 .lut_mask = 64'h1013DCDFEFEC2320;
defparam \processor_without_memory|datapath|ALU|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N21
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[20]~15 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[20]~15_combout  = ( \processor_without_memory|datapath|register|read_data2[20]~21_combout  & ( ((!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )) # (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[20]~21_combout  & 
// ( (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datad(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[20]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[20]~15 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[20]~15 .lut_mask = 64'h00050005FFF5FFF5;
defparam \processor_without_memory|datapath|SrcB[20]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~19 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~19_combout  = ( \processor_without_memory|datapath|register|read_data1[20]~46_combout  & ( (\processor_without_memory|datapath|SrcB[20]~15_combout  & (!\processor_without_memory|datapath|SrcB[21]~14_combout 
//  $ (\processor_without_memory|datapath|register|read_data1[21]~45_combout ))) ) ) # ( !\processor_without_memory|datapath|register|read_data1[20]~46_combout  & ( (!\processor_without_memory|datapath|SrcB[20]~15_combout  & 
// (!\processor_without_memory|datapath|SrcB[21]~14_combout  $ (\processor_without_memory|datapath|register|read_data1[21]~45_combout ))) ) )

	.dataa(!\processor_without_memory|datapath|SrcB[20]~15_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|SrcB[21]~14_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[21]~45_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[20]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~19 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~19 .lut_mask = 64'hA00AA00A50055005;
defparam \processor_without_memory|datapath|ALU|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N51
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~22 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~22_combout  = ( \processor_without_memory|datapath|register|read_data2[17]~18_combout  & ( \processor_without_memory|datapath|register|read_data1[17]~49_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[17]~18_combout  & ( 
// \processor_without_memory|datapath|register|read_data1[17]~49_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|register|read_data2[17]~18_combout  & ( !\processor_without_memory|datapath|register|read_data1[17]~49_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[17]~18_combout  & ( !\processor_without_memory|datapath|register|read_data1[17]~49_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data2[17]~18_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[17]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~22 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~22 .lut_mask = 64'h0145ABEFFEBA5410;
defparam \processor_without_memory|datapath|ALU|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~23 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~23_combout  = ( \processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( \processor_without_memory|datapath|register|read_data2[16]~17_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( 
// \processor_without_memory|datapath|register|read_data2[16]~17_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )))) ) ) ) # ( 
// \processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( !\processor_without_memory|datapath|register|read_data2[16]~17_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( !\processor_without_memory|datapath|register|read_data2[16]~17_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[16]~50_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[16]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~23 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~23 .lut_mask = 64'h1013EFECDCDF2320;
defparam \processor_without_memory|datapath|ALU|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~25 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~25_combout  = ( !\processor_without_memory|datapath|ALU|LessThan0~22_combout  & ( !\processor_without_memory|datapath|ALU|LessThan0~23_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~21_combout  & (!\processor_without_memory|datapath|ALU|LessThan0~24_combout  & (!\processor_without_memory|datapath|ALU|LessThan0~20_combout  & \processor_without_memory|datapath|ALU|LessThan0~19_combout 
// ))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~21_combout ),
	.datab(!\processor_without_memory|datapath|ALU|LessThan0~24_combout ),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~20_combout ),
	.datad(!\processor_without_memory|datapath|ALU|LessThan0~19_combout ),
	.datae(!\processor_without_memory|datapath|ALU|LessThan0~22_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|LessThan0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~25 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~25 .lut_mask = 64'h0080000000000000;
defparam \processor_without_memory|datapath|ALU|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~37 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~37_combout  = ( \processor_without_memory|datapath|SrcB[22]~22_combout  & ( (\processor_without_memory|datapath|ALU|LessThan0~36_combout  & 
// (\processor_without_memory|datapath|register|read_data1[22]~58_combout  & (!\processor_without_memory|datapath|SrcB[23]~20_combout  $ (\processor_without_memory|datapath|register|read_data1[23]~52_combout )))) ) ) # ( 
// !\processor_without_memory|datapath|SrcB[22]~22_combout  & ( (\processor_without_memory|datapath|ALU|LessThan0~36_combout  & (!\processor_without_memory|datapath|register|read_data1[22]~58_combout  & 
// (!\processor_without_memory|datapath|SrcB[23]~20_combout  $ (\processor_without_memory|datapath|register|read_data1[23]~52_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|SrcB[23]~20_combout ),
	.datab(!\processor_without_memory|datapath|register|read_data1[23]~52_combout ),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~36_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[22]~58_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|SrcB[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~37 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~37 .lut_mask = 64'h0900090000090009;
defparam \processor_without_memory|datapath|ALU|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N15
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[1]~7 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[1]~7_combout  = ( \processor_without_memory|datapath|register|read_data2[1]~2_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|immext~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|immext~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))) ) ) # ( !\processor_without_memory|datapath|register|read_data2[1]~2_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((!\processor_without_memory|datapath|extend|immext~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|immext~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|extend|immext~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[1]~7 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[1]~7 .lut_mask = 64'h01230123CDEFCDEF;
defparam \processor_without_memory|datapath|SrcB[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N21
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~3 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~3_combout  = ( \processor_without_memory|datapath|SrcB[0]~1_combout  & ( (!\processor_without_memory|datapath|register|read_data1[0]~30_combout  & 
// ((!\processor_without_memory|datapath|register|read_data1[1]~37_combout ) # (\processor_without_memory|datapath|SrcB[1]~7_combout ))) # (\processor_without_memory|datapath|register|read_data1[0]~30_combout  & 
// (\processor_without_memory|datapath|SrcB[1]~7_combout  & !\processor_without_memory|datapath|register|read_data1[1]~37_combout )) ) ) # ( !\processor_without_memory|datapath|SrcB[0]~1_combout  & ( (\processor_without_memory|datapath|SrcB[1]~7_combout  & 
// !\processor_without_memory|datapath|register|read_data1[1]~37_combout ) ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|register|read_data1[0]~30_combout ),
	.datac(!\processor_without_memory|datapath|SrcB[1]~7_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[1]~37_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|SrcB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~3 .lut_mask = 64'h0F000F00CF0CCF0C;
defparam \processor_without_memory|datapath|ALU|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N30
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[4]~5 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[4]~5_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[4]~51_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[4]~51_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[4]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[4]~5 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[4]~5 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[4]~5_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[4]~5_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[4]~5_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[4]~5_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005505041511014131D15";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N21
cyclonev_lcell_comb \processor_without_memory|datapath|Result[4]~49 (
// Equation(s):
// \processor_without_memory|datapath|Result[4]~49_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & \memory_0|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[4]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[4]~49 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[4]~49 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \processor_without_memory|datapath|Result[4]~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[4]~5_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[4]~5_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[4]~5_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[4]~5_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N54
cyclonev_lcell_comb \processor_without_memory|datapath|Result[4]~48 (
// Equation(s):
// \processor_without_memory|datapath|Result[4]~48_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ))))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ))))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[4]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[4]~48 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[4]~48 .lut_mask = 64'h110311CFDD03DDCF;
defparam \processor_without_memory|datapath|Result[4]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N27
cyclonev_lcell_comb \processor_without_memory|datapath|Result[4]~50 (
// Equation(s):
// \processor_without_memory|datapath|Result[4]~50_combout  = ( \processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( \processor_without_memory|datapath|Result[4]~48_combout  & ( ((\processor_without_memory|datapath|Result[4]~49_combout ) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( 
// !\processor_without_memory|datapath|Result[4]~48_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// \processor_without_memory|datapath|Result[4]~49_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|Result[4]~49_combout ),
	.datae(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.dataf(!\processor_without_memory|datapath|Result[4]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[4]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[4]~50 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[4]~50 .lut_mask = 64'h00000088000077FF;
defparam \processor_without_memory|datapath|Result[4]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N30
cyclonev_lcell_comb \processor_without_memory|datapath|Result[4]~51 (
// Equation(s):
// \processor_without_memory|datapath|Result[4]~51_combout  = ( \processor_without_memory|datapath|ALU|Mux27~0_combout  & ( \processor_without_memory|datapath|adder_0|Add0~9_sumout  & ( (((!\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout )) # (\processor_without_memory|datapath|Result[4]~50_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Mux27~0_combout  & ( \processor_without_memory|datapath|adder_0|Add0~9_sumout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) # (\processor_without_memory|datapath|Result[4]~50_combout ) ) 
// ) ) # ( \processor_without_memory|datapath|ALU|Mux27~0_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~9_sumout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (((!\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) # (\processor_without_memory|datapath|Result[4]~50_combout ))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Mux27~0_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~9_sumout  & ( (\processor_without_memory|datapath|Result[4]~50_combout  & !\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) 
// ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datab(!\processor_without_memory|datapath|Result[4]~50_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Mux27~0_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[4]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[4]~51 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[4]~51 .lut_mask = 64'h3300B30033FFB3FF;
defparam \processor_without_memory|datapath|Result[4]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N21
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[4]~32 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[4]~32_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[4]~51_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[4]~51_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[4]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[4]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[4]~32 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[4]~32 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[4]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N36
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  ) ) # 
// ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  ) 
// ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( !\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( 
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N36
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[7]~4 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[7]~4_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[7]~8_combout  & ( 
// (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # (\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( 
// \processor_without_memory|datapath|register|read_data2[7]~8_combout  ) ) # ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|register|read_data2[7]~8_combout  & ( 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & \processor_without_memory|controller|opdecoder|WideOr1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datad(gnd),
	.datae(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[7]~4 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[7]~4 .lut_mask = 64'h00000303FFFFF3F3;
defparam \processor_without_memory|datapath|SrcB[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N3
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[6]~7 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[6]~7_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[6]~59_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[6]~59_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[6]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[6]~7 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[6]~7 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[6]~7_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[6]~7_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[6]~7_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[6]~7_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100014048400145462C44";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N39
cyclonev_lcell_comb \processor_without_memory|datapath|Result[6]~57 (
// Equation(s):
// \processor_without_memory|datapath|Result[6]~57_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_0|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// \memory_0|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_0|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[6]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[6]~57 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[6]~57 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \processor_without_memory|datapath|Result[6]~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[6]~7_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[6]~7_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[6]~7_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[6]~7_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N54
cyclonev_lcell_comb \processor_without_memory|datapath|Result[6]~56 (
// Equation(s):
// \processor_without_memory|datapath|Result[6]~56_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 )) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 )) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (\memory_0|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[6]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[6]~56 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[6]~56 .lut_mask = 64'h50505F5F03F303F3;
defparam \processor_without_memory|datapath|Result[6]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N21
cyclonev_lcell_comb \processor_without_memory|datapath|Result[6]~58 (
// Equation(s):
// \processor_without_memory|datapath|Result[6]~58_combout  = ( \processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( \processor_without_memory|datapath|Result[6]~56_combout  & ( ((\processor_without_memory|datapath|Result[6]~57_combout ) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( 
// !\processor_without_memory|datapath|Result[6]~56_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// \processor_without_memory|datapath|Result[6]~57_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\processor_without_memory|datapath|Result[6]~57_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.dataf(!\processor_without_memory|datapath|Result[6]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[6]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[6]~58 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[6]~58 .lut_mask = 64'h0000080800007F7F;
defparam \processor_without_memory|datapath|Result[6]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N48
cyclonev_lcell_comb \processor_without_memory|datapath|Result[6]~59 (
// Equation(s):
// \processor_without_memory|datapath|Result[6]~59_combout  = ( \processor_without_memory|datapath|adder_0|Add0~17_sumout  & ( \processor_without_memory|datapath|ALU|Mux25~0_combout  & ( (((!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// !\processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout )) # (\processor_without_memory|datapath|Result[6]~58_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|adder_0|Add0~17_sumout  & ( \processor_without_memory|datapath|ALU|Mux25~0_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (((!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & !\processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # (\processor_without_memory|datapath|Result[6]~58_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|adder_0|Add0~17_sumout  & ( !\processor_without_memory|datapath|ALU|Mux25~0_combout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) # (\processor_without_memory|datapath|Result[6]~58_combout ) ) 
// ) ) # ( !\processor_without_memory|datapath|adder_0|Add0~17_sumout  & ( !\processor_without_memory|datapath|ALU|Mux25~0_combout  & ( (\processor_without_memory|datapath|Result[6]~58_combout  & 
// !\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) )

	.dataa(!\processor_without_memory|datapath|Result[6]~58_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datae(!\processor_without_memory|datapath|adder_0|Add0~17_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[6]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[6]~59 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[6]~59 .lut_mask = 64'h550055FFD500D5FF;
defparam \processor_without_memory|datapath|Result[6]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N39
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[6]~34 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[6]~34_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[6]~59_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[6]~59_combout  & ( (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[6]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[6]~34 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[6]~34 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N42
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[6]~5 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[6]~5_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[6]~7_combout  & ( 
// (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # (\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( 
// \processor_without_memory|datapath|register|read_data2[6]~7_combout  ) ) # ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|register|read_data2[6]~7_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[6]~5 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[6]~5 .lut_mask = 64'h00001111FFFFBBBB;
defparam \processor_without_memory|datapath|SrcB[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N9
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[5]~35 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[5]~35_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[5]~55_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[5]~55_combout  & ( (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[5]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[5]~35 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[5]~35 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N21
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~0_combout  = ( \processor_without_memory|datapath|register|read_data2[5]~6_combout  & ( !\processor_without_memory|datapath|register|read_data1[5]~35_combout  $ 
// (((\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & !\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data2[5]~6_combout  & ( !\processor_without_memory|datapath|register|read_data1[5]~35_combout  $ (((!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # 
// ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) # (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[5]~35_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~0 .lut_mask = 64'h01FE01FEEF10EF10;
defparam \processor_without_memory|datapath|ALU|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~1_combout  = ( !\processor_without_memory|datapath|ALU|LessThan0~0_combout  & ( (!\processor_without_memory|datapath|SrcB[7]~4_combout  & 
// (!\processor_without_memory|datapath|register|read_data1[7]~33_combout  & (!\processor_without_memory|datapath|register|read_data1[6]~34_combout  $ (\processor_without_memory|datapath|SrcB[6]~5_combout )))) # 
// (\processor_without_memory|datapath|SrcB[7]~4_combout  & (\processor_without_memory|datapath|register|read_data1[7]~33_combout  & (!\processor_without_memory|datapath|register|read_data1[6]~34_combout  $ 
// (\processor_without_memory|datapath|SrcB[6]~5_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|SrcB[7]~4_combout ),
	.datab(!\processor_without_memory|datapath|register|read_data1[6]~34_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data1[7]~33_combout ),
	.datad(!\processor_without_memory|datapath|SrcB[6]~5_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~1 .lut_mask = 64'h8421842100000000;
defparam \processor_without_memory|datapath|ALU|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N3
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[4]~3 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[4]~3_combout  = ( \processor_without_memory|datapath|register|read_data2[4]~5_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|immext~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|immext~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ))) ) ) # ( !\processor_without_memory|datapath|register|read_data2[4]~5_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((!\processor_without_memory|datapath|extend|immext~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|immext~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|extend|immext~0_combout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[4]~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[4]~3 .lut_mask = 64'h001B001BFF1BFF1B;
defparam \processor_without_memory|datapath|SrcB[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N33
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[3]~4 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[3]~4_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[3]~47_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[3]~47_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[3]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[3]~4 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[3]~4 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[3]~4_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[3]~4_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[3]~4_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[3]~4_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N48
cyclonev_lcell_comb \processor_without_memory|datapath|Result[3]~44 (
// Equation(s):
// \processor_without_memory|datapath|Result[3]~44_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ))))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ))))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[3]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[3]~44 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[3]~44 .lut_mask = 64'h050305F3F503F5F3;
defparam \processor_without_memory|datapath|Result[3]~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[3]~4_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010020000002000800";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[3]~4_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[3]~4_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[3]~4_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X57_Y25_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[3]~45 (
// Equation(s):
// \processor_without_memory|datapath|Result[3]~45_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_0|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_0|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory_0|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[3]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[3]~45 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[3]~45 .lut_mask = 64'h50035F0350F35FF3;
defparam \processor_without_memory|datapath|Result[3]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[3]~46 (
// Equation(s):
// \processor_without_memory|datapath|Result[3]~46_combout  = ( \processor_without_memory|datapath|Result[3]~45_combout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// (((!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [2])) # (\processor_without_memory|datapath|Result[3]~44_combout ))) ) ) # ( 
// !\processor_without_memory|datapath|Result[3]~45_combout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (\processor_without_memory|datapath|Result[3]~44_combout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b 
// [2]) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout )))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datac(!\processor_without_memory|datapath|Result[3]~44_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[3]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[3]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[3]~46 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[3]~46 .lut_mask = 64'h0103010323032303;
defparam \processor_without_memory|datapath|Result[3]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N42
cyclonev_lcell_comb \processor_without_memory|datapath|Result[3]~47 (
// Equation(s):
// \processor_without_memory|datapath|Result[3]~47_combout  = ( \processor_without_memory|datapath|adder_0|Add0~5_sumout  & ( \processor_without_memory|datapath|ALU|Mux28~0_combout  & ( (((!\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) # (\processor_without_memory|datapath|Result[3]~46_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|adder_0|Add0~5_sumout  & ( \processor_without_memory|datapath|ALU|Mux28~0_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (((!\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) # (\processor_without_memory|datapath|Result[3]~46_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|adder_0|Add0~5_sumout  & ( !\processor_without_memory|datapath|ALU|Mux28~0_combout  & ( (\processor_without_memory|datapath|Result[3]~46_combout ) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) 
// ) ) # ( !\processor_without_memory|datapath|adder_0|Add0~5_sumout  & ( !\processor_without_memory|datapath|ALU|Mux28~0_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// \processor_without_memory|datapath|Result[3]~46_combout ) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|datapath|Result[3]~46_combout ),
	.datae(!\processor_without_memory|datapath|adder_0|Add0~5_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[3]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[3]~47 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[3]~47 .lut_mask = 64'h00AA55FF80AAD5FF;
defparam \processor_without_memory|datapath|Result[3]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N18
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[3]~36 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[3]~36_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[3]~47_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[3]~47_combout  & ( (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[3]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[3]~36 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[3]~36 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[3]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~2_combout  = ( \processor_without_memory|datapath|register|read_data1[3]~36_combout  & ( (\processor_without_memory|datapath|SrcB[3]~6_combout  & (\processor_without_memory|datapath|ALU|LessThan0~1_combout  
// & (!\processor_without_memory|datapath|register|read_data1[4]~32_combout  $ (\processor_without_memory|datapath|SrcB[4]~3_combout )))) ) ) # ( !\processor_without_memory|datapath|register|read_data1[3]~36_combout  & ( 
// (!\processor_without_memory|datapath|SrcB[3]~6_combout  & (\processor_without_memory|datapath|ALU|LessThan0~1_combout  & (!\processor_without_memory|datapath|register|read_data1[4]~32_combout  $ (\processor_without_memory|datapath|SrcB[4]~3_combout )))) ) 
// )

	.dataa(!\processor_without_memory|datapath|register|read_data1[4]~32_combout ),
	.datab(!\processor_without_memory|datapath|SrcB[3]~6_combout ),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~1_combout ),
	.datad(!\processor_without_memory|datapath|SrcB[4]~3_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[3]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~2 .lut_mask = 64'h0804080402010201;
defparam \processor_without_memory|datapath|ALU|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~4 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~4_combout  = ( \processor_without_memory|datapath|register|read_data2[5]~6_combout  & ( (!\processor_without_memory|datapath|register|read_data1[5]~35_combout  & 
// ((!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) # (\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) ) # 
// ( !\processor_without_memory|datapath|register|read_data2[5]~6_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & !\processor_without_memory|datapath|register|read_data1[5]~35_combout ))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[5]~35_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~4 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~4 .lut_mask = 64'h01000100EF00EF00;
defparam \processor_without_memory|datapath|ALU|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~5 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~5_combout  = ( \processor_without_memory|datapath|ALU|LessThan0~4_combout  & ( (!\processor_without_memory|datapath|SrcB[7]~4_combout  & 
// (!\processor_without_memory|datapath|register|read_data1[7]~33_combout  & ((!\processor_without_memory|datapath|register|read_data1[6]~34_combout ) # (\processor_without_memory|datapath|SrcB[6]~5_combout )))) # 
// (\processor_without_memory|datapath|SrcB[7]~4_combout  & ((!\processor_without_memory|datapath|register|read_data1[6]~34_combout ) # ((!\processor_without_memory|datapath|register|read_data1[7]~33_combout ) # 
// (\processor_without_memory|datapath|SrcB[6]~5_combout )))) ) ) # ( !\processor_without_memory|datapath|ALU|LessThan0~4_combout  & ( (!\processor_without_memory|datapath|SrcB[7]~4_combout  & 
// (!\processor_without_memory|datapath|register|read_data1[6]~34_combout  & (!\processor_without_memory|datapath|register|read_data1[7]~33_combout  & \processor_without_memory|datapath|SrcB[6]~5_combout ))) # 
// (\processor_without_memory|datapath|SrcB[7]~4_combout  & ((!\processor_without_memory|datapath|register|read_data1[7]~33_combout ) # ((!\processor_without_memory|datapath|register|read_data1[6]~34_combout  & 
// \processor_without_memory|datapath|SrcB[6]~5_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|SrcB[7]~4_combout ),
	.datab(!\processor_without_memory|datapath|register|read_data1[6]~34_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data1[7]~33_combout ),
	.datad(!\processor_without_memory|datapath|SrcB[6]~5_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~5 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~5 .lut_mask = 64'h50D450D4D4F5D4F5;
defparam \processor_without_memory|datapath|ALU|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~6 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~6_combout  = ( \processor_without_memory|datapath|ALU|LessThan0~1_combout  & ( \processor_without_memory|datapath|register|read_data1[3]~36_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~5_combout  & ((!\processor_without_memory|datapath|SrcB[4]~3_combout ) # (\processor_without_memory|datapath|register|read_data1[4]~32_combout ))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|LessThan0~1_combout  & ( \processor_without_memory|datapath|register|read_data1[3]~36_combout  & ( !\processor_without_memory|datapath|ALU|LessThan0~5_combout  ) ) ) # ( 
// \processor_without_memory|datapath|ALU|LessThan0~1_combout  & ( !\processor_without_memory|datapath|register|read_data1[3]~36_combout  & ( (!\processor_without_memory|datapath|ALU|LessThan0~5_combout  & 
// ((!\processor_without_memory|datapath|SrcB[4]~3_combout  & ((!\processor_without_memory|datapath|SrcB[3]~6_combout ) # (\processor_without_memory|datapath|register|read_data1[4]~32_combout ))) # (\processor_without_memory|datapath|SrcB[4]~3_combout  & 
// (!\processor_without_memory|datapath|SrcB[3]~6_combout  & \processor_without_memory|datapath|register|read_data1[4]~32_combout )))) ) ) ) # ( !\processor_without_memory|datapath|ALU|LessThan0~1_combout  & ( 
// !\processor_without_memory|datapath|register|read_data1[3]~36_combout  & ( !\processor_without_memory|datapath|ALU|LessThan0~5_combout  ) ) )

	.dataa(!\processor_without_memory|datapath|SrcB[4]~3_combout ),
	.datab(!\processor_without_memory|datapath|SrcB[3]~6_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data1[4]~32_combout ),
	.datad(!\processor_without_memory|datapath|ALU|LessThan0~5_combout ),
	.datae(!\processor_without_memory|datapath|ALU|LessThan0~1_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[3]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~6 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~6 .lut_mask = 64'hFF008E00FF00AF00;
defparam \processor_without_memory|datapath|ALU|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N12
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[2]~2 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[2]~2_combout  = ( \processor_without_memory|datapath|register|read_data2[2]~3_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|immext~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|immext~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))) ) ) # ( !\processor_without_memory|datapath|register|read_data2[2]~3_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((!\processor_without_memory|datapath|extend|immext~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|immext~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|extend|immext~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[2]~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[2]~2 .lut_mask = 64'h01230123CDEFCDEF;
defparam \processor_without_memory|datapath|SrcB[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~7 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~7_combout  = ( \processor_without_memory|datapath|SrcB[2]~2_combout  & ( (\processor_without_memory|datapath|ALU|LessThan0~6_combout  & ((!\processor_without_memory|datapath|ALU|LessThan0~2_combout ) # 
// ((!\processor_without_memory|datapath|ALU|LessThan0~3_combout  & \processor_without_memory|datapath|register|read_data1[2]~31_combout )))) ) ) # ( !\processor_without_memory|datapath|SrcB[2]~2_combout  & ( 
// (\processor_without_memory|datapath|ALU|LessThan0~6_combout  & ((!\processor_without_memory|datapath|ALU|LessThan0~3_combout ) # ((!\processor_without_memory|datapath|ALU|LessThan0~2_combout ) # 
// (\processor_without_memory|datapath|register|read_data1[2]~31_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~3_combout ),
	.datab(!\processor_without_memory|datapath|ALU|LessThan0~2_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data1[2]~31_combout ),
	.datad(!\processor_without_memory|datapath|ALU|LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|SrcB[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~7 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~7 .lut_mask = 64'h00EF00EF00CE00CE;
defparam \processor_without_memory|datapath|ALU|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N18
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~14 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~14_combout  = ( !\processor_without_memory|datapath|register|read_data1[8]~44_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & 
// (((\processor_without_memory|datapath|register|read_data2[8]~9_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// ((\processor_without_memory|datapath|register|read_data2[8]~9_combout ))) # (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data2[8]~9_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[8]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~14 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~14 .lut_mask = 64'h01EF01EF00000000;
defparam \processor_without_memory|datapath|ALU|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N18
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~8 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~8_combout  = ( \processor_without_memory|datapath|register|read_data1[14]~39_combout  & ( \processor_without_memory|datapath|register|read_data2[14]~15_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[14]~39_combout  & ( 
// \processor_without_memory|datapath|register|read_data2[14]~15_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|register|read_data1[14]~39_combout  & ( !\processor_without_memory|datapath|register|read_data2[14]~15_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[14]~39_combout  & ( !\processor_without_memory|datapath|register|read_data2[14]~15_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[14]~39_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[14]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~8 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~8 .lut_mask = 64'h0123FEDCCDEF3210;
defparam \processor_without_memory|datapath|ALU|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~11 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~11_combout  = ( \processor_without_memory|datapath|register|read_data1[10]~43_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & 
// (((!\processor_without_memory|datapath|register|read_data2[10]~11_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// ((!\processor_without_memory|datapath|register|read_data2[10]~11_combout ))) # (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) 
// ) # ( !\processor_without_memory|datapath|register|read_data1[10]~43_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (((\processor_without_memory|datapath|register|read_data2[10]~11_combout )))) # 
// (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ((\processor_without_memory|datapath|register|read_data2[10]~11_combout ))) # 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data2[10]~11_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[10]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~11 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~11 .lut_mask = 64'h01FD01FDFE02FE02;
defparam \processor_without_memory|datapath|ALU|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~9 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~9_combout  = ( \processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( \processor_without_memory|datapath|register|read_data2[13]~14_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ))))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( 
// \processor_without_memory|datapath|register|read_data2[13]~14_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )))) ) ) ) # ( 
// \processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( !\processor_without_memory|datapath|register|read_data2[13]~14_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( !\processor_without_memory|datapath|register|read_data2[13]~14_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[13]~40_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~9 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~9 .lut_mask = 64'h1013EFECDCDF2320;
defparam \processor_without_memory|datapath|ALU|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~10 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~10_combout  = ( \processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( \processor_without_memory|datapath|register|read_data2[12]~13_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( 
// \processor_without_memory|datapath|register|read_data2[12]~13_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( !\processor_without_memory|datapath|register|read_data2[12]~13_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( !\processor_without_memory|datapath|register|read_data2[12]~13_combout  & ( 
// (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[12]~42_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~10 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~10 .lut_mask = 64'h0131FECECDFD3202;
defparam \processor_without_memory|datapath|ALU|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N42
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[11]~9 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[11]~9_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[11]~12_combout  & ( 
// ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ) # (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout )) # (\processor_without_memory|datapath|extend|Mux0~0_combout ) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[11]~12_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((\processor_without_memory|datapath|extend|Mux0~0_combout  & \processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout )) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( 
// !\processor_without_memory|datapath|register|read_data2[11]~12_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ) # 
// (\processor_without_memory|datapath|extend|Mux0~0_combout ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|register|read_data2[11]~12_combout  & ( 
// (\processor_without_memory|datapath|extend|Mux0~0_combout  & (\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  & \processor_without_memory|controller|opdecoder|WideOr1~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|extend|Mux0~0_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[11]~9 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[11]~9 .lut_mask = 64'h000300F3FF03FFF3;
defparam \processor_without_memory|datapath|SrcB[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~12 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~12_combout  = ( !\processor_without_memory|datapath|ALU|LessThan0~10_combout  & ( \processor_without_memory|datapath|SrcB[11]~9_combout  & ( (!\processor_without_memory|datapath|ALU|LessThan0~8_combout  & 
// (!\processor_without_memory|datapath|ALU|LessThan0~11_combout  & (!\processor_without_memory|datapath|ALU|LessThan0~9_combout  & \processor_without_memory|datapath|register|read_data1[11]~41_combout ))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|LessThan0~10_combout  & ( !\processor_without_memory|datapath|SrcB[11]~9_combout  & ( (!\processor_without_memory|datapath|ALU|LessThan0~8_combout  & (!\processor_without_memory|datapath|ALU|LessThan0~11_combout  & 
// (!\processor_without_memory|datapath|ALU|LessThan0~9_combout  & !\processor_without_memory|datapath|register|read_data1[11]~41_combout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~8_combout ),
	.datab(!\processor_without_memory|datapath|ALU|LessThan0~11_combout ),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~9_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[11]~41_combout ),
	.datae(!\processor_without_memory|datapath|ALU|LessThan0~10_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[11]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~12 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~12 .lut_mask = 64'h8000000000800000;
defparam \processor_without_memory|datapath|ALU|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~15 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~15_combout  = ( \processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( \processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( 
// (\processor_without_memory|datapath|SrcB[14]~11_combout  & !\processor_without_memory|datapath|register|read_data1[14]~39_combout ) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( 
// \processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( (!\processor_without_memory|datapath|SrcB[14]~11_combout  & (\processor_without_memory|datapath|SrcB[13]~12_combout  & (\processor_without_memory|datapath|SrcB[12]~13_combout  & 
// !\processor_without_memory|datapath|register|read_data1[14]~39_combout ))) # (\processor_without_memory|datapath|SrcB[14]~11_combout  & ((!\processor_without_memory|datapath|register|read_data1[14]~39_combout ) # 
// ((\processor_without_memory|datapath|SrcB[13]~12_combout  & \processor_without_memory|datapath|SrcB[12]~13_combout )))) ) ) ) # ( \processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( 
// !\processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( (!\processor_without_memory|datapath|SrcB[13]~12_combout  & (\processor_without_memory|datapath|SrcB[14]~11_combout  & 
// !\processor_without_memory|datapath|register|read_data1[14]~39_combout )) # (\processor_without_memory|datapath|SrcB[13]~12_combout  & ((!\processor_without_memory|datapath|register|read_data1[14]~39_combout ) # 
// (\processor_without_memory|datapath|SrcB[14]~11_combout ))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( !\processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( 
// (!\processor_without_memory|datapath|SrcB[14]~11_combout  & (!\processor_without_memory|datapath|register|read_data1[14]~39_combout  & ((\processor_without_memory|datapath|SrcB[12]~13_combout ) # (\processor_without_memory|datapath|SrcB[13]~12_combout 
// )))) # (\processor_without_memory|datapath|SrcB[14]~11_combout  & (((!\processor_without_memory|datapath|register|read_data1[14]~39_combout ) # (\processor_without_memory|datapath|SrcB[12]~13_combout )) # 
// (\processor_without_memory|datapath|SrcB[13]~12_combout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|SrcB[13]~12_combout ),
	.datab(!\processor_without_memory|datapath|SrcB[12]~13_combout ),
	.datac(!\processor_without_memory|datapath|SrcB[14]~11_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[14]~39_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[12]~42_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~15 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~15 .lut_mask = 64'h7F075F051F010F00;
defparam \processor_without_memory|datapath|ALU|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N15
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[9]~8 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[9]~8_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[9]~10_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[9]~10_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|register|read_data2[9]~10_combout  & 
// ( (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(gnd),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[9]~8 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[9]~8 .lut_mask = 64'h00000505FAFAFFFF;
defparam \processor_without_memory|datapath|SrcB[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N33
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~16 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~16_combout  = ( !\processor_without_memory|datapath|register|read_data1[10]~43_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & 
// (((\processor_without_memory|datapath|register|read_data2[10]~11_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// ((\processor_without_memory|datapath|register|read_data2[10]~11_combout ))) # (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data2[10]~11_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[10]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~16 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~16 .lut_mask = 64'h01FD01FD00000000;
defparam \processor_without_memory|datapath|ALU|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~17 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~17_combout  = ( !\processor_without_memory|datapath|ALU|LessThan0~10_combout  & ( !\processor_without_memory|datapath|ALU|LessThan0~8_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~9_combout  & ((!\processor_without_memory|datapath|register|read_data1[11]~41_combout  & ((\processor_without_memory|datapath|SrcB[11]~9_combout ) # 
// (\processor_without_memory|datapath|ALU|LessThan0~16_combout ))) # (\processor_without_memory|datapath|register|read_data1[11]~41_combout  & (\processor_without_memory|datapath|ALU|LessThan0~16_combout  & 
// \processor_without_memory|datapath|SrcB[11]~9_combout )))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~9_combout ),
	.datab(!\processor_without_memory|datapath|register|read_data1[11]~41_combout ),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~16_combout ),
	.datad(!\processor_without_memory|datapath|SrcB[11]~9_combout ),
	.datae(!\processor_without_memory|datapath|ALU|LessThan0~10_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~17 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~17 .lut_mask = 64'h088A000000000000;
defparam \processor_without_memory|datapath|ALU|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~18 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~18_combout  = ( !\processor_without_memory|datapath|ALU|LessThan0~17_combout  & ( \processor_without_memory|datapath|register|read_data1[9]~38_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~15_combout  & ((!\processor_without_memory|datapath|ALU|LessThan0~14_combout ) # ((!\processor_without_memory|datapath|ALU|LessThan0~12_combout ) # (!\processor_without_memory|datapath|SrcB[9]~8_combout 
// )))) ) ) ) # ( !\processor_without_memory|datapath|ALU|LessThan0~17_combout  & ( !\processor_without_memory|datapath|register|read_data1[9]~38_combout  & ( (!\processor_without_memory|datapath|ALU|LessThan0~15_combout  & 
// ((!\processor_without_memory|datapath|ALU|LessThan0~12_combout ) # ((!\processor_without_memory|datapath|ALU|LessThan0~14_combout  & !\processor_without_memory|datapath|SrcB[9]~8_combout )))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~14_combout ),
	.datab(!\processor_without_memory|datapath|ALU|LessThan0~12_combout ),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~15_combout ),
	.datad(!\processor_without_memory|datapath|SrcB[9]~8_combout ),
	.datae(!\processor_without_memory|datapath|ALU|LessThan0~17_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[9]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~18 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~18 .lut_mask = 64'hE0C00000F0E00000;
defparam \processor_without_memory|datapath|ALU|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~13 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~13_combout  = ( \processor_without_memory|datapath|register|read_data1[9]~38_combout  & ( (\processor_without_memory|datapath|SrcB[9]~8_combout  & 
// (\processor_without_memory|datapath|ALU|LessThan0~12_combout  & (!\processor_without_memory|datapath|register|read_data1[8]~44_combout  $ (\processor_without_memory|datapath|SrcB[8]~10_combout )))) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data1[9]~38_combout  & ( (!\processor_without_memory|datapath|SrcB[9]~8_combout  & (\processor_without_memory|datapath|ALU|LessThan0~12_combout  & 
// (!\processor_without_memory|datapath|register|read_data1[8]~44_combout  $ (\processor_without_memory|datapath|SrcB[8]~10_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|register|read_data1[8]~44_combout ),
	.datab(!\processor_without_memory|datapath|SrcB[9]~8_combout ),
	.datac(!\processor_without_memory|datapath|SrcB[8]~10_combout ),
	.datad(!\processor_without_memory|datapath|ALU|LessThan0~12_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[9]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~13 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~13 .lut_mask = 64'h0084008400210021;
defparam \processor_without_memory|datapath|ALU|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N45
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~30 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~30_combout  = ( !\processor_without_memory|datapath|register|read_data1[17]~49_combout  & ( (!\processor_without_memory|datapath|ALU|LessThan0~21_combout  & 
// (!\processor_without_memory|datapath|ALU|LessThan0~20_combout  & (\processor_without_memory|datapath|ALU|LessThan0~19_combout  & \processor_without_memory|datapath|SrcB[17]~19_combout ))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~21_combout ),
	.datab(!\processor_without_memory|datapath|ALU|LessThan0~20_combout ),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~19_combout ),
	.datad(!\processor_without_memory|datapath|SrcB[17]~19_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[17]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~30 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~30 .lut_mask = 64'h0008000800000000;
defparam \processor_without_memory|datapath|ALU|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N45
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~28 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~28_combout  = ( \processor_without_memory|datapath|SrcB[21]~14_combout  & ( (!\processor_without_memory|datapath|register|read_data1[21]~45_combout ) # 
// ((\processor_without_memory|datapath|SrcB[20]~15_combout  & !\processor_without_memory|datapath|register|read_data1[20]~46_combout )) ) ) # ( !\processor_without_memory|datapath|SrcB[21]~14_combout  & ( 
// (\processor_without_memory|datapath|SrcB[20]~15_combout  & (!\processor_without_memory|datapath|register|read_data1[20]~46_combout  & !\processor_without_memory|datapath|register|read_data1[21]~45_combout )) ) )

	.dataa(!\processor_without_memory|datapath|SrcB[20]~15_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|register|read_data1[20]~46_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[21]~45_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|SrcB[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~28 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~28 .lut_mask = 64'h50005000FF50FF50;
defparam \processor_without_memory|datapath|ALU|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N18
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[19]~17 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[19]~17_combout  = ( \processor_without_memory|datapath|register|read_data2[19]~20_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ))) ) ) # ( !\processor_without_memory|datapath|register|read_data2[19]~20_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[19]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[19]~17 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[19]~17 .lut_mask = 64'h001B001BFF1BFF1B;
defparam \processor_without_memory|datapath|SrcB[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N39
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[18]~18 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[18]~18_combout  = ( \processor_without_memory|datapath|register|read_data2[18]~19_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )))) ) ) # ( !\processor_without_memory|datapath|register|read_data2[18]~19_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ))))) ) )

	.dataa(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[18]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[18]~18 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[18]~18 .lut_mask = 64'h02070207F2F7F2F7;
defparam \processor_without_memory|datapath|SrcB[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~29 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~29_combout  = ( \processor_without_memory|datapath|ALU|LessThan0~19_combout  & ( \processor_without_memory|datapath|register|read_data1[19]~47_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~28_combout  & (((!\processor_without_memory|datapath|SrcB[19]~17_combout ) # (!\processor_without_memory|datapath|SrcB[18]~18_combout )) # 
// (\processor_without_memory|datapath|register|read_data1[18]~48_combout ))) ) ) ) # ( !\processor_without_memory|datapath|ALU|LessThan0~19_combout  & ( \processor_without_memory|datapath|register|read_data1[19]~47_combout  & ( 
// !\processor_without_memory|datapath|ALU|LessThan0~28_combout  ) ) ) # ( \processor_without_memory|datapath|ALU|LessThan0~19_combout  & ( !\processor_without_memory|datapath|register|read_data1[19]~47_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~28_combout  & (!\processor_without_memory|datapath|SrcB[19]~17_combout  & ((!\processor_without_memory|datapath|SrcB[18]~18_combout ) # 
// (\processor_without_memory|datapath|register|read_data1[18]~48_combout )))) ) ) ) # ( !\processor_without_memory|datapath|ALU|LessThan0~19_combout  & ( !\processor_without_memory|datapath|register|read_data1[19]~47_combout  & ( 
// !\processor_without_memory|datapath|ALU|LessThan0~28_combout  ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~28_combout ),
	.datab(!\processor_without_memory|datapath|register|read_data1[18]~48_combout ),
	.datac(!\processor_without_memory|datapath|SrcB[19]~17_combout ),
	.datad(!\processor_without_memory|datapath|SrcB[18]~18_combout ),
	.datae(!\processor_without_memory|datapath|ALU|LessThan0~19_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[19]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~29 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~29 .lut_mask = 64'hAAAAA020AAAAAAA2;
defparam \processor_without_memory|datapath|ALU|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~26 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~26_combout  = ( \processor_without_memory|datapath|ALU|LessThan0~19_combout  & ( (!\processor_without_memory|datapath|ALU|LessThan0~21_combout  & 
// (!\processor_without_memory|datapath|ALU|LessThan0~20_combout  & !\processor_without_memory|datapath|ALU|LessThan0~22_combout )) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~21_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~20_combout ),
	.datad(!\processor_without_memory|datapath|ALU|LessThan0~22_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~26 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~26 .lut_mask = 64'h00000000A000A000;
defparam \processor_without_memory|datapath|ALU|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N12
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~27 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~27_combout  = ( \processor_without_memory|datapath|register|read_data2[15]~16_combout  & ( !\processor_without_memory|datapath|register|read_data1[15]~51_combout  & ( 
// (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # 
// (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[15]~16_combout  & ( 
// !\processor_without_memory|datapath|register|read_data1[15]~51_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data2[15]~16_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[15]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~27 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~27 .lut_mask = 64'h001BFF1B00000000;
defparam \processor_without_memory|datapath|ALU|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N30
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[16]~16 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[16]~16_combout  = ( \processor_without_memory|datapath|register|read_data2[16]~17_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )))) ) ) # ( !\processor_without_memory|datapath|register|read_data2[16]~17_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))))) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[16]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[16]~16 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[16]~16 .lut_mask = 64'h00530053FF53FF53;
defparam \processor_without_memory|datapath|SrcB[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~31 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~31_combout  = ( \processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( \processor_without_memory|datapath|SrcB[16]~16_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~30_combout  & (\processor_without_memory|datapath|ALU|LessThan0~29_combout  & ((!\processor_without_memory|datapath|ALU|LessThan0~26_combout ) # 
// (!\processor_without_memory|datapath|ALU|LessThan0~27_combout )))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( \processor_without_memory|datapath|SrcB[16]~16_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~30_combout  & (\processor_without_memory|datapath|ALU|LessThan0~29_combout  & !\processor_without_memory|datapath|ALU|LessThan0~26_combout )) ) ) ) # ( 
// \processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( !\processor_without_memory|datapath|SrcB[16]~16_combout  & ( (!\processor_without_memory|datapath|ALU|LessThan0~30_combout  & 
// \processor_without_memory|datapath|ALU|LessThan0~29_combout ) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( !\processor_without_memory|datapath|SrcB[16]~16_combout  & ( 
// (!\processor_without_memory|datapath|ALU|LessThan0~30_combout  & (\processor_without_memory|datapath|ALU|LessThan0~29_combout  & ((!\processor_without_memory|datapath|ALU|LessThan0~26_combout ) # 
// (!\processor_without_memory|datapath|ALU|LessThan0~27_combout )))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~30_combout ),
	.datab(!\processor_without_memory|datapath|ALU|LessThan0~29_combout ),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~26_combout ),
	.datad(!\processor_without_memory|datapath|ALU|LessThan0~27_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[16]~50_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~31 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~31 .lut_mask = 64'h2220222220202220;
defparam \processor_without_memory|datapath|ALU|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|LessThan0~38 (
// Equation(s):
// \processor_without_memory|datapath|ALU|LessThan0~38_combout  = ( \processor_without_memory|datapath|ALU|LessThan0~13_combout  & ( \processor_without_memory|datapath|ALU|LessThan0~31_combout  & ( (\processor_without_memory|datapath|ALU|LessThan0~25_combout 
//  & (\processor_without_memory|datapath|ALU|LessThan0~37_combout  & ((!\processor_without_memory|datapath|ALU|LessThan0~7_combout ) # (!\processor_without_memory|datapath|ALU|LessThan0~18_combout )))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|LessThan0~13_combout  & ( \processor_without_memory|datapath|ALU|LessThan0~31_combout  & ( (\processor_without_memory|datapath|ALU|LessThan0~25_combout  & (\processor_without_memory|datapath|ALU|LessThan0~37_combout 
//  & !\processor_without_memory|datapath|ALU|LessThan0~18_combout )) ) ) ) # ( \processor_without_memory|datapath|ALU|LessThan0~13_combout  & ( !\processor_without_memory|datapath|ALU|LessThan0~31_combout  & ( 
// \processor_without_memory|datapath|ALU|LessThan0~37_combout  ) ) ) # ( !\processor_without_memory|datapath|ALU|LessThan0~13_combout  & ( !\processor_without_memory|datapath|ALU|LessThan0~31_combout  & ( 
// \processor_without_memory|datapath|ALU|LessThan0~37_combout  ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~25_combout ),
	.datab(!\processor_without_memory|datapath|ALU|LessThan0~37_combout ),
	.datac(!\processor_without_memory|datapath|ALU|LessThan0~7_combout ),
	.datad(!\processor_without_memory|datapath|ALU|LessThan0~18_combout ),
	.datae(!\processor_without_memory|datapath|ALU|LessThan0~13_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|LessThan0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|LessThan0~38 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|LessThan0~38 .lut_mask = 64'h3333333311001110;
defparam \processor_without_memory|datapath|ALU|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux31~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux31~1_combout  = ( \processor_without_memory|datapath|ALU|LessThan0~44_combout  & ( \processor_without_memory|datapath|ALU|LessThan0~38_combout  & ( ((\processor_without_memory|datapath|ALU|Mux31~0_combout  & 
// ((\processor_without_memory|datapath|ALU|LessThan0~49_combout ) # (\processor_without_memory|datapath|ALU|LessThan0~45_combout )))) # (\processor_without_memory|datapath|ALU|Mux31~2_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|LessThan0~44_combout  & ( \processor_without_memory|datapath|ALU|LessThan0~38_combout  & ( ((\processor_without_memory|datapath|ALU|Mux31~0_combout  & ((\processor_without_memory|datapath|ALU|LessThan0~49_combout ) 
// # (\processor_without_memory|datapath|ALU|LessThan0~45_combout )))) # (\processor_without_memory|datapath|ALU|Mux31~2_combout ) ) ) ) # ( \processor_without_memory|datapath|ALU|LessThan0~44_combout  & ( 
// !\processor_without_memory|datapath|ALU|LessThan0~38_combout  & ( ((\processor_without_memory|datapath|ALU|LessThan0~45_combout  & \processor_without_memory|datapath|ALU|Mux31~0_combout )) # (\processor_without_memory|datapath|ALU|Mux31~2_combout ) ) ) ) 
// # ( !\processor_without_memory|datapath|ALU|LessThan0~44_combout  & ( !\processor_without_memory|datapath|ALU|LessThan0~38_combout  & ( ((\processor_without_memory|datapath|ALU|Mux31~0_combout  & 
// ((\processor_without_memory|datapath|ALU|LessThan0~49_combout ) # (\processor_without_memory|datapath|ALU|LessThan0~45_combout )))) # (\processor_without_memory|datapath|ALU|Mux31~2_combout ) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|LessThan0~45_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux31~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux31~2_combout ),
	.datad(!\processor_without_memory|datapath|ALU|LessThan0~49_combout ),
	.datae(!\processor_without_memory|datapath|ALU|LessThan0~44_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|LessThan0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux31~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux31~1 .lut_mask = 64'h1F3F1F1F1F3F1F3F;
defparam \processor_without_memory|datapath|ALU|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N33
cyclonev_lcell_comb \processor_without_memory|datapath|Result[0]~160 (
// Equation(s):
// \processor_without_memory|datapath|Result[0]~160_combout  = ( !\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( (((!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (\processor_without_memory|datapath|ALU|Mux31~1_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ((\processor_without_memory|datapath|flipflop|q [0]))))) ) ) # ( 
// \processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\processor_without_memory|datapath|Result[0]~34_combout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (((\processor_without_memory|datapath|Result[0]~32_combout )))))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ((((\processor_without_memory|datapath|flipflop|q [0]))))) ) )

	.dataa(!\processor_without_memory|datapath|Result[0]~34_combout ),
	.datab(!\processor_without_memory|datapath|Result[0]~32_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datae(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.dataf(!\processor_without_memory|datapath|flipflop|q [0]),
	.datag(!\processor_without_memory|datapath|ALU|Mux31~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[0]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[0]~160 .extended_lut = "on";
defparam \processor_without_memory|datapath|Result[0]~160 .lut_mask = 64'h0F0053000FFF53FF;
defparam \processor_without_memory|datapath|Result[0]~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N15
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[0]~30 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[0]~30_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[0]~160_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[0]~160_combout  & ( (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[0]~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[0]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[0]~30 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[0]~30 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[0]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N33
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~36 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~36_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (((\processor_without_memory|datapath|register|read_data2[1]~2_combout )))) # 
// (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ((\processor_without_memory|datapath|register|read_data2[1]~2_combout ))) # 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\processor_without_memory|datapath|extend|immext[1]~1_combout )))) ) + ( \processor_without_memory|datapath|register|read_data1[1]~37_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add0~33  ))
// \processor_without_memory|datapath|ALU|Add0~37  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (((\processor_without_memory|datapath|register|read_data2[1]~2_combout )))) # 
// (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ((\processor_without_memory|datapath|register|read_data2[1]~2_combout ))) # 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\processor_without_memory|datapath|extend|immext[1]~1_combout )))) ) + ( \processor_without_memory|datapath|register|read_data1[1]~37_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add0~33  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[1]~1_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data2[1]~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[1]~37_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~33 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~36_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~37 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~36 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~36 .lut_mask = 64'h0000FF00000001EF;
defparam \processor_without_memory|datapath|ALU|Add0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux30~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux30~0_combout  = ( \processor_without_memory|datapath|SrcB[1]~7_combout  & ( \processor_without_memory|datapath|register|read_data1[1]~37_combout  & ( 
// ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~36_sumout ))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~35_sumout 
// ))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( !\processor_without_memory|datapath|SrcB[1]~7_combout  & ( \processor_without_memory|datapath|register|read_data1[1]~37_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~36_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~35_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) ) # ( \processor_without_memory|datapath|SrcB[1]~7_combout  & ( !\processor_without_memory|datapath|register|read_data1[1]~37_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~36_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~35_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) ) # ( !\processor_without_memory|datapath|SrcB[1]~7_combout  & ( !\processor_without_memory|datapath|register|read_data1[1]~37_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~36_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~35_sumout )))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~35_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~36_sumout ),
	.datae(!\processor_without_memory|datapath|SrcB[1]~7_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[1]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux30~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux30~0 .lut_mask = 64'h028A139B139B57DF;
defparam \processor_without_memory|datapath|ALU|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N45
cyclonev_lcell_comb \processor_without_memory|datapath|Result[1]~38 (
// Equation(s):
// \processor_without_memory|datapath|Result[1]~38_combout  = ( \processor_without_memory|datapath|Result[1]~37_combout  & ( \processor_without_memory|datapath|ALU|Mux30~0_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ) # 
// ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [2])) ) ) ) # ( !\processor_without_memory|datapath|Result[1]~37_combout  & ( 
// \processor_without_memory|datapath|ALU|Mux30~0_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ((!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [2]))) ) ) ) # ( \processor_without_memory|datapath|Result[1]~37_combout  & ( !\processor_without_memory|datapath|ALU|Mux30~0_combout  & ( 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|Result[1]~37_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[1]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[1]~38 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[1]~38 .lut_mask = 64'h00004444B0B0F4F4;
defparam \processor_without_memory|datapath|Result[1]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N45
cyclonev_lcell_comb \processor_without_memory|datapath|Result[1]~39 (
// Equation(s):
// \processor_without_memory|datapath|Result[1]~39_combout  = ( \processor_without_memory|datapath|Result[1]~38_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (((!\processor_without_memory|datapath|Result[2]~33_combout )) 
// # (\processor_without_memory|datapath|Result[1]~36_combout ))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (((\processor_without_memory|datapath|flipflop|q [1])))) ) ) # ( 
// !\processor_without_memory|datapath|Result[1]~38_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|datapath|Result[1]~36_combout  & (\processor_without_memory|datapath|Result[2]~33_combout ))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (((\processor_without_memory|datapath|flipflop|q [1])))) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\processor_without_memory|datapath|Result[1]~36_combout ),
	.datac(!\processor_without_memory|datapath|Result[2]~33_combout ),
	.datad(!\processor_without_memory|datapath|flipflop|q [1]),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[1]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[1]~39 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[1]~39 .lut_mask = 64'h02570257A2F7A2F7;
defparam \processor_without_memory|datapath|Result[1]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N0
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[1]~37 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[1]~37_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[1]~39_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[1]~39_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[1]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[1]~37 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[1]~37 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[1]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~35 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~35_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[1]~37_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[1]~39_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[1]~1_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~32  ))
// \processor_without_memory|datapath|ALU|Add1~36  = CARRY(( \processor_without_memory|datapath|register|read_data1[1]~37_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[1]~39_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[1]~1_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~32  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[1]~1_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[1]~37_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[1]~39_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~32 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~35_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~36 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~35 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~35 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N51
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[3]~3 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[3]~3_combout  = ( \processor_without_memory|datapath|extend|immext~0_combout  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  ) ) # ( 
// !\processor_without_memory|datapath|extend|immext~0_combout  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|extend|immext~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[3]~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[3]~3 .lut_mask = 64'h0F0F0F0F33333333;
defparam \processor_without_memory|datapath|extend|immext[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N39
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~39 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~39_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[2]~43_combout )) # 
// (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|extend|immext[2]~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[2]~31_combout  ) + ( \processor_without_memory|datapath|ALU|Add1~36  ))
// \processor_without_memory|datapath|ALU|Add1~40  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|Result[2]~43_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout 
// ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((!\processor_without_memory|datapath|extend|immext[2]~2_combout )))) ) + ( \processor_without_memory|datapath|register|read_data1[2]~31_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add1~36  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[2]~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[2]~43_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[2]~31_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~36 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~39_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~40 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~39 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~39 .lut_mask = 64'h0000FF000000FA72;
defparam \processor_without_memory|datapath|ALU|Add1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~43 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~43_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[3]~36_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[3]~47_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[3]~3_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~40  ))
// \processor_without_memory|datapath|ALU|Add1~44  = CARRY(( \processor_without_memory|datapath|register|read_data1[3]~36_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[3]~47_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[3]~3_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~40  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[3]~3_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[3]~36_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[3]~47_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~40 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~43_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~44 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~43 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~43 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Equal2~3 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Equal2~3_combout  = ( !\processor_without_memory|datapath|ALU|Add1~47_sumout  & ( !\processor_without_memory|datapath|ALU|Add1~51_sumout  & ( (!\processor_without_memory|datapath|ALU|Add1~35_sumout  & 
// (!\processor_without_memory|datapath|ALU|Add1~43_sumout  & (!\processor_without_memory|datapath|ALU|Add1~31_sumout  & !\processor_without_memory|datapath|ALU|Add1~39_sumout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add1~35_sumout ),
	.datab(!\processor_without_memory|datapath|ALU|Add1~43_sumout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~31_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~39_sumout ),
	.datae(!\processor_without_memory|datapath|ALU|Add1~47_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~51_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Equal2~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Equal2~3 .lut_mask = 64'h8000000000000000;
defparam \processor_without_memory|datapath|ALU|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N18
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Equal2~4 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Equal2~4_combout  = ( !\processor_without_memory|datapath|ALU|Add1~87_sumout  & ( !\processor_without_memory|datapath|ALU|Add1~95_sumout  & ( (!\processor_without_memory|datapath|ALU|Add1~75_sumout  & 
// (!\processor_without_memory|datapath|ALU|Add1~83_sumout  & (\processor_without_memory|datapath|ALU|Equal2~3_combout  & !\processor_without_memory|datapath|ALU|Add1~79_sumout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add1~75_sumout ),
	.datab(!\processor_without_memory|datapath|ALU|Add1~83_sumout ),
	.datac(!\processor_without_memory|datapath|ALU|Equal2~3_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~79_sumout ),
	.datae(!\processor_without_memory|datapath|ALU|Add1~87_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~95_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Equal2~4 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Equal2~4 .lut_mask = 64'h0800000000000000;
defparam \processor_without_memory|datapath|ALU|Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Equal2~5 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Equal2~5_combout  = ( !\processor_without_memory|datapath|ALU|Add1~135_sumout  & ( \processor_without_memory|datapath|ALU|Equal2~4_combout  & ( (!\processor_without_memory|datapath|ALU|Add1~119_sumout  & 
// (!\processor_without_memory|datapath|ALU|Add1~115_sumout  & (!\processor_without_memory|datapath|ALU|Add1~127_sumout  & !\processor_without_memory|datapath|ALU|Add1~123_sumout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add1~119_sumout ),
	.datab(!\processor_without_memory|datapath|ALU|Add1~115_sumout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~127_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~123_sumout ),
	.datae(!\processor_without_memory|datapath|ALU|Add1~135_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Equal2~5 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Equal2~5 .lut_mask = 64'h0000000080000000;
defparam \processor_without_memory|datapath|ALU|Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N45
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~47 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~47_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[4]~32_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[4]~51_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[4]~4_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~44  ))
// \processor_without_memory|datapath|ALU|Add1~48  = CARRY(( \processor_without_memory|datapath|register|read_data1[4]~32_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[4]~51_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|extend|immext[4]~4_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~44  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[4]~4_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[4]~32_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[4]~51_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~44 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~47_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~48 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~47 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~47 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~51 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~51_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[5]~35_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[5]~55_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~48  ))
// \processor_without_memory|datapath|ALU|Add1~52  = CARRY(( \processor_without_memory|datapath|register|read_data1[5]~35_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[5]~55_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~48  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[5]~35_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[5]~55_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~48 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~51_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~52 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~51 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~51 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N51
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~55 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~55_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[6]~34_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[6]~59_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~52  ))
// \processor_without_memory|datapath|ALU|Add1~56  = CARRY(( \processor_without_memory|datapath|register|read_data1[6]~34_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[6]~59_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~52  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[6]~34_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[6]~59_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~52 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~55_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~56 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~55 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~55 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~59 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~59_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[7]~33_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[7]~63_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~56  ))
// \processor_without_memory|datapath|ALU|Add1~60  = CARRY(( \processor_without_memory|datapath|register|read_data1[7]~33_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[7]~63_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~56  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[7]~33_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[7]~63_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~56 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~59_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~60 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~59 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~59 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~63 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~63_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[8]~44_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[8]~67_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~60  ))
// \processor_without_memory|datapath|ALU|Add1~64  = CARRY(( \processor_without_memory|datapath|register|read_data1[8]~44_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[8]~67_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~60  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[8]~44_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[8]~67_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~60 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~63_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~64 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~63 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~63 .lut_mask = 64'h0000058D000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Equal2~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Equal2~0_combout  = ( !\processor_without_memory|datapath|ALU|Add1~71_sumout  & ( !\processor_without_memory|datapath|ALU|Add1~67_sumout  & ( (!\processor_without_memory|datapath|ALU|Add1~59_sumout  & 
// (!\processor_without_memory|datapath|ALU|Add1~55_sumout  & !\processor_without_memory|datapath|ALU|Add1~63_sumout )) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add1~59_sumout ),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Add1~55_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~63_sumout ),
	.datae(!\processor_without_memory|datapath|ALU|Add1~71_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~67_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Equal2~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Equal2~0 .lut_mask = 64'hA000000000000000;
defparam \processor_without_memory|datapath|ALU|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Equal2~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Equal2~1_combout  = ( !\processor_without_memory|datapath|ALU|Add1~99_sumout  & ( !\processor_without_memory|datapath|ALU|Add1~103_sumout  & ( (!\processor_without_memory|datapath|ALU|Add1~111_sumout  & 
// (!\processor_without_memory|datapath|ALU|Add1~91_sumout  & (\processor_without_memory|datapath|ALU|Equal2~0_combout  & !\processor_without_memory|datapath|ALU|Add1~107_sumout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add1~111_sumout ),
	.datab(!\processor_without_memory|datapath|ALU|Add1~91_sumout ),
	.datac(!\processor_without_memory|datapath|ALU|Equal2~0_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~107_sumout ),
	.datae(!\processor_without_memory|datapath|ALU|Add1~99_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~103_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Equal2~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Equal2~1 .lut_mask = 64'h0800000000000000;
defparam \processor_without_memory|datapath|ALU|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Equal2~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Equal2~2_combout  = ( !\processor_without_memory|datapath|ALU|Add1~143_sumout  & ( \processor_without_memory|datapath|ALU|Equal2~1_combout  & ( (!\processor_without_memory|datapath|ALU|Add1~151_sumout  & 
// (!\processor_without_memory|datapath|ALU|Add1~131_sumout  & (!\processor_without_memory|datapath|ALU|Add1~139_sumout  & !\processor_without_memory|datapath|ALU|Add1~147_sumout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add1~151_sumout ),
	.datab(!\processor_without_memory|datapath|ALU|Add1~131_sumout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~139_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~147_sumout ),
	.datae(!\processor_without_memory|datapath|ALU|Add1~143_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Equal2~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Equal2~2 .lut_mask = 64'h0000000080000000;
defparam \processor_without_memory|datapath|ALU|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \processor_without_memory|PCSrc (
// Equation(s):
// \processor_without_memory|PCSrc~combout  = ( \processor_without_memory|datapath|ALU|Equal2~5_combout  & ( \processor_without_memory|datapath|ALU|Equal2~2_combout  & ( ((\processor_without_memory|PCSrc~0_combout  & 
// (!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  $ (\processor_without_memory|datapath|ALU|Add1~155_sumout )))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Equal2~5_combout  & ( \processor_without_memory|datapath|ALU|Equal2~2_combout  & ( ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & \processor_without_memory|PCSrc~0_combout )) 
// # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \processor_without_memory|datapath|ALU|Equal2~5_combout  & ( !\processor_without_memory|datapath|ALU|Equal2~2_combout  & ( 
// ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & \processor_without_memory|PCSrc~0_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Equal2~5_combout  & ( !\processor_without_memory|datapath|ALU|Equal2~2_combout  & ( ((\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & \processor_without_memory|PCSrc~0_combout )) 
// # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|PCSrc~0_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~155_sumout ),
	.datae(!\processor_without_memory|datapath|ALU|Equal2~5_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|PCSrc~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|PCSrc .extended_lut = "off";
defparam \processor_without_memory|PCSrc .lut_mask = 64'h5757575757575D57;
defparam \processor_without_memory|PCSrc .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N55
dffeas \processor_without_memory|datapath|flipflop|q[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[8]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~25_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N0
cyclonev_lcell_comb \processor_without_memory|datapath|Result[8]~66 (
// Equation(s):
// \processor_without_memory|datapath|Result[8]~66_combout  = ( \processor_without_memory|datapath|Result[8]~65_combout  & ( \processor_without_memory|datapath|adder_0|Add0~25_sumout  & ( ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]) # (\processor_without_memory|datapath|Result[8]~64_combout )))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|Result[8]~65_combout  & ( \processor_without_memory|datapath|adder_0|Add0~25_sumout  & ( ((\processor_without_memory|datapath|Result[8]~64_combout  & (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// \processor_without_memory|controller|opdecoder|Decoder0~3_combout ))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \processor_without_memory|datapath|Result[8]~65_combout  & ( 
// !\processor_without_memory|datapath|adder_0|Add0~25_sumout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]) # (\processor_without_memory|datapath|Result[8]~64_combout )))) ) ) ) # ( !\processor_without_memory|datapath|Result[8]~65_combout  & ( 
// !\processor_without_memory|datapath|adder_0|Add0~25_sumout  & ( (\processor_without_memory|datapath|Result[8]~64_combout  & (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|Result[8]~64_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datae(!\processor_without_memory|datapath|Result[8]~65_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[8]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[8]~66 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[8]~66 .lut_mask = 64'h001000D00F1F0FDF;
defparam \processor_without_memory|datapath|Result[8]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N33
cyclonev_lcell_comb \processor_without_memory|datapath|Result[8]~67 (
// Equation(s):
// \processor_without_memory|datapath|Result[8]~67_combout  = ( \processor_without_memory|datapath|Result[8]~66_combout  & ( \processor_without_memory|datapath|ALU|Mux23~0_combout  ) ) # ( !\processor_without_memory|datapath|Result[8]~66_combout  & ( 
// \processor_without_memory|datapath|ALU|Mux23~0_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|datapath|Result[8]~35_combout ) ) ) ) # ( \processor_without_memory|datapath|Result[8]~66_combout  & 
// ( !\processor_without_memory|datapath|ALU|Mux23~0_combout  ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|Result[8]~66_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[8]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[8]~67 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[8]~67 .lut_mask = 64'h0000FFFF0A0AFFFF;
defparam \processor_without_memory|datapath|Result[8]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N12
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[8]~44 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[8]~44_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[8]~67_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[8]~67_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[8]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[8]~44 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[8]~44 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[8]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~67 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~67_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[9]~38_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[9]~71_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~64  ))
// \processor_without_memory|datapath|ALU|Add1~68  = CARRY(( \processor_without_memory|datapath|register|read_data1[9]~38_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[9]~71_combout )) # (\processor_without_memory|datapath|register|Equal1~0_combout ))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add1~64  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[9]~38_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[9]~71_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~64 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~67_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~68 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~67 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~67 .lut_mask = 64'h0000038B000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N0
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[10]~29 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[10]~29_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[10]~11_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[10]~11_combout  & ( !\processor_without_memory|controller|opdecoder|WideOr1~1_combout  ) ) ) # ( 
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|register|read_data2[10]~11_combout  & ( \processor_without_memory|controller|opdecoder|WideOr1~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[10]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[10]~29 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[10]~29 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \processor_without_memory|datapath|SrcB[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~72 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~72_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[10]~43_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[10]~75_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~69  ))
// \processor_without_memory|datapath|ALU|Add0~73  = CARRY(( \processor_without_memory|datapath|register|read_data1[10]~43_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[10]~75_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~69  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[10]~43_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[10]~75_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~69 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~72_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~73 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~72 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~72 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux21~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux21~0_combout  = ( \processor_without_memory|datapath|SrcB[10]~29_combout  & ( \processor_without_memory|datapath|ALU|Add0~72_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) # ((\processor_without_memory|datapath|register|read_data1[10]~43_combout )))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (((\processor_without_memory|datapath|ALU|Add1~71_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ))) ) ) ) # ( !\processor_without_memory|datapath|SrcB[10]~29_combout  & ( \processor_without_memory|datapath|ALU|Add0~72_sumout  
// & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|ALU|Add1~71_sumout ))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\processor_without_memory|datapath|register|read_data1[10]~43_combout )))) ) ) ) # ( \processor_without_memory|datapath|SrcB[10]~29_combout  & ( !\processor_without_memory|datapath|ALU|Add0~72_sumout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|register|read_data1[10]~43_combout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (((\processor_without_memory|datapath|ALU|Add1~71_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ))) ) ) ) # ( 
// !\processor_without_memory|datapath|SrcB[10]~29_combout  & ( !\processor_without_memory|datapath|ALU|Add0~72_sumout  & ( (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  
// & ((\processor_without_memory|datapath|ALU|Add1~71_sumout ))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|register|read_data1[10]~43_combout )))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data1[10]~43_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~71_sumout ),
	.datae(!\processor_without_memory|datapath|SrcB[10]~29_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~72_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux21~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux21~0 .lut_mask = 64'h0145135789CD9BDF;
defparam \processor_without_memory|datapath|ALU|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N33
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux21~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux21~1_combout  = ( \processor_without_memory|datapath|ALU|Mux21~0_combout  & ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux21~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux21~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processor_without_memory|datapath|ALU|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[9]~10_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[9]~10_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[9]~10_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111193777353D737B11";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[9]~10_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[9]~69 (
// Equation(s):
// \processor_without_memory|datapath|Result[9]~69_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & \memory_1|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[9]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[9]~69 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[9]~69 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \processor_without_memory|datapath|Result[9]~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[9]~10_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[9]~10_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[9]~10_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[9]~10_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N36
cyclonev_lcell_comb \processor_without_memory|datapath|Result[9]~68 (
// Equation(s):
// \processor_without_memory|datapath|Result[9]~68_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_1|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[9]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[9]~68 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[9]~68 .lut_mask = 64'h000F5353F0FF5353;
defparam \processor_without_memory|datapath|Result[9]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N36
cyclonev_lcell_comb \processor_without_memory|datapath|Result[9]~70 (
// Equation(s):
// \processor_without_memory|datapath|Result[9]~70_combout  = ( \processor_without_memory|datapath|Result[9]~68_combout  & ( \processor_without_memory|datapath|adder_0|Add0~29_sumout  & ( ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// ((\processor_without_memory|datapath|Result[9]~69_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|Result[9]~68_combout  & ( \processor_without_memory|datapath|adder_0|Add0~29_sumout  & ( ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & \processor_without_memory|datapath|Result[9]~69_combout ))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// \processor_without_memory|datapath|Result[9]~68_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~29_sumout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((\processor_without_memory|datapath|Result[9]~69_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// !\processor_without_memory|datapath|Result[9]~68_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~29_sumout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & \processor_without_memory|datapath|Result[9]~69_combout ))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datad(!\processor_without_memory|datapath|Result[9]~69_combout ),
	.datae(!\processor_without_memory|datapath|Result[9]~68_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[9]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[9]~70 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[9]~70 .lut_mask = 64'h0008040C333B373F;
defparam \processor_without_memory|datapath|Result[9]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N27
cyclonev_lcell_comb \processor_without_memory|datapath|Result[9]~71 (
// Equation(s):
// \processor_without_memory|datapath|Result[9]~71_combout  = ( \processor_without_memory|datapath|ALU|Mux22~0_combout  & ( ((!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|datapath|Result[8]~35_combout )) # 
// (\processor_without_memory|datapath|Result[9]~70_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux22~0_combout  & ( \processor_without_memory|datapath|Result[9]~70_combout  ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datad(!\processor_without_memory|datapath|Result[9]~70_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[9]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[9]~71 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[9]~71 .lut_mask = 64'h00FF00FF0AFF0AFF;
defparam \processor_without_memory|datapath|Result[9]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N57
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[9]~38 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[9]~38_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[9]~71_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[9]~71_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[9]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[9]~38 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[9]~38 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[9]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~40 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~40_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[2]~31_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[2]~43_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[2]~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~37  ))
// \processor_without_memory|datapath|ALU|Add0~41  = CARRY(( \processor_without_memory|datapath|register|read_data1[2]~31_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[2]~43_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[2]~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~37  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[2]~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[2]~31_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[2]~43_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~37 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~40_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~41 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~40 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~40 .lut_mask = 64'h0000FC74000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N39
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~44 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~44_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[3]~36_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[3]~47_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[3]~3_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~41  ))
// \processor_without_memory|datapath|ALU|Add0~45  = CARRY(( \processor_without_memory|datapath|register|read_data1[3]~36_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[3]~47_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[3]~3_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~41  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[3]~3_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[3]~36_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[3]~47_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~41 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~44_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~45 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~44 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~44 .lut_mask = 64'h0000FC74000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~48 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~48_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[4]~32_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[4]~51_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[4]~4_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~45  ))
// \processor_without_memory|datapath|ALU|Add0~49  = CARRY(( \processor_without_memory|datapath|register|read_data1[4]~32_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[4]~51_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[4]~4_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~45  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[4]~4_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[4]~32_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[4]~51_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~45 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~48_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~49 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~48 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~48 .lut_mask = 64'h0000FC74000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N45
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~52 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~52_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & 
// ((\processor_without_memory|datapath|Result[5]~55_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[5]~35_combout  ) + ( \processor_without_memory|datapath|ALU|Add0~49  ))
// \processor_without_memory|datapath|ALU|Add0~53  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[5]~55_combout 
// )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|register|read_data1[5]~35_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add0~49  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[5]~55_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[5]~35_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~49 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~52_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~53 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~52 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~52 .lut_mask = 64'h0000FF000000038B;
defparam \processor_without_memory|datapath|ALU|Add0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~56 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~56_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[6]~34_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[6]~59_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~53  ))
// \processor_without_memory|datapath|ALU|Add0~57  = CARRY(( \processor_without_memory|datapath|register|read_data1[6]~34_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[6]~59_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~53  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[6]~34_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[6]~59_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~53 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~56_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~57 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~56 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~56 .lut_mask = 64'h0000FC74000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N51
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~60 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~60_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[7]~33_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[7]~63_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~57  ))
// \processor_without_memory|datapath|ALU|Add0~61  = CARRY(( \processor_without_memory|datapath|register|read_data1[7]~33_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[7]~63_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~57  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[7]~33_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[7]~63_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~57 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~60_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~61 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~60 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~60 .lut_mask = 64'h0000FC74000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~64 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~64_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & 
// ((\processor_without_memory|datapath|Result[8]~67_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[8]~44_combout  ) + ( \processor_without_memory|datapath|ALU|Add0~61  ))
// \processor_without_memory|datapath|ALU|Add0~65  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[8]~67_combout 
// )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|register|read_data1[8]~44_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add0~61  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[8]~67_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[8]~44_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~61 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~64_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~65 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~64 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~64 .lut_mask = 64'h0000FF000000038B;
defparam \processor_without_memory|datapath|ALU|Add0~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~68 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~68_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[9]~38_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[9]~71_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~65  ))
// \processor_without_memory|datapath|ALU|Add0~69  = CARRY(( \processor_without_memory|datapath|register|read_data1[9]~38_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[9]~71_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~65  ))

	.dataa(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[9]~38_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[9]~71_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~65 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~68_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~69 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~68 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~68 .lut_mask = 64'h0000FC74000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N12
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux22~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux22~0_combout  = ( \processor_without_memory|datapath|ALU|Add0~68_sumout  & ( \processor_without_memory|datapath|register|read_data1[9]~38_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) # ((\processor_without_memory|datapath|SrcB[9]~8_combout )))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (((\processor_without_memory|datapath|ALU|Add1~67_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add0~68_sumout  & ( \processor_without_memory|datapath|register|read_data1[9]~38_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|SrcB[9]~8_combout )))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (((\processor_without_memory|datapath|ALU|Add1~67_sumout )) 
// # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ))) ) ) ) # ( \processor_without_memory|datapath|ALU|Add0~68_sumout  & ( !\processor_without_memory|datapath|register|read_data1[9]~38_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|ALU|Add1~67_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|SrcB[9]~8_combout 
// ))))) ) ) ) # ( !\processor_without_memory|datapath|ALU|Add0~68_sumout  & ( !\processor_without_memory|datapath|register|read_data1[9]~38_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|ALU|Add1~67_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|SrcB[9]~8_combout 
// ))))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~67_sumout ),
	.datad(!\processor_without_memory|datapath|SrcB[9]~8_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Add0~68_sumout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[9]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux22~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux22~0 .lut_mask = 64'h04158C9D15379DBF;
defparam \processor_without_memory|datapath|ALU|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux22~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux22~1_combout  = ( \processor_without_memory|datapath|ALU|Mux22~0_combout  & ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux22~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux22~1 .lut_mask = 64'h00000000FF00FF00;
defparam \processor_without_memory|datapath|ALU|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[28]~29_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[28]~29_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[28]~29_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[28]~29_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005505041511014131D15";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N39
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a28~portadataout  & 
// ((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|ram_block1a20~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h00350F35F035FF35;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ( !\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N3
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[8]~10 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[8]~10_combout  = ( \processor_without_memory|datapath|register|read_data2[8]~9_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ) # 
// ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) # (\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) ) ) # ( !\processor_without_memory|datapath|register|read_data2[8]~9_combout  & 
// ( (\processor_without_memory|controller|opdecoder|WideOr1~0_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[8]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[8]~10 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[8]~10 .lut_mask = 64'h00110011EEFFEEFF;
defparam \processor_without_memory|datapath|SrcB[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux23~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux23~0_combout  = ( \processor_without_memory|datapath|ALU|Add1~63_sumout  & ( \processor_without_memory|datapath|ALU|Add0~64_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) # 
// ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|SrcB[8]~10_combout  & \processor_without_memory|datapath|register|read_data1[8]~44_combout )) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|register|read_data1[8]~44_combout ) # (\processor_without_memory|datapath|SrcB[8]~10_combout )))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add1~63_sumout  & ( \processor_without_memory|datapath|ALU|Add0~64_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) 
// # ((\processor_without_memory|datapath|SrcB[8]~10_combout  & \processor_without_memory|datapath|register|read_data1[8]~44_combout )))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|register|read_data1[8]~44_combout ) # (\processor_without_memory|datapath|SrcB[8]~10_combout )))) ) ) ) # ( 
// \processor_without_memory|datapath|ALU|Add1~63_sumout  & ( !\processor_without_memory|datapath|ALU|Add0~64_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\processor_without_memory|datapath|SrcB[8]~10_combout  & \processor_without_memory|datapath|register|read_data1[8]~44_combout ))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) # ((\processor_without_memory|datapath|register|read_data1[8]~44_combout ) # (\processor_without_memory|datapath|SrcB[8]~10_combout )))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add1~63_sumout  & ( !\processor_without_memory|datapath|ALU|Add0~64_sumout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (\processor_without_memory|datapath|SrcB[8]~10_combout  & \processor_without_memory|datapath|register|read_data1[8]~44_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// ((\processor_without_memory|datapath|register|read_data1[8]~44_combout ) # (\processor_without_memory|datapath|SrcB[8]~10_combout ))))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|SrcB[8]~10_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[8]~44_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Add1~63_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~64_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux23~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux23~0 .lut_mask = 64'h01134557899BCDDF;
defparam \processor_without_memory|datapath|ALU|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N21
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux23~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux23~1_combout  = ( \processor_without_memory|datapath|ALU|Mux23~0_combout  & ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux23~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux23~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processor_without_memory|datapath|ALU|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[7]~8_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[7]~8_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[7]~8_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[7]~8_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024051023121022332B50";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N48
cyclonev_lcell_comb \processor_without_memory|datapath|Result[7]~61 (
// Equation(s):
// \processor_without_memory|datapath|Result[7]~61_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[7]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[7]~61 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[7]~61 .lut_mask = 64'h00FF55550F0F3333;
defparam \processor_without_memory|datapath|Result[7]~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[7]~8_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[7]~8_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[7]~8_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[7]~8_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N51
cyclonev_lcell_comb \processor_without_memory|datapath|Result[7]~60 (
// Equation(s):
// \processor_without_memory|datapath|Result[7]~60_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & \memory_0|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ) ) ) ) # ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 )) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[7]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[7]~60 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[7]~60 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \processor_without_memory|datapath|Result[7]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N54
cyclonev_lcell_comb \processor_without_memory|datapath|Result[7]~62 (
// Equation(s):
// \processor_without_memory|datapath|Result[7]~62_combout  = ( \processor_without_memory|datapath|Result[7]~60_combout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (((\memory_3|altsyncram_component|auto_generated|address_reg_b 
// [2]) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout )) # (\processor_without_memory|datapath|Result[7]~61_combout ))) ) ) # ( !\processor_without_memory|datapath|Result[7]~60_combout  & ( 
// (\processor_without_memory|datapath|Result[7]~61_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [2]))) ) )

	.dataa(!\processor_without_memory|datapath|Result[7]~61_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[7]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[7]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[7]~62 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[7]~62 .lut_mask = 64'h1000100013331333;
defparam \processor_without_memory|datapath|Result[7]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N36
cyclonev_lcell_comb \processor_without_memory|datapath|Result[7]~63 (
// Equation(s):
// \processor_without_memory|datapath|Result[7]~63_combout  = ( \processor_without_memory|datapath|adder_0|Add0~21_sumout  & ( \processor_without_memory|datapath|ALU|Mux24~0_combout  & ( (((!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// !\processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # (\processor_without_memory|datapath|Result[7]~62_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|adder_0|Add0~21_sumout  & ( \processor_without_memory|datapath|ALU|Mux24~0_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (((!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & !\processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # (\processor_without_memory|datapath|Result[7]~62_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|adder_0|Add0~21_sumout  & ( !\processor_without_memory|datapath|ALU|Mux24~0_combout  & ( (\processor_without_memory|datapath|Result[7]~62_combout ) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) 
// ) ) # ( !\processor_without_memory|datapath|adder_0|Add0~21_sumout  & ( !\processor_without_memory|datapath|ALU|Mux24~0_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// \processor_without_memory|datapath|Result[7]~62_combout ) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\processor_without_memory|datapath|Result[7]~62_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datae(!\processor_without_memory|datapath|adder_0|Add0~21_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[7]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[7]~63 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[7]~63 .lut_mask = 64'h22227777A222F777;
defparam \processor_without_memory|datapath|Result[7]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N36
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[7]~33 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[7]~33_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[7]~63_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[7]~63_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[7]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[7]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[7]~33 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[7]~33 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[7]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux24~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux24~0_combout  = ( \processor_without_memory|datapath|SrcB[7]~4_combout  & ( \processor_without_memory|datapath|ALU|Add0~60_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) # ((\processor_without_memory|datapath|ALU|Add1~59_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (((\processor_without_memory|datapath|register|read_data1[7]~33_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) ) # ( !\processor_without_memory|datapath|SrcB[7]~4_combout  & ( 
// \processor_without_memory|datapath|ALU|Add0~60_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) # ((\processor_without_memory|datapath|ALU|Add1~59_sumout 
// )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|register|read_data1[7]~33_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|SrcB[7]~4_combout  & ( !\processor_without_memory|datapath|ALU|Add0~60_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// ((\processor_without_memory|datapath|ALU|Add1~59_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|register|read_data1[7]~33_combout )) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) ) # ( !\processor_without_memory|datapath|SrcB[7]~4_combout  & ( !\processor_without_memory|datapath|ALU|Add0~60_sumout  & ( 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|ALU|Add1~59_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|register|read_data1[7]~33_combout )))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data1[7]~33_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~59_sumout ),
	.datae(!\processor_without_memory|datapath|SrcB[7]~4_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~60_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux24~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux24~0 .lut_mask = 64'h0123153789AB9DBF;
defparam \processor_without_memory|datapath|ALU|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux24~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux24~1_combout  = ( \processor_without_memory|datapath|ALU|Mux24~0_combout  & ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux24~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux24~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processor_without_memory|datapath|ALU|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[27]~28_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[27]~28_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[27]~28_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[27]~28_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N45
cyclonev_lcell_comb \processor_without_memory|datapath|Result[27]~140 (
// Equation(s):
// \processor_without_memory|datapath|Result[27]~140_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (\memory_3|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 )) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[27]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[27]~140 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[27]~140 .lut_mask = 64'h33553355000FFF0F;
defparam \processor_without_memory|datapath|Result[27]~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N42
cyclonev_lcell_comb \processor_without_memory|datapath|Result[27]~141 (
// Equation(s):
// \processor_without_memory|datapath|Result[27]~141_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 )) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (\memory_3|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[27]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[27]~141 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[27]~141 .lut_mask = 64'h0F000FFF33553355;
defparam \processor_without_memory|datapath|Result[27]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N42
cyclonev_lcell_comb \processor_without_memory|datapath|Result[27]~142 (
// Equation(s):
// \processor_without_memory|datapath|Result[27]~142_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( \processor_without_memory|datapath|adder_0|Add0~101_sumout  & ( ((\processor_without_memory|datapath|Result[27]~140_combout  
// & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \processor_without_memory|datapath|adder_0|Add0~101_sumout  & ( ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & \processor_without_memory|datapath|Result[27]~141_combout )) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~101_sumout  & ( 
// (\processor_without_memory|datapath|Result[27]~140_combout  & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~101_sumout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & \processor_without_memory|datapath|Result[27]~141_combout )) ) ) )

	.dataa(!\processor_without_memory|datapath|Result[27]~140_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datad(!\processor_without_memory|datapath|Result[27]~141_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[27]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[27]~142 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[27]~142 .lut_mask = 64'h000C0404333F3737;
defparam \processor_without_memory|datapath|Result[27]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N18
cyclonev_lcell_comb \processor_without_memory|datapath|Result[27]~143 (
// Equation(s):
// \processor_without_memory|datapath|Result[27]~143_combout  = ( \processor_without_memory|datapath|Result[27]~142_combout  ) # ( !\processor_without_memory|datapath|Result[27]~142_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// ((!\processor_without_memory|datapath|ALU|Mux4~2_combout ) # ((\processor_without_memory|datapath|ALU|Mux10~1_combout  & \processor_without_memory|datapath|ALU|Add0~140_sumout )))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux4~2_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~140_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[27]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[27]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[27]~143 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[27]~143 .lut_mask = 64'h30313031FFFFFFFF;
defparam \processor_without_memory|datapath|Result[27]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N18
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux3~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux3~0_combout  = ( \processor_without_memory|datapath|SrcB[28]~23_combout  & ( \processor_without_memory|datapath|register|read_data1[28]~53_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( !\processor_without_memory|datapath|SrcB[28]~23_combout  & ( 
// \processor_without_memory|datapath|register|read_data1[28]~53_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// \processor_without_memory|controller|ALUdecoder|Mux2~0_combout )) ) ) ) # ( \processor_without_memory|datapath|SrcB[28]~23_combout  & ( !\processor_without_memory|datapath|register|read_data1[28]~53_combout  & ( 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|controller|ALUdecoder|Mux2~0_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|SrcB[28]~23_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[28]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux3~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux3~0 .lut_mask = 64'h0000040404040C0C;
defparam \processor_without_memory|datapath|ALU|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N21
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux3~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux3~2_combout  = ( !\processor_without_memory|datapath|ALU|Mux3~0_combout  & ( (!\processor_without_memory|datapath|ALU|Mux10~0_combout ) # (!\processor_without_memory|datapath|ALU|Add1~143_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~143_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux3~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux3~2 .lut_mask = 64'hFFF0FFF000000000;
defparam \processor_without_memory|datapath|ALU|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~144 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~144_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & 
// ((\processor_without_memory|datapath|Result[28]~147_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[28]~53_combout  ) + ( \processor_without_memory|datapath|ALU|Add0~141  ))
// \processor_without_memory|datapath|ALU|Add0~145  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[28]~147_combout 
// )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|register|read_data1[28]~53_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add0~141  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[28]~147_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[28]~53_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~141 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~144_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~145 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~144 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~144 .lut_mask = 64'h0000FF000000058D;
defparam \processor_without_memory|datapath|ALU|Add0~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N0
cyclonev_lcell_comb \processor_without_memory|datapath|Result[28]~145 (
// Equation(s):
// \processor_without_memory|datapath|Result[28]~145_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[28]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[28]~145 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[28]~145 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \processor_without_memory|datapath|Result[28]~145 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[28]~29_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[28]~29_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[28]~29_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[28]~29_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N36
cyclonev_lcell_comb \processor_without_memory|datapath|Result[28]~144 (
// Equation(s):
// \processor_without_memory|datapath|Result[28]~144_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[28]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[28]~144 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[28]~144 .lut_mask = 64'h0F0F5555333300FF;
defparam \processor_without_memory|datapath|Result[28]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[28]~146 (
// Equation(s):
// \processor_without_memory|datapath|Result[28]~146_combout  = ( \processor_without_memory|datapath|adder_0|Add0~105_sumout  & ( \processor_without_memory|datapath|Result[28]~144_combout  & ( 
// ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((\processor_without_memory|datapath|Result[28]~145_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\processor_without_memory|datapath|adder_0|Add0~105_sumout  & ( \processor_without_memory|datapath|Result[28]~144_combout  & ( 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ((\processor_without_memory|datapath|Result[28]~145_combout ) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])))) ) ) ) # ( \processor_without_memory|datapath|adder_0|Add0~105_sumout  & ( !\processor_without_memory|datapath|Result[28]~144_combout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & \processor_without_memory|datapath|Result[28]~145_combout ))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\processor_without_memory|datapath|adder_0|Add0~105_sumout  & ( !\processor_without_memory|datapath|Result[28]~144_combout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// \processor_without_memory|datapath|Result[28]~145_combout ))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[28]~145_combout ),
	.datae(!\processor_without_memory|datapath|adder_0|Add0~105_sumout ),
	.dataf(!\processor_without_memory|datapath|Result[28]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[28]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[28]~146 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[28]~146 .lut_mask = 64'h00200F2F10301F3F;
defparam \processor_without_memory|datapath|Result[28]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N18
cyclonev_lcell_comb \processor_without_memory|datapath|Result[28]~147 (
// Equation(s):
// \processor_without_memory|datapath|Result[28]~147_combout  = ( \processor_without_memory|datapath|Result[28]~146_combout  ) # ( !\processor_without_memory|datapath|Result[28]~146_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// ((!\processor_without_memory|datapath|ALU|Mux3~2_combout ) # ((\processor_without_memory|datapath|ALU|Mux10~1_combout  & \processor_without_memory|datapath|ALU|Add0~144_sumout )))) ) )

	.dataa(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux3~2_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~144_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[28]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[28]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[28]~147 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[28]~147 .lut_mask = 64'h50515051FFFFFFFF;
defparam \processor_without_memory|datapath|Result[28]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N51
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[29]~25 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[29]~25_combout  = ( \processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ( \processor_without_memory|datapath|register|read_data2[29]~30_combout  & ( 
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  ) ) ) # ( !\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ( \processor_without_memory|datapath|register|read_data2[29]~30_combout  ) ) # ( 
// \processor_without_memory|controller|opdecoder|WideOr1~1_combout  & ( !\processor_without_memory|datapath|register|read_data2[29]~30_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[29]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[29]~25 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[29]~25 .lut_mask = 64'h00005555FFFF5555;
defparam \processor_without_memory|datapath|SrcB[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux2~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux2~0_combout  = ( \processor_without_memory|datapath|register|read_data1[29]~59_combout  & ( \processor_without_memory|datapath|SrcB[29]~25_combout  & ( 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[29]~59_combout  & ( 
// \processor_without_memory|datapath|SrcB[29]~25_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// \processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) ) # ( \processor_without_memory|datapath|register|read_data1[29]~59_combout  & ( !\processor_without_memory|datapath|SrcB[29]~25_combout  & ( 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|register|read_data1[29]~59_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[29]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux2~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux2~0 .lut_mask = 64'h0000040404044444;
defparam \processor_without_memory|datapath|ALU|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N27
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux2~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux2~2_combout  = ( \processor_without_memory|datapath|ALU|Add1~147_sumout  & ( (!\processor_without_memory|datapath|ALU|Mux10~0_combout  & !\processor_without_memory|datapath|ALU|Mux2~0_combout ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add1~147_sumout  & ( !\processor_without_memory|datapath|ALU|Mux2~0_combout  ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|ALU|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~147_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux2~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux2~2 .lut_mask = 64'hFF00FF00CC00CC00;
defparam \processor_without_memory|datapath|ALU|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[29]~30_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[29]~30_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[29]~30_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[29]~30_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N42
cyclonev_lcell_comb \processor_without_memory|datapath|Result[29]~148 (
// Equation(s):
// \processor_without_memory|datapath|Result[29]~148_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_3|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_3|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[29]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[29]~148 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[29]~148 .lut_mask = 64'h404370734C4F7C7F;
defparam \processor_without_memory|datapath|Result[29]~148 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[29]~30_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[29]~30_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q[4]~DUPLICATE_q ,\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[29]~30_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000571011275170135137C00";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q[4]~DUPLICATE_q ,\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[29]~30_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N57
cyclonev_lcell_comb \processor_without_memory|datapath|Result[29]~149 (
// Equation(s):
// \processor_without_memory|datapath|Result[29]~149_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_3|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 )) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_3|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[29]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[29]~149 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[29]~149 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \processor_without_memory|datapath|Result[29]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N6
cyclonev_lcell_comb \processor_without_memory|datapath|Result[29]~150 (
// Equation(s):
// \processor_without_memory|datapath|Result[29]~150_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( \processor_without_memory|datapath|adder_0|Add0~109_sumout  & ( ((\processor_without_memory|datapath|Result[29]~148_combout  
// & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \processor_without_memory|datapath|adder_0|Add0~109_sumout  & ( ((\processor_without_memory|datapath|Result[29]~149_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~109_sumout  & ( 
// (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|datapath|Result[29]~148_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~109_sumout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (\processor_without_memory|datapath|Result[29]~149_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\processor_without_memory|datapath|Result[29]~148_combout ),
	.datac(!\processor_without_memory|datapath|Result[29]~149_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[29]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[29]~150 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[29]~150 .lut_mask = 64'h000A0022555F5577;
defparam \processor_without_memory|datapath|Result[29]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N36
cyclonev_lcell_comb \processor_without_memory|datapath|Result[29]~151 (
// Equation(s):
// \processor_without_memory|datapath|Result[29]~151_combout  = ( \processor_without_memory|datapath|Result[29]~150_combout  ) # ( !\processor_without_memory|datapath|Result[29]~150_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// ((!\processor_without_memory|datapath|ALU|Mux2~2_combout ) # ((\processor_without_memory|datapath|ALU|Add0~148_sumout  & \processor_without_memory|datapath|ALU|Mux10~1_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add0~148_sumout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datac(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux2~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[29]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[29]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[29]~151 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[29]~151 .lut_mask = 64'h0F010F01FFFFFFFF;
defparam \processor_without_memory|datapath|Result[29]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N24
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[29]~30 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[29]~30_combout  = ( !\processor_without_memory|datapath|register|Equal1~0_combout  & ( \processor_without_memory|datapath|Result[29]~151_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.dataf(!\processor_without_memory|datapath|Result[29]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[29]~30 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[29]~30 .lut_mask = 64'h00000000FFFF0000;
defparam \processor_without_memory|datapath|register|read_data2[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N48
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory_3|altsyncram_component|auto_generated|ram_block1a21~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|ram_block1a21~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N21
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  & ( 
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  ) ) # ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ( !\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N33
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~76 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~76_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[11]~41_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[11]~79_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|Mux0~1_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~73  ))
// \processor_without_memory|datapath|ALU|Add0~77  = CARRY(( \processor_without_memory|datapath|register|read_data1[11]~41_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[11]~79_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|Mux0~1_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~73  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|Mux0~1_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[11]~41_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[11]~79_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~73 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~76_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~77 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~76 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~76 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N36
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~80 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~80_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[12]~42_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[12]~83_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[12]~5_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~77  ))
// \processor_without_memory|datapath|ALU|Add0~81  = CARRY(( \processor_without_memory|datapath|register|read_data1[12]~42_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[12]~83_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[12]~5_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~77  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[12]~5_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[12]~42_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[12]~83_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~77 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~80_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~81 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~80 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~80 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux19~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux19~0_combout  = ( \processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( \processor_without_memory|datapath|ALU|Add1~79_sumout  & ( 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|ALU|Add0~80_sumout ))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|SrcB[12]~13_combout 
// ))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( \processor_without_memory|datapath|ALU|Add1~79_sumout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|ALU|Add0~80_sumout ) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|SrcB[12]~13_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( !\processor_without_memory|datapath|ALU|Add1~79_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & \processor_without_memory|datapath|ALU|Add0~80_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (((\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) # (\processor_without_memory|datapath|SrcB[12]~13_combout ))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[12]~42_combout  & ( 
// !\processor_without_memory|datapath|ALU|Add1~79_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & \processor_without_memory|datapath|ALU|Add0~80_sumout 
// )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|SrcB[12]~13_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|datapath|SrcB[12]~13_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~80_sumout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[12]~42_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~79_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux19~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux19~0 .lut_mask = 64'h01A115B50BAB1FBF;
defparam \processor_without_memory|datapath|ALU|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[12]~13_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[12]~13_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005505041511014131D15";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[12]~13_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[12]~13_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N30
cyclonev_lcell_comb \processor_without_memory|datapath|Result[12]~81 (
// Equation(s):
// \processor_without_memory|datapath|Result[12]~81_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[12]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[12]~81 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[12]~81 .lut_mask = 64'h333300FF0F0F5555;
defparam \processor_without_memory|datapath|Result[12]~81 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[12]~13_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[12]~13_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[12]~13_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[12]~13_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N39
cyclonev_lcell_comb \processor_without_memory|datapath|Result[12]~80 (
// Equation(s):
// \processor_without_memory|datapath|Result[12]~80_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( \memory_1|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  & 
// ((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_1|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) # (\memory_1|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[12]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[12]~80 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[12]~80 .lut_mask = 64'h00350F35F035FF35;
defparam \processor_without_memory|datapath|Result[12]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[12]~82 (
// Equation(s):
// \processor_without_memory|datapath|Result[12]~82_combout  = ( \processor_without_memory|datapath|Result[12]~80_combout  & ( \processor_without_memory|datapath|adder_0|Add0~41_sumout  & ( ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  
// & ((\processor_without_memory|datapath|Result[12]~81_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|Result[12]~80_combout  & ( \processor_without_memory|datapath|adder_0|Add0~41_sumout  & ( ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[12]~81_combout  & 
// \processor_without_memory|controller|opdecoder|Decoder0~3_combout ))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \processor_without_memory|datapath|Result[12]~80_combout  & ( 
// !\processor_without_memory|datapath|adder_0|Add0~41_sumout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// ((\processor_without_memory|datapath|Result[12]~81_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])))) ) ) ) # ( !\processor_without_memory|datapath|Result[12]~80_combout  & ( 
// !\processor_without_memory|datapath|adder_0|Add0~41_sumout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (\processor_without_memory|datapath|Result[12]~81_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout ))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datac(!\processor_without_memory|datapath|Result[12]~81_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datae(!\processor_without_memory|datapath|Result[12]~80_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[12]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[12]~82 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[12]~82 .lut_mask = 64'h0008004C333B337F;
defparam \processor_without_memory|datapath|Result[12]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N9
cyclonev_lcell_comb \processor_without_memory|datapath|Result[12]~83 (
// Equation(s):
// \processor_without_memory|datapath|Result[12]~83_combout  = ( \processor_without_memory|datapath|Result[12]~82_combout  ) # ( !\processor_without_memory|datapath|Result[12]~82_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// (\processor_without_memory|datapath|ALU|Mux19~0_combout  & !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux19~0_combout ),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[12]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[12]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[12]~83 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[12]~83 .lut_mask = 64'h03000300FFFFFFFF;
defparam \processor_without_memory|datapath|Result[12]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N24
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[12]~42 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[12]~42_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[12]~83_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[12]~83_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[12]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[12]~42 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[12]~42 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[12]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N39
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~84 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~84_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[13]~40_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[13]~87_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[13]~6_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~81  ))
// \processor_without_memory|datapath|ALU|Add0~85  = CARRY(( \processor_without_memory|datapath|register|read_data1[13]~40_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[13]~87_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[13]~6_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~81  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[13]~6_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[13]~40_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[13]~87_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~81 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~84_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~85 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~84 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~84 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~88 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~88_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[14]~39_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[14]~91_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[14]~7_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~85  ))
// \processor_without_memory|datapath|ALU|Add0~89  = CARRY(( \processor_without_memory|datapath|register|read_data1[14]~39_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[14]~91_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[14]~7_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~85  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[14]~7_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[14]~39_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[14]~91_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~85 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~88_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~89 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~88 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~88 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux17~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux17~1_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|ALU|Add0~88_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|SrcB[14]~11_combout 
//  & (\processor_without_memory|datapath|register|read_data1[14]~39_combout ))))) ) ) # ( \processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|ALU|Add1~87_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (((\processor_without_memory|datapath|register|read_data1[14]~39_combout )) # (\processor_without_memory|datapath|SrcB[14]~11_combout ))))) ) )

	.dataa(!\processor_without_memory|datapath|SrcB[14]~11_combout ),
	.datab(!\processor_without_memory|datapath|register|read_data1[14]~39_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~87_sumout ),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datae(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.dataf(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datag(!\processor_without_memory|datapath|ALU|Add0~88_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux17~1 .extended_lut = "on";
defparam \processor_without_memory|datapath|ALU|Mux17~1 .lut_mask = 64'h0F110F7700000000;
defparam \processor_without_memory|datapath|ALU|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y17_N26
dffeas \memory_3|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|ALU|Mux17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \memory_3|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[26]~27_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[26]~27_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[26]~27_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[26]~27_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012880000200000800";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N27
cyclonev_lcell_comb \processor_without_memory|datapath|Result[26]~137 (
// Equation(s):
// \processor_without_memory|datapath|Result[26]~137_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 )) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_3|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[26]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[26]~137 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[26]~137 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \processor_without_memory|datapath|Result[26]~137 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[26]~27_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[26]~27_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[26]~27_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[26]~27_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N30
cyclonev_lcell_comb \processor_without_memory|datapath|Result[26]~136 (
// Equation(s):
// \processor_without_memory|datapath|Result[26]~136_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[26]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[26]~136 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[26]~136 .lut_mask = 64'h048C26AE159D37BF;
defparam \processor_without_memory|datapath|Result[26]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[26]~138 (
// Equation(s):
// \processor_without_memory|datapath|Result[26]~138_combout  = ( \processor_without_memory|datapath|Result[26]~136_combout  & ( \processor_without_memory|datapath|adder_0|Add0~97_sumout  & ( 
// ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((\processor_without_memory|datapath|Result[26]~137_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\processor_without_memory|datapath|Result[26]~136_combout  & ( \processor_without_memory|datapath|adder_0|Add0~97_sumout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & \processor_without_memory|datapath|Result[26]~137_combout ))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \processor_without_memory|datapath|Result[26]~136_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~97_sumout  & ( 
// (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((\processor_without_memory|datapath|Result[26]~137_combout ) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])))) ) ) ) # ( !\processor_without_memory|datapath|Result[26]~136_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~97_sumout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// \processor_without_memory|datapath|Result[26]~137_combout ))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datad(!\processor_without_memory|datapath|Result[26]~137_combout ),
	.datae(!\processor_without_memory|datapath|Result[26]~136_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[26]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[26]~138 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[26]~138 .lut_mask = 64'h0008040C333B373F;
defparam \processor_without_memory|datapath|Result[26]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N0
cyclonev_lcell_comb \processor_without_memory|datapath|Result[26]~139 (
// Equation(s):
// \processor_without_memory|datapath|Result[26]~139_combout  = ( \processor_without_memory|datapath|Result[26]~138_combout  ) # ( !\processor_without_memory|datapath|Result[26]~138_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// ((!\processor_without_memory|datapath|ALU|Mux5~2_combout ) # ((\processor_without_memory|datapath|ALU|Mux10~1_combout  & \processor_without_memory|datapath|ALU|Add0~136_sumout )))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux5~2_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~136_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[26]~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[26]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[26]~139 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[26]~139 .lut_mask = 64'h30313031FFFFFFFF;
defparam \processor_without_memory|datapath|Result[26]~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N24
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[26]~27 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[26]~27_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[26]~139_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[26]~139_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[26]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[26]~27 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[26]~27 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N12
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a26~portadataout  & 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & \memory_3|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N6
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h33330F0F33330F0F;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux25~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux25~0_combout  = ( \processor_without_memory|datapath|register|read_data1[6]~34_combout  & ( \processor_without_memory|datapath|SrcB[6]~5_combout  & ( 
// ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~56_sumout ))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~55_sumout 
// ))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[6]~34_combout  & ( \processor_without_memory|datapath|SrcB[6]~5_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~56_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~55_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) ) # ( \processor_without_memory|datapath|register|read_data1[6]~34_combout  & ( !\processor_without_memory|datapath|SrcB[6]~5_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~56_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~55_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[6]~34_combout  & ( !\processor_without_memory|datapath|SrcB[6]~5_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~56_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~55_sumout )))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~55_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~56_sumout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[6]~34_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[6]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux25~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux25~0 .lut_mask = 64'h028A139B139B57DF;
defparam \processor_without_memory|datapath|ALU|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux25~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux25~1_combout  = ( \processor_without_memory|datapath|ALU|Mux25~0_combout  & ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux25~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux25~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processor_without_memory|datapath|ALU|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[21]~22_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[21]~22_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[21]~22_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[21]~22_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000571011275170135137C00";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[21]~117 (
// Equation(s):
// \processor_without_memory|datapath|Result[21]~117_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_2|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_2|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( (\memory_2|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[21]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[21]~117 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[21]~117 .lut_mask = 64'h0303505FF3F3505F;
defparam \processor_without_memory|datapath|Result[21]~117 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[21]~22_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[21]~22_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[21]~22_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[21]~22_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N15
cyclonev_lcell_comb \processor_without_memory|datapath|Result[21]~116 (
// Equation(s):
// \processor_without_memory|datapath|Result[21]~116_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[21]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[21]~116 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[21]~116 .lut_mask = 64'h0305F30503F5F3F5;
defparam \processor_without_memory|datapath|Result[21]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N30
cyclonev_lcell_comb \processor_without_memory|datapath|Result[21]~118 (
// Equation(s):
// \processor_without_memory|datapath|Result[21]~118_combout  = ( \processor_without_memory|datapath|adder_0|Add0~77_sumout  & ( \processor_without_memory|datapath|Result[21]~116_combout  & ( 
// ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b [2]) # (\processor_without_memory|datapath|Result[21]~117_combout )))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\processor_without_memory|datapath|adder_0|Add0~77_sumout  & ( \processor_without_memory|datapath|Result[21]~116_combout  & ( 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b [2]) # 
// (\processor_without_memory|datapath|Result[21]~117_combout )))) ) ) ) # ( \processor_without_memory|datapath|adder_0|Add0~77_sumout  & ( !\processor_without_memory|datapath|Result[21]~116_combout  & ( 
// ((\processor_without_memory|datapath|Result[21]~117_combout  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & \processor_without_memory|controller|opdecoder|Decoder0~3_combout ))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\processor_without_memory|datapath|adder_0|Add0~77_sumout  & ( !\processor_without_memory|datapath|Result[21]~116_combout  & ( 
// (\processor_without_memory|datapath|Result[21]~117_combout  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// !\processor_without_memory|controller|opdecoder|Decoder0~2_combout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|Result[21]~117_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datae(!\processor_without_memory|datapath|adder_0|Add0~77_sumout ),
	.dataf(!\processor_without_memory|datapath|Result[21]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[21]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[21]~118 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[21]~118 .lut_mask = 64'h040004FF070007FF;
defparam \processor_without_memory|datapath|Result[21]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N54
cyclonev_lcell_comb \processor_without_memory|datapath|Result[21]~119 (
// Equation(s):
// \processor_without_memory|datapath|Result[21]~119_combout  = ( \processor_without_memory|datapath|Result[21]~118_combout  ) # ( !\processor_without_memory|datapath|Result[21]~118_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// ((!\processor_without_memory|datapath|ALU|Mux10~4_combout ) # ((\processor_without_memory|datapath|ALU|Mux10~1_combout  & \processor_without_memory|datapath|ALU|Add0~116_sumout )))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux10~4_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~116_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[21]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[21]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[21]~119 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[21]~119 .lut_mask = 64'h30313031FFFFFFFF;
defparam \processor_without_memory|datapath|Result[21]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N0
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[21]~45 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[21]~45_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[21]~119_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[21]~119_combout  & ( (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[21]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[21]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[21]~45 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[21]~45 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[21]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N9
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add1~119 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add1~119_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[22]~58_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[22]~123_combout ) # (\processor_without_memory|datapath|register|Equal1~0_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) + ( \processor_without_memory|datapath|ALU|Add1~116  ))
// \processor_without_memory|datapath|ALU|Add1~120  = CARRY(( \processor_without_memory|datapath|register|read_data1[22]~58_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((!\processor_without_memory|datapath|Result[22]~123_combout ) # (\processor_without_memory|datapath|register|Equal1~0_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) ) + ( \processor_without_memory|datapath|ALU|Add1~116  ))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[22]~58_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[22]~123_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add1~116 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add1~119_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add1~120 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add1~119 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add1~119 .lut_mask = 64'h000005C5000000FF;
defparam \processor_without_memory|datapath|ALU|Add1~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N33
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux9~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux9~0_combout  = ( \processor_without_memory|datapath|SrcB[22]~22_combout  & ( \processor_without_memory|datapath|Result[22]~123_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ((!\processor_without_memory|datapath|register|Equal0~0_combout ) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )))) ) ) ) # ( 
// !\processor_without_memory|datapath|SrcB[22]~22_combout  & ( \processor_without_memory|datapath|Result[22]~123_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  
// & (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & !\processor_without_memory|datapath|register|Equal0~0_combout ))) ) ) ) # ( \processor_without_memory|datapath|SrcB[22]~22_combout  & ( 
// !\processor_without_memory|datapath|Result[22]~123_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datae(!\processor_without_memory|datapath|SrcB[22]~22_combout ),
	.dataf(!\processor_without_memory|datapath|Result[22]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux9~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux9~0 .lut_mask = 64'h0000101010005010;
defparam \processor_without_memory|datapath|ALU|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N21
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux9~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux9~2_combout  = ( !\processor_without_memory|datapath|ALU|Mux9~0_combout  & ( (!\processor_without_memory|datapath|ALU|Add1~119_sumout ) # (!\processor_without_memory|datapath|ALU|Mux10~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Add1~119_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux9~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux9~2 .lut_mask = 64'hFFF0FFF000000000;
defparam \processor_without_memory|datapath|ALU|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~120 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~120_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[22]~58_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[22]~123_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~117  ))
// \processor_without_memory|datapath|ALU|Add0~121  = CARRY(( \processor_without_memory|datapath|register|read_data1[22]~58_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[22]~123_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~117  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[22]~58_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[22]~123_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~117 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~120_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~121 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~120 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~120 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~120 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[22]~23_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[22]~23_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[22]~23_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[22]~23_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N48
cyclonev_lcell_comb \processor_without_memory|datapath|Result[22]~120 (
// Equation(s):
// \processor_without_memory|datapath|Result[22]~120_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) # (\memory_2|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) # (\memory_2|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory_2|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & 
// ((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_2|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[22]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[22]~120 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[22]~120 .lut_mask = 64'h0350035FF350F35F;
defparam \processor_without_memory|datapath|Result[22]~120 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[22]~23_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[22]~23_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[22]~23_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100014048400145462C44";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[22]~23_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \processor_without_memory|datapath|Result[22]~121 (
// Equation(s):
// \processor_without_memory|datapath|Result[22]~121_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_2|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_2|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_2|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_2|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[22]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[22]~121 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[22]~121 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \processor_without_memory|datapath|Result[22]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N30
cyclonev_lcell_comb \processor_without_memory|datapath|Result[22]~122 (
// Equation(s):
// \processor_without_memory|datapath|Result[22]~122_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( \processor_without_memory|datapath|adder_0|Add0~81_sumout  & ( ((\processor_without_memory|datapath|Result[22]~120_combout  
// & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \processor_without_memory|datapath|adder_0|Add0~81_sumout  & ( ((\processor_without_memory|datapath|Result[22]~121_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~81_sumout  & ( 
// (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|datapath|Result[22]~120_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~81_sumout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (\processor_without_memory|datapath|Result[22]~121_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\processor_without_memory|datapath|Result[22]~120_combout ),
	.datac(!\processor_without_memory|datapath|Result[22]~121_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[22]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[22]~122 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[22]~122 .lut_mask = 64'h000A0022555F5577;
defparam \processor_without_memory|datapath|Result[22]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N18
cyclonev_lcell_comb \processor_without_memory|datapath|Result[22]~123 (
// Equation(s):
// \processor_without_memory|datapath|Result[22]~123_combout  = ( \processor_without_memory|datapath|Result[22]~122_combout  ) # ( !\processor_without_memory|datapath|Result[22]~122_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// ((!\processor_without_memory|datapath|ALU|Mux9~2_combout ) # ((\processor_without_memory|datapath|ALU|Mux10~1_combout  & \processor_without_memory|datapath|ALU|Add0~120_sumout )))) ) )

	.dataa(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux9~2_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~120_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[22]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[22]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[22]~123 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[22]~123 .lut_mask = 64'h50515051FFFFFFFF;
defparam \processor_without_memory|datapath|Result[22]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N45
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[22]~58 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[22]~58_combout  = (!\processor_without_memory|datapath|register|Equal0~0_combout  & \processor_without_memory|datapath|Result[22]~123_combout )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|Result[22]~123_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[22]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[22]~58 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[22]~58 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \processor_without_memory|datapath|register|read_data1[22]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux8~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux8~2_combout  = ( \processor_without_memory|datapath|ALU|Add1~123_sumout  & ( (!\processor_without_memory|datapath|ALU|Mux10~0_combout  & !\processor_without_memory|datapath|ALU|Mux8~0_combout ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add1~123_sumout  & ( !\processor_without_memory|datapath|ALU|Mux8~0_combout  ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|ALU|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~123_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux8~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux8~2 .lut_mask = 64'hFF00FF00AA00AA00;
defparam \processor_without_memory|datapath|ALU|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N9
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~124 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~124_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[23]~52_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[23]~127_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~121  ))
// \processor_without_memory|datapath|ALU|Add0~125  = CARRY(( \processor_without_memory|datapath|register|read_data1[23]~52_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[23]~127_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~121  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[23]~52_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[23]~127_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~121 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~124_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~125 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~124 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~124 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~124 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[23]~24_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[23]~24_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024051023121022332B50";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[23]~24_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[23]~24_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \processor_without_memory|datapath|Result[23]~125 (
// Equation(s):
// \processor_without_memory|datapath|Result[23]~125_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// \memory_2|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_2|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[23]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[23]~125 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[23]~125 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \processor_without_memory|datapath|Result[23]~125 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[23]~24_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[23]~24_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[23]~24_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[23]~24_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N39
cyclonev_lcell_comb \processor_without_memory|datapath|Result[23]~124 (
// Equation(s):
// \processor_without_memory|datapath|Result[23]~124_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_2|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_2|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_2|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[23]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[23]~124 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[23]~124 .lut_mask = 64'h222205AF777705AF;
defparam \processor_without_memory|datapath|Result[23]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N6
cyclonev_lcell_comb \processor_without_memory|datapath|Result[23]~126 (
// Equation(s):
// \processor_without_memory|datapath|Result[23]~126_combout  = ( \processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( \processor_without_memory|datapath|adder_0|Add0~85_sumout  ) ) # ( 
// !\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( \processor_without_memory|datapath|adder_0|Add0~85_sumout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[23]~125_combout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\processor_without_memory|datapath|Result[23]~124_combout ))))) ) ) ) # ( !\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~85_sumout  & ( 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[23]~125_combout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\processor_without_memory|datapath|Result[23]~124_combout ))))) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\processor_without_memory|datapath|Result[23]~125_combout ),
	.datad(!\processor_without_memory|datapath|Result[23]~124_combout ),
	.datae(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[23]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[23]~126 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[23]~126 .lut_mask = 64'h041500000415FFFF;
defparam \processor_without_memory|datapath|Result[23]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N3
cyclonev_lcell_comb \processor_without_memory|datapath|Result[23]~127 (
// Equation(s):
// \processor_without_memory|datapath|Result[23]~127_combout  = ( \processor_without_memory|datapath|Result[23]~126_combout  ) # ( !\processor_without_memory|datapath|Result[23]~126_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// ((!\processor_without_memory|datapath|ALU|Mux8~2_combout ) # ((\processor_without_memory|datapath|ALU|Mux10~1_combout  & \processor_without_memory|datapath|ALU|Add0~124_sumout )))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux8~2_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~124_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[23]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[23]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[23]~127 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[23]~127 .lut_mask = 64'h30313031FFFFFFFF;
defparam \processor_without_memory|datapath|Result[23]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N42
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[23]~52 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[23]~52_combout  = ( \processor_without_memory|datapath|Result[23]~127_combout  & ( !\processor_without_memory|datapath|register|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[23]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[23]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[23]~52 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[23]~52 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processor_without_memory|datapath|register|read_data1[23]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N12
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~128 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~128_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & 
// ((\processor_without_memory|datapath|Result[24]~131_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[24]~57_combout  ) + ( \processor_without_memory|datapath|ALU|Add0~125  ))
// \processor_without_memory|datapath|ALU|Add0~129  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[24]~131_combout 
// )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) + ( \processor_without_memory|datapath|register|read_data1[24]~57_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add0~125  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[24]~131_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[24]~57_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~125 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~128_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~129 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~128 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~128 .lut_mask = 64'h0000FF000000058D;
defparam \processor_without_memory|datapath|ALU|Add0~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux7~3 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux7~3_combout  = ( \processor_without_memory|datapath|register|read_data2[24]~25_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) ) # ( !\processor_without_memory|datapath|register|read_data2[24]~25_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[24]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux7~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux7~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \processor_without_memory|datapath|ALU|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux7~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux7~0_combout  = ( \processor_without_memory|datapath|ALU|Mux7~3_combout  & ( \processor_without_memory|datapath|Result[24]~131_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|datapath|register|Equal0~0_combout ) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Mux7~3_combout  & ( \processor_without_memory|datapath|Result[24]~131_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  
// & (!\processor_without_memory|datapath|register|Equal0~0_combout  & \processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) ) # ( \processor_without_memory|datapath|ALU|Mux7~3_combout  & ( 
// !\processor_without_memory|datapath|Result[24]~131_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// \processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|register|Equal0~0_combout ),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Mux7~3_combout ),
	.dataf(!\processor_without_memory|datapath|Result[24]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux7~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux7~0 .lut_mask = 64'h0000002200202022;
defparam \processor_without_memory|datapath|ALU|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux7~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux7~2_combout  = ( !\processor_without_memory|datapath|ALU|Mux7~0_combout  & ( (!\processor_without_memory|datapath|ALU|Mux10~0_combout ) # (!\processor_without_memory|datapath|ALU|Add1~127_sumout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|ALU|Add1~127_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux7~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux7~2 .lut_mask = 64'hFFAAFFAA00000000;
defparam \processor_without_memory|datapath|ALU|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[24]~25_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000557335357351151155F33";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[24]~25_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[24]~25_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[24]~25_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[24]~129 (
// Equation(s):
// \processor_without_memory|datapath|Result[24]~129_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( \memory_3|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[24]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[24]~129 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[24]~129 .lut_mask = 64'h505F0303505FF3F3;
defparam \processor_without_memory|datapath|Result[24]~129 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[24]~25_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[24]~25_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[24]~25_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[24]~25_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N6
cyclonev_lcell_comb \processor_without_memory|datapath|Result[24]~128 (
// Equation(s):
// \processor_without_memory|datapath|Result[24]~128_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[24]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[24]~128 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[24]~128 .lut_mask = 64'h028A139B46CE57DF;
defparam \processor_without_memory|datapath|Result[24]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[24]~130 (
// Equation(s):
// \processor_without_memory|datapath|Result[24]~130_combout  = ( \processor_without_memory|datapath|Result[24]~128_combout  & ( \processor_without_memory|datapath|adder_0|Add0~89_sumout  & ( 
// ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((\processor_without_memory|datapath|Result[24]~129_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\processor_without_memory|datapath|Result[24]~128_combout  & ( \processor_without_memory|datapath|adder_0|Add0~89_sumout  & ( 
// ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & \processor_without_memory|datapath|Result[24]~129_combout ))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \processor_without_memory|datapath|Result[24]~128_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~89_sumout  & ( 
// (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((\processor_without_memory|datapath|Result[24]~129_combout ) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [2])))) ) ) ) # ( !\processor_without_memory|datapath|Result[24]~128_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~89_sumout  & ( 
// (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// \processor_without_memory|datapath|Result[24]~129_combout ))) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\processor_without_memory|datapath|Result[24]~129_combout ),
	.datae(!\processor_without_memory|datapath|Result[24]~128_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[24]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[24]~130 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[24]~130 .lut_mask = 64'h0020022255755777;
defparam \processor_without_memory|datapath|Result[24]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N48
cyclonev_lcell_comb \processor_without_memory|datapath|Result[24]~131 (
// Equation(s):
// \processor_without_memory|datapath|Result[24]~131_combout  = ( \processor_without_memory|datapath|Result[24]~130_combout  ) # ( !\processor_without_memory|datapath|Result[24]~130_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// ((!\processor_without_memory|datapath|ALU|Mux7~2_combout ) # ((\processor_without_memory|datapath|ALU|Mux10~1_combout  & \processor_without_memory|datapath|ALU|Add0~128_sumout )))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Add0~128_sumout ),
	.datac(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux7~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[24]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[24]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[24]~131 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[24]~131 .lut_mask = 64'h0F010F01FFFFFFFF;
defparam \processor_without_memory|datapath|Result[24]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N39
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux6~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux6~0_combout  = ( \processor_without_memory|datapath|register|read_data1[25]~55_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ((\processor_without_memory|datapath|SrcB[25]~21_combout ) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )))) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data1[25]~55_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|datapath|SrcB[25]~21_combout ))) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|datapath|SrcB[25]~21_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[25]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux6~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux6~0 .lut_mask = 64'h0010001010501050;
defparam \processor_without_memory|datapath|ALU|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N9
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux6~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux6~2_combout  = ( !\processor_without_memory|datapath|ALU|Mux6~0_combout  & ( (!\processor_without_memory|datapath|ALU|Mux10~0_combout ) # (!\processor_without_memory|datapath|ALU|Add1~131_sumout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|ALU|Add1~131_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux6~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux6~2 .lut_mask = 64'hFFAAFFAA00000000;
defparam \processor_without_memory|datapath|ALU|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[25]~26_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[25]~26_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[25]~26_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[25]~26_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111193777353D737B11";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[25]~133 (
// Equation(s):
// \processor_without_memory|datapath|Result[25]~133_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory_3|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & 
// ((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[25]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[25]~133 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[25]~133 .lut_mask = 64'h0350035FF350F35F;
defparam \processor_without_memory|datapath|Result[25]~133 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[25]~26_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[25]~26_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[25]~26_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \memory_3|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[25]~26_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\memory_3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "memory:memory_3|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "clear0";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_3|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N48
cyclonev_lcell_comb \processor_without_memory|datapath|Result[25]~132 (
// Equation(s):
// \processor_without_memory|datapath|Result[25]~132_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_3|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_3|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[25]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[25]~132 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[25]~132 .lut_mask = 64'h535300F053530FFF;
defparam \processor_without_memory|datapath|Result[25]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[25]~134 (
// Equation(s):
// \processor_without_memory|datapath|Result[25]~134_combout  = ( \processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( \processor_without_memory|datapath|adder_0|Add0~93_sumout  ) ) # ( 
// !\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( \processor_without_memory|datapath|adder_0|Add0~93_sumout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[25]~133_combout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\processor_without_memory|datapath|Result[25]~132_combout ))))) ) ) ) # ( !\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~93_sumout  & ( 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[25]~133_combout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\processor_without_memory|datapath|Result[25]~132_combout ))))) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datab(!\processor_without_memory|datapath|Result[25]~133_combout ),
	.datac(!\processor_without_memory|datapath|Result[25]~132_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[25]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[25]~134 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[25]~134 .lut_mask = 64'h110500001105FFFF;
defparam \processor_without_memory|datapath|Result[25]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N18
cyclonev_lcell_comb \processor_without_memory|datapath|Result[25]~135 (
// Equation(s):
// \processor_without_memory|datapath|Result[25]~135_combout  = ( \processor_without_memory|datapath|Result[25]~134_combout  ) # ( !\processor_without_memory|datapath|Result[25]~134_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// ((!\processor_without_memory|datapath|ALU|Mux6~2_combout ) # ((\processor_without_memory|datapath|ALU|Mux10~1_combout  & \processor_without_memory|datapath|ALU|Add0~132_sumout )))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Add0~132_sumout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux6~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[25]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[25]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[25]~135 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[25]~135 .lut_mask = 64'h00F100F1FFFFFFFF;
defparam \processor_without_memory|datapath|Result[25]~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N18
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[25]~26 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[25]~26_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[25]~135_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[25]~135_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[25]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[25]~26 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[25]~26 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N39
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a25~portadataout ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (\memory_3|altsyncram_component|auto_generated|ram_block1a25~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N12
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [2] & ( !\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N6
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[5]~28 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[5]~28_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[5]~6_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|register|read_data2[5]~6_combout  & ( !\processor_without_memory|controller|opdecoder|WideOr1~1_combout  ) ) ) # ( 
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|register|read_data2[5]~6_combout  & ( \processor_without_memory|controller|opdecoder|WideOr1~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data2[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[5]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[5]~28 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[5]~28 .lut_mask = 64'h00003333CCCCFFFF;
defparam \processor_without_memory|datapath|SrcB[5]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux26~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux26~0_combout  = ( \processor_without_memory|datapath|register|read_data1[5]~35_combout  & ( \processor_without_memory|datapath|ALU|Add0~52_sumout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) # ((\processor_without_memory|datapath|ALU|Add1~51_sumout )))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|SrcB[5]~28_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data1[5]~35_combout  & ( \processor_without_memory|datapath|ALU|Add0~52_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) # ((\processor_without_memory|datapath|ALU|Add1~51_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|SrcB[5]~28_combout )))) ) ) ) # ( \processor_without_memory|datapath|register|read_data1[5]~35_combout  & ( 
// !\processor_without_memory|datapath|ALU|Add0~52_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~51_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|SrcB[5]~28_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data1[5]~35_combout  & ( !\processor_without_memory|datapath|ALU|Add0~52_sumout  & ( (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|ALU|Add1~51_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|SrcB[5]~28_combout 
// ))))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~51_sumout ),
	.datad(!\processor_without_memory|datapath|SrcB[5]~28_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[5]~35_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~52_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux26~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux26~0 .lut_mask = 64'h021313578A9B9BDF;
defparam \processor_without_memory|datapath|ALU|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux26~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux26~1_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ( \processor_without_memory|datapath|ALU|Mux26~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Mux26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux26~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux26~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \processor_without_memory|datapath|ALU|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[13]~14_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000571011275170135137C00";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[13]~14_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[13]~14_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[13]~14_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N6
cyclonev_lcell_comb \processor_without_memory|datapath|Result[13]~85 (
// Equation(s):
// \processor_without_memory|datapath|Result[13]~85_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & \memory_1|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[13]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[13]~85 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[13]~85 .lut_mask = 64'h535300F053530FFF;
defparam \processor_without_memory|datapath|Result[13]~85 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[13]~14_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[13]~14_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[13]~14_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[13]~14_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N48
cyclonev_lcell_comb \processor_without_memory|datapath|Result[13]~84 (
// Equation(s):
// \processor_without_memory|datapath|Result[13]~84_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_1|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[13]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[13]~84 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[13]~84 .lut_mask = 64'h00334747CCFF4747;
defparam \processor_without_memory|datapath|Result[13]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[13]~86 (
// Equation(s):
// \processor_without_memory|datapath|Result[13]~86_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & \processor_without_memory|datapath|Result[13]~84_combout )) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|datapath|Result[13]~85_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(!\processor_without_memory|datapath|Result[13]~85_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datad(!\processor_without_memory|datapath|Result[13]~84_combout ),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[13]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[13]~86 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[13]~86 .lut_mask = 64'h02020202000A000A;
defparam \processor_without_memory|datapath|Result[13]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N6
cyclonev_lcell_comb \processor_without_memory|datapath|Result[13]~87 (
// Equation(s):
// \processor_without_memory|datapath|Result[13]~87_combout  = ( \processor_without_memory|datapath|ALU|Mux18~1_combout  & ( \processor_without_memory|datapath|adder_0|Add0~45_sumout  & ( (((!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// \processor_without_memory|datapath|Result[8]~35_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout )) # (\processor_without_memory|datapath|Result[13]~86_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Mux18~1_combout  & ( \processor_without_memory|datapath|adder_0|Add0~45_sumout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) # (\processor_without_memory|datapath|Result[13]~86_combout ) 
// ) ) ) # ( \processor_without_memory|datapath|ALU|Mux18~1_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~45_sumout  & ( ((!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// \processor_without_memory|datapath|Result[8]~35_combout )) # (\processor_without_memory|datapath|Result[13]~86_combout ) ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux18~1_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~45_sumout  & ( 
// \processor_without_memory|datapath|Result[13]~86_combout  ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|datapath|Result[13]~86_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[13]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[13]~87 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[13]~87 .lut_mask = 64'h0F0F2F2F0FFF2FFF;
defparam \processor_without_memory|datapath|Result[13]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N42
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[15]~30 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[15]~30_combout  = ( \processor_without_memory|datapath|register|read_data2[15]~16_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) ) ) # ( !\processor_without_memory|datapath|register|read_data2[15]~16_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((!\processor_without_memory|datapath|extend|Decoder0~0_combout  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|Decoder0~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|extend|Decoder0~0_combout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[15]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[15]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[15]~30 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[15]~30 .lut_mask = 64'h001B001BFF1BFF1B;
defparam \processor_without_memory|datapath|SrcB[15]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N45
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~92 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~92_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[15]~51_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[15]~95_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[15]~8_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~89  ))
// \processor_without_memory|datapath|ALU|Add0~93  = CARRY(( \processor_without_memory|datapath|register|read_data1[15]~51_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[15]~95_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[15]~8_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~89  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[15]~8_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[15]~51_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[15]~95_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~89 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~92_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~93 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~92 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~92 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux16~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux16~1_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|ALU|Add0~92_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\processor_without_memory|datapath|register|read_data1[15]~51_combout  & ((\processor_without_memory|datapath|SrcB[15]~30_combout )))))) ) ) # ( \processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|ALU|Add1~91_sumout )))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|SrcB[15]~30_combout )) # (\processor_without_memory|datapath|register|read_data1[15]~51_combout ))))) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|datapath|register|read_data1[15]~51_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~91_sumout ),
	.datad(!\processor_without_memory|datapath|SrcB[15]~30_combout ),
	.datae(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.dataf(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datag(!\processor_without_memory|datapath|ALU|Add0~92_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux16~1 .extended_lut = "on";
defparam \processor_without_memory|datapath|ALU|Mux16~1 .lut_mask = 64'h0A1B1B5F00000000;
defparam \processor_without_memory|datapath|ALU|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N2
dffeas \memory_3|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|ALU|Mux16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \memory_3|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[14]~15_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[14]~15_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[14]~15_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[14]~15_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[14]~88 (
// Equation(s):
// \processor_without_memory|datapath|Result[14]~88_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( \memory_1|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_1|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( \memory_1|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_1|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  & 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_1|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[14]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[14]~88 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[14]~88 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \processor_without_memory|datapath|Result[14]~88 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[14]~15_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[14]~15_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[14]~15_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[14]~15_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100014048400145462C44";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[14]~89 (
// Equation(s):
// \processor_without_memory|datapath|Result[14]~89_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( \memory_1|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & 
// ((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_1|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_1|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[14]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[14]~89 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[14]~89 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \processor_without_memory|datapath|Result[14]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N42
cyclonev_lcell_comb \processor_without_memory|datapath|Result[14]~90 (
// Equation(s):
// \processor_without_memory|datapath|Result[14]~90_combout  = ( \processor_without_memory|datapath|Result[14]~89_combout  & ( \processor_without_memory|datapath|adder_0|Add0~49_sumout  & ( ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  
// & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]) # (\processor_without_memory|datapath|Result[14]~88_combout )))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|Result[14]~89_combout  & ( \processor_without_memory|datapath|adder_0|Add0~49_sumout  & ( ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & \processor_without_memory|datapath|Result[14]~88_combout ))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// \processor_without_memory|datapath|Result[14]~89_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~49_sumout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]) # (\processor_without_memory|datapath|Result[14]~88_combout )))) ) ) ) # ( 
// !\processor_without_memory|datapath|Result[14]~89_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~49_sumout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & \processor_without_memory|datapath|Result[14]~88_combout ))) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\processor_without_memory|datapath|Result[14]~88_combout ),
	.datae(!\processor_without_memory|datapath|Result[14]~89_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[14]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[14]~90 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[14]~90 .lut_mask = 64'h0004404433377377;
defparam \processor_without_memory|datapath|Result[14]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N30
cyclonev_lcell_comb \processor_without_memory|datapath|Result[14]~91 (
// Equation(s):
// \processor_without_memory|datapath|Result[14]~91_combout  = ( \processor_without_memory|datapath|Result[14]~90_combout  ) # ( !\processor_without_memory|datapath|Result[14]~90_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  
// & (\processor_without_memory|datapath|Result[8]~35_combout  & \processor_without_memory|datapath|ALU|Mux17~0_combout )) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[14]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[14]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[14]~91 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[14]~91 .lut_mask = 64'h02020202FFFFFFFF;
defparam \processor_without_memory|datapath|Result[14]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N21
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[14]~39 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[14]~39_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[14]~91_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[14]~91_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[14]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[14]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[14]~39 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[14]~39 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[14]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~96 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~96_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[16]~50_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[16]~99_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[16]~9_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~93  ))
// \processor_without_memory|datapath|ALU|Add0~97  = CARRY(( \processor_without_memory|datapath|register|read_data1[16]~50_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[16]~99_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[16]~9_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~93  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[16]~9_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[16]~50_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[16]~99_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~93 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~96_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~97 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~96 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~96 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N51
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~100 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~100_sumout  = SUM(( \processor_without_memory|datapath|register|read_data1[17]~49_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[17]~103_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[17]~10_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~97  ))
// \processor_without_memory|datapath|ALU|Add0~101  = CARRY(( \processor_without_memory|datapath|register|read_data1[17]~49_combout  ) + ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[17]~103_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// (((\processor_without_memory|datapath|extend|immext[17]~10_combout )))) ) + ( \processor_without_memory|datapath|ALU|Add0~97  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[17]~10_combout ),
	.datad(!\processor_without_memory|datapath|register|read_data1[17]~49_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[17]~103_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~97 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~100_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~101 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~100 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~100 .lut_mask = 64'h0000FA72000000FF;
defparam \processor_without_memory|datapath|ALU|Add0~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Add0~104 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Add0~104_sumout  = SUM(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & 
// ((\processor_without_memory|datapath|Result[18]~107_combout )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\processor_without_memory|datapath|extend|immext[18]~11_combout )))) ) + ( 
// \processor_without_memory|datapath|register|read_data1[18]~48_combout  ) + ( \processor_without_memory|datapath|ALU|Add0~101  ))
// \processor_without_memory|datapath|ALU|Add0~105  = CARRY(( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (!\processor_without_memory|datapath|register|Equal1~0_combout  & ((\processor_without_memory|datapath|Result[18]~107_combout 
// )))) # (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & (((\processor_without_memory|datapath|extend|immext[18]~11_combout )))) ) + ( \processor_without_memory|datapath|register|read_data1[18]~48_combout  ) + ( 
// \processor_without_memory|datapath|ALU|Add0~101  ))

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datab(!\processor_without_memory|datapath|register|Equal1~0_combout ),
	.datac(!\processor_without_memory|datapath|extend|immext[18]~11_combout ),
	.datad(!\processor_without_memory|datapath|Result[18]~107_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[18]~48_combout ),
	.datag(gnd),
	.cin(\processor_without_memory|datapath|ALU|Add0~101 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor_without_memory|datapath|ALU|Add0~104_sumout ),
	.cout(\processor_without_memory|datapath|ALU|Add0~105 ),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Add0~104 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Add0~104 .lut_mask = 64'h0000FF000000058D;
defparam \processor_without_memory|datapath|ALU|Add0~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux12~3 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux12~3_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( \processor_without_memory|datapath|SrcB[19]~17_combout  & ( 
// (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & 
// (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & !\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))) ) ) ) # ( \processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( 
// !\processor_without_memory|datapath|SrcB[19]~17_combout  & ( (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & 
// (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & !\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))) ) ) ) # ( !\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( 
// !\processor_without_memory|datapath|SrcB[19]~17_combout  ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datae(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[19]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux12~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux12~3 .lut_mask = 64'hFFFF800080000000;
defparam \processor_without_memory|datapath|ALU|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux12~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux12~0_combout  = ( \processor_without_memory|datapath|ALU|Mux12~3_combout  & ( \processor_without_memory|datapath|SrcB[19]~17_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & \processor_without_memory|datapath|Result[19]~111_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Mux12~3_combout  & ( \processor_without_memory|datapath|SrcB[19]~17_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|Result[19]~111_combout ) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) ) # ( \processor_without_memory|datapath|ALU|Mux12~3_combout  & ( !\processor_without_memory|datapath|SrcB[19]~17_combout  & ( 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// \processor_without_memory|datapath|Result[19]~111_combout ))) ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux12~3_combout  & ( !\processor_without_memory|datapath|SrcB[19]~17_combout  & ( 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & \processor_without_memory|datapath|Result[19]~111_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datad(!\processor_without_memory|datapath|Result[19]~111_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Mux12~3_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[19]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux12~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux12~0 .lut_mask = 64'h00050001050F0507;
defparam \processor_without_memory|datapath|ALU|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N45
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux12~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux12~2_combout  = ( \processor_without_memory|datapath|ALU|Add1~107_sumout  & ( !\processor_without_memory|datapath|ALU|Mux12~0_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( !\processor_without_memory|datapath|ALU|Add1~107_sumout  & ( !\processor_without_memory|datapath|ALU|Mux12~0_combout  ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Add1~107_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux12~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux12~2 .lut_mask = 64'hFFFFAAFF00000000;
defparam \processor_without_memory|datapath|ALU|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[19]~20_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010020000002000800";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[19]~20_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[19]~20_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[19]~20_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N36
cyclonev_lcell_comb \processor_without_memory|datapath|Result[19]~109 (
// Equation(s):
// \processor_without_memory|datapath|Result[19]~109_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[19]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[19]~109 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[19]~109 .lut_mask = 64'h404C707C434F737F;
defparam \processor_without_memory|datapath|Result[19]~109 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[19]~20_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[19]~20_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[19]~20_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[19]~20_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N30
cyclonev_lcell_comb \processor_without_memory|datapath|Result[19]~108 (
// Equation(s):
// \processor_without_memory|datapath|Result[19]~108_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_2|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 )) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_2|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[19]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[19]~108 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[19]~108 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \processor_without_memory|datapath|Result[19]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[19]~110 (
// Equation(s):
// \processor_without_memory|datapath|Result[19]~110_combout  = ( \processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( \processor_without_memory|datapath|adder_0|Add0~69_sumout  ) ) # ( 
// !\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( \processor_without_memory|datapath|adder_0|Add0~69_sumout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[19]~109_combout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\processor_without_memory|datapath|Result[19]~108_combout ))))) ) ) ) # ( !\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~69_sumout  & ( 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[19]~109_combout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\processor_without_memory|datapath|Result[19]~108_combout ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\processor_without_memory|datapath|Result[19]~109_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datad(!\processor_without_memory|datapath|Result[19]~108_combout ),
	.datae(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[19]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[19]~110 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[19]~110 .lut_mask = 64'h020700000207FFFF;
defparam \processor_without_memory|datapath|Result[19]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N6
cyclonev_lcell_comb \processor_without_memory|datapath|Result[19]~111 (
// Equation(s):
// \processor_without_memory|datapath|Result[19]~111_combout  = ( \processor_without_memory|datapath|ALU|Mux12~2_combout  & ( \processor_without_memory|datapath|Result[19]~110_combout  ) ) # ( !\processor_without_memory|datapath|ALU|Mux12~2_combout  & ( 
// \processor_without_memory|datapath|Result[19]~110_combout  ) ) # ( \processor_without_memory|datapath|ALU|Mux12~2_combout  & ( !\processor_without_memory|datapath|Result[19]~110_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout 
//  & (\processor_without_memory|datapath|ALU|Mux18~0_combout  & (\processor_without_memory|datapath|Result[8]~35_combout  & \processor_without_memory|datapath|ALU|Add0~108_sumout ))) ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux12~2_combout  & ( 
// !\processor_without_memory|datapath|Result[19]~110_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|datapath|Result[8]~35_combout ) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux18~0_combout ),
	.datac(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~108_sumout ),
	.datae(!\processor_without_memory|datapath|ALU|Mux12~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[19]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[19]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[19]~111 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[19]~111 .lut_mask = 64'h0A0A0002FFFFFFFF;
defparam \processor_without_memory|datapath|Result[19]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N21
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[19]~20 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[19]~20_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[19]~111_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[19]~111_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[19]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[19]~20 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[19]~20 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N48
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N24
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # (\memory_2|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_2|altsyncram_component|auto_generated|ram_block1a19~portadataout  & 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_2|altsyncram_component|auto_generated|ram_block1a19~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N33
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  & ( 
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout 
//  ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  & ( 
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N27
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[18]~48 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[18]~48_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[18]~107_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[18]~107_combout  & ( (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[18]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[18]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[18]~48 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[18]~48 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[18]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux13~3 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux13~3_combout  = ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|SrcB[18]~18_combout  & ( 
// (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|SrcB[18]~18_combout  & ( 
// !\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( !\processor_without_memory|datapath|SrcB[18]~18_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) # ((!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux13~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux13~3 .lut_mask = 64'hF8F0F0F080000000;
defparam \processor_without_memory|datapath|ALU|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux13~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux13~0_combout  = ( \processor_without_memory|datapath|SrcB[18]~18_combout  & ( \processor_without_memory|datapath|ALU|Mux13~3_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & \processor_without_memory|datapath|Result[18]~107_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) ) # ( 
// !\processor_without_memory|datapath|SrcB[18]~18_combout  & ( \processor_without_memory|datapath|ALU|Mux13~3_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & \processor_without_memory|datapath|Result[18]~107_combout ))) ) ) ) # ( \processor_without_memory|datapath|SrcB[18]~18_combout  & ( 
// !\processor_without_memory|datapath|ALU|Mux13~3_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|Result[18]~107_combout ) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout 
// ))) ) ) ) # ( !\processor_without_memory|datapath|SrcB[18]~18_combout  & ( !\processor_without_memory|datapath|ALU|Mux13~3_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & \processor_without_memory|datapath|Result[18]~107_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|datapath|Result[18]~107_combout ),
	.datae(!\processor_without_memory|datapath|SrcB[18]~18_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux13~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux13~0 .lut_mask = 64'h0011113300011113;
defparam \processor_without_memory|datapath|ALU|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N3
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux13~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux13~2_combout  = ( \processor_without_memory|datapath|ALU|Add1~103_sumout  & ( !\processor_without_memory|datapath|ALU|Mux13~0_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( !\processor_without_memory|datapath|ALU|Add1~103_sumout  & ( !\processor_without_memory|datapath|ALU|Mux13~0_combout  ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|ALU|Add1~103_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux13~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux13~2 .lut_mask = 64'hFFFFBBBB00000000;
defparam \processor_without_memory|datapath|ALU|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[18]~19_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[18]~19_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012880000200000800";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[18]~19_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[18]~19_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \processor_without_memory|datapath|Result[18]~105 (
// Equation(s):
// \processor_without_memory|datapath|Result[18]~105_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_2|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_2|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( (\memory_2|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[18]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[18]~105 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[18]~105 .lut_mask = 64'h3030505F3F3F505F;
defparam \processor_without_memory|datapath|Result[18]~105 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[18]~19_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[18]~19_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[18]~19_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[18]~19_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[18]~104 (
// Equation(s):
// \processor_without_memory|datapath|Result[18]~104_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) # (\memory_2|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_2|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_2|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[18]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[18]~104 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[18]~104 .lut_mask = 64'h30053F0530F53FF5;
defparam \processor_without_memory|datapath|Result[18]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[18]~106 (
// Equation(s):
// \processor_without_memory|datapath|Result[18]~106_combout  = ( \processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( \processor_without_memory|datapath|adder_0|Add0~65_sumout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[18]~105_combout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\processor_without_memory|datapath|Result[18]~104_combout )))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( 
// \processor_without_memory|datapath|adder_0|Add0~65_sumout  & ( \processor_without_memory|controller|opdecoder|Decoder0~2_combout  ) ) ) # ( \processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( 
// !\processor_without_memory|datapath|adder_0|Add0~65_sumout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\processor_without_memory|datapath|Result[18]~105_combout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\processor_without_memory|datapath|Result[18]~104_combout ))))) ) ) )

	.dataa(!\processor_without_memory|datapath|Result[18]~105_combout ),
	.datab(!\processor_without_memory|datapath|Result[18]~104_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[18]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[18]~106 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[18]~106 .lut_mask = 64'h000050300F0F5F3F;
defparam \processor_without_memory|datapath|Result[18]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N42
cyclonev_lcell_comb \processor_without_memory|datapath|Result[18]~107 (
// Equation(s):
// \processor_without_memory|datapath|Result[18]~107_combout  = ( \processor_without_memory|datapath|ALU|Add0~104_sumout  & ( \processor_without_memory|datapath|Result[18]~106_combout  ) ) # ( !\processor_without_memory|datapath|ALU|Add0~104_sumout  & ( 
// \processor_without_memory|datapath|Result[18]~106_combout  ) ) # ( \processor_without_memory|datapath|ALU|Add0~104_sumout  & ( !\processor_without_memory|datapath|Result[18]~106_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout 
//  & (\processor_without_memory|datapath|Result[8]~35_combout  & ((!\processor_without_memory|datapath|ALU|Mux13~2_combout ) # (\processor_without_memory|datapath|ALU|Mux18~0_combout )))) ) ) ) # ( !\processor_without_memory|datapath|ALU|Add0~104_sumout  & 
// ( !\processor_without_memory|datapath|Result[18]~106_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|datapath|Result[8]~35_combout  & !\processor_without_memory|datapath|ALU|Mux13~2_combout )) ) 
// ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux18~0_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux13~2_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Add0~104_sumout ),
	.dataf(!\processor_without_memory|datapath|Result[18]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[18]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[18]~107 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[18]~107 .lut_mask = 64'h22002202FFFFFFFF;
defparam \processor_without_memory|datapath|Result[18]~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N0
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[18]~19 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[18]~19_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[18]~107_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[18]~107_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[18]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[18]~19 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[18]~19 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a10~portadataout ) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (\memory_2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h550F550F330033FF;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a50~portadataout ) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (\memory_2|altsyncram_component|auto_generated|ram_block1a50~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a42~portadataout )) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a42~portadataout )) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h335533550F000FFF;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N45
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout 
//  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N42
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[17]~49 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[17]~49_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[17]~103_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[17]~103_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[17]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[17]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[17]~49 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[17]~49 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[17]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux14~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux14~1_combout  = ( \processor_without_memory|datapath|register|read_data1[17]~49_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|SrcB[17]~19_combout  & !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ))) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|SrcB[17]~19_combout ),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data1[17]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux14~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux14~1 .lut_mask = 64'h0000000002000200;
defparam \processor_without_memory|datapath|ALU|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux14~3 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux14~3_combout  = ( \processor_without_memory|datapath|ALU|Add0~100_sumout  & ( \processor_without_memory|datapath|ALU|Mux18~0_combout  ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux18~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~100_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux14~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux14~3 .lut_mask = 64'h0000000055555555;
defparam \processor_without_memory|datapath|ALU|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N27
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux14~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux14~0_combout  = ( \processor_without_memory|datapath|ALU|Add1~99_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|SrcB[17]~19_combout ) # (\processor_without_memory|datapath|register|read_data1[17]~49_combout )))) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add1~99_sumout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|SrcB[17]~19_combout ) # 
// (\processor_without_memory|datapath|register|read_data1[17]~49_combout ))) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data1[17]~49_combout ),
	.datad(!\processor_without_memory|datapath|SrcB[17]~19_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~99_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux14~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux14~0 .lut_mask = 64'h0333033347774777;
defparam \processor_without_memory|datapath|ALU|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[17]~18_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[17]~18_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[17]~18_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111193777353D737B11";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[17]~18_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[17]~101 (
// Equation(s):
// \processor_without_memory|datapath|Result[17]~101_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & \memory_2|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[17]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[17]~101 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[17]~101 .lut_mask = 64'h00F00FFF53535353;
defparam \processor_without_memory|datapath|Result[17]~101 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[17]~18_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[17]~18_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[17]~18_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[17]~18_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N15
cyclonev_lcell_comb \processor_without_memory|datapath|Result[17]~100 (
// Equation(s):
// \processor_without_memory|datapath|Result[17]~100_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 )) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 )) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & \memory_2|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[17]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[17]~100 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[17]~100 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \processor_without_memory|datapath|Result[17]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[17]~102 (
// Equation(s):
// \processor_without_memory|datapath|Result[17]~102_combout  = ( \processor_without_memory|datapath|Result[17]~100_combout  & ( \processor_without_memory|datapath|adder_0|Add0~61_sumout  & ( 
// ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b [2]) # (\processor_without_memory|datapath|Result[17]~101_combout )))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\processor_without_memory|datapath|Result[17]~100_combout  & ( \processor_without_memory|datapath|adder_0|Add0~61_sumout  & ( 
// ((\processor_without_memory|datapath|Result[17]~101_combout  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & \processor_without_memory|controller|opdecoder|Decoder0~3_combout ))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \processor_without_memory|datapath|Result[17]~100_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~61_sumout  & ( 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b [2]) # 
// (\processor_without_memory|datapath|Result[17]~101_combout )))) ) ) ) # ( !\processor_without_memory|datapath|Result[17]~100_combout  & ( !\processor_without_memory|datapath|adder_0|Add0~61_sumout  & ( 
// (\processor_without_memory|datapath|Result[17]~101_combout  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// !\processor_without_memory|controller|opdecoder|Decoder0~2_combout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|Result[17]~101_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datae(!\processor_without_memory|datapath|Result[17]~100_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[17]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[17]~102 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[17]~102 .lut_mask = 64'h0400070004FF07FF;
defparam \processor_without_memory|datapath|Result[17]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N18
cyclonev_lcell_comb \processor_without_memory|datapath|Result[17]~103 (
// Equation(s):
// \processor_without_memory|datapath|Result[17]~103_combout  = ( \processor_without_memory|datapath|ALU|Mux14~0_combout  & ( \processor_without_memory|datapath|Result[17]~102_combout  ) ) # ( !\processor_without_memory|datapath|ALU|Mux14~0_combout  & ( 
// \processor_without_memory|datapath|Result[17]~102_combout  ) ) # ( \processor_without_memory|datapath|ALU|Mux14~0_combout  & ( !\processor_without_memory|datapath|Result[17]~102_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// ((\processor_without_memory|datapath|ALU|Mux14~1_combout ) # (\processor_without_memory|datapath|ALU|Mux15~0_combout ))) ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux14~0_combout  & ( !\processor_without_memory|datapath|Result[17]~102_combout  & ( 
// (\processor_without_memory|datapath|Result[8]~35_combout  & (((\processor_without_memory|datapath|ALU|Mux15~0_combout  & \processor_without_memory|datapath|ALU|Mux14~3_combout )) # (\processor_without_memory|datapath|ALU|Mux14~1_combout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux15~0_combout ),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux14~1_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux14~3_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Mux14~0_combout ),
	.dataf(!\processor_without_memory|datapath|Result[17]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[17]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[17]~103 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[17]~103 .lut_mask = 64'h03131313FFFFFFFF;
defparam \processor_without_memory|datapath|Result[17]~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N15
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[17]~18 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[17]~18_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[17]~103_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[17]~103_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[17]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[17]~18 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[17]~18 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N48
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h440C770C443F773F;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_2|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a57~portadataout ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (\memory_2|altsyncram_component|auto_generated|ram_block1a57~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h5533000F5533FF0F;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  & ( 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout 
//  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N3
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[11]~41 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[11]~41_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[11]~79_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[11]~79_combout  & ( (((\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[11]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[11]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[11]~41 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[11]~41 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[11]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux20~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux20~0_combout  = ( \processor_without_memory|datapath|ALU|Add1~75_sumout  & ( \processor_without_memory|datapath|SrcB[11]~9_combout  & ( ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// ((\processor_without_memory|datapath|ALU|Add0~76_sumout ))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|register|read_data1[11]~41_combout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) ) ) ) # ( !\processor_without_memory|datapath|ALU|Add1~75_sumout  & ( \processor_without_memory|datapath|SrcB[11]~9_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|ALU|Add0~76_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|register|read_data1[11]~41_combout )))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout )) ) ) ) # ( \processor_without_memory|datapath|ALU|Add1~75_sumout  & ( !\processor_without_memory|datapath|SrcB[11]~9_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|ALU|Add0~76_sumout )))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) # ((\processor_without_memory|datapath|register|read_data1[11]~41_combout )))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add1~75_sumout  & ( !\processor_without_memory|datapath|SrcB[11]~9_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// ((\processor_without_memory|datapath|ALU|Add0~76_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\processor_without_memory|datapath|register|read_data1[11]~41_combout ))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data1[11]~41_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~76_sumout ),
	.datae(!\processor_without_memory|datapath|ALU|Add1~75_sumout ),
	.dataf(!\processor_without_memory|datapath|SrcB[11]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux20~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux20~0 .lut_mask = 64'h018945CD139B57DF;
defparam \processor_without_memory|datapath|ALU|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[11]~12_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[11]~12_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[11]~12_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[11]~12_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N18
cyclonev_lcell_comb \processor_without_memory|datapath|Result[11]~76 (
// Equation(s):
// \processor_without_memory|datapath|Result[11]~76_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( \memory_1|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[11]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[11]~76 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[11]~76 .lut_mask = 64'h404C707C434F737F;
defparam \processor_without_memory|datapath|Result[11]~76 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[11]~12_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010020000002000800";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[11]~12_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[11]~12_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[11]~12_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N51
cyclonev_lcell_comb \processor_without_memory|datapath|Result[11]~77 (
// Equation(s):
// \processor_without_memory|datapath|Result[11]~77_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (\memory_1|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[11]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[11]~77 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[11]~77 .lut_mask = 64'h550F550F0033FF33;
defparam \processor_without_memory|datapath|Result[11]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N6
cyclonev_lcell_comb \processor_without_memory|datapath|Result[11]~78 (
// Equation(s):
// \processor_without_memory|datapath|Result[11]~78_combout  = ( \processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( \processor_without_memory|datapath|adder_0|Add0~37_sumout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\processor_without_memory|datapath|Result[11]~77_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\processor_without_memory|datapath|Result[11]~76_combout ))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( 
// \processor_without_memory|datapath|adder_0|Add0~37_sumout  & ( \processor_without_memory|controller|opdecoder|Decoder0~2_combout  ) ) ) # ( \processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( 
// !\processor_without_memory|datapath|adder_0|Add0~37_sumout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\processor_without_memory|datapath|Result[11]~77_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[11]~76_combout )))) ) ) )

	.dataa(!\processor_without_memory|datapath|Result[11]~76_combout ),
	.datab(!\processor_without_memory|datapath|Result[11]~77_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[11]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[11]~78 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[11]~78 .lut_mask = 64'h000030500F0F3F5F;
defparam \processor_without_memory|datapath|Result[11]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N18
cyclonev_lcell_comb \processor_without_memory|datapath|Result[11]~79 (
// Equation(s):
// \processor_without_memory|datapath|Result[11]~79_combout  = ( \processor_without_memory|datapath|ALU|Mux20~0_combout  & ( \processor_without_memory|datapath|Result[11]~78_combout  ) ) # ( !\processor_without_memory|datapath|ALU|Mux20~0_combout  & ( 
// \processor_without_memory|datapath|Result[11]~78_combout  ) ) # ( \processor_without_memory|datapath|ALU|Mux20~0_combout  & ( !\processor_without_memory|datapath|Result[11]~78_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & 
// !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|ALU|Mux20~0_combout ),
	.dataf(!\processor_without_memory|datapath|Result[11]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[11]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[11]~79 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[11]~79 .lut_mask = 64'h00003030FFFFFFFF;
defparam \processor_without_memory|datapath|Result[11]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N51
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[11]~12 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[11]~12_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[11]~79_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[11]~79_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[11]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[11]~12 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[11]~12 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N54
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a59~portadataout ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (\memory_1|altsyncram_component|auto_generated|ram_block1a59~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \memory_1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_1|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_1|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N54
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  ) ) # 
// ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h0F0F55550F0F5555;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N0
cyclonev_lcell_comb \processor_without_memory|datapath|extend|immext[4]~4 (
// Equation(s):
// \processor_without_memory|datapath|extend|immext[4]~4_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( (!\processor_without_memory|datapath|extend|immext~0_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( (\processor_without_memory|datapath|extend|immext~0_combout  & 
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ) ) )

	.dataa(!\processor_without_memory|datapath|extend|immext~0_combout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|immext[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|immext[4]~4 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|immext[4]~4 .lut_mask = 64'h11111111BBBBBBBB;
defparam \processor_without_memory|datapath|extend|immext[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux27~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux27~0_combout  = ( \processor_without_memory|datapath|register|read_data1[4]~32_combout  & ( \processor_without_memory|datapath|SrcB[4]~3_combout  & ( 
// ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~48_sumout ))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~47_sumout 
// ))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[4]~32_combout  & ( \processor_without_memory|datapath|SrcB[4]~3_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~48_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~47_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (((\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )))) ) ) ) # ( \processor_without_memory|datapath|register|read_data1[4]~32_combout  & ( !\processor_without_memory|datapath|SrcB[4]~3_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~48_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~47_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (((\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[4]~32_combout  & ( !\processor_without_memory|datapath|SrcB[4]~3_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~48_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add1~47_sumout )))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Add1~47_sumout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~48_sumout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[4]~32_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux27~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux27~0 .lut_mask = 64'h02A207A707A757F7;
defparam \processor_without_memory|datapath|ALU|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux27~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux27~1_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ( \processor_without_memory|datapath|ALU|Mux27~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor_without_memory|datapath|ALU|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux27~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux27~1 .lut_mask = 64'h00FF00FF00000000;
defparam \processor_without_memory|datapath|ALU|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[10]~11_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012880000200000800";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[10]~11_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[10]~11_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[10]~11_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N36
cyclonev_lcell_comb \processor_without_memory|datapath|Result[10]~73 (
// Equation(s):
// \processor_without_memory|datapath|Result[10]~73_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[10]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[10]~73 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[10]~73 .lut_mask = 64'h5555333300FF0F0F;
defparam \processor_without_memory|datapath|Result[10]~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[10]~11_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[10]~11_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[10]~11_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[10]~11_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N54
cyclonev_lcell_comb \processor_without_memory|datapath|Result[10]~72 (
// Equation(s):
// \processor_without_memory|datapath|Result[10]~72_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & \memory_1|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ) ) ) ) # ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[10]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[10]~72 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[10]~72 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \processor_without_memory|datapath|Result[10]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N0
cyclonev_lcell_comb \processor_without_memory|datapath|Result[10]~74 (
// Equation(s):
// \processor_without_memory|datapath|Result[10]~74_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( \processor_without_memory|datapath|adder_0|Add0~33_sumout  & ( ((\processor_without_memory|datapath|Result[10]~72_combout  & 
// \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \processor_without_memory|datapath|adder_0|Add0~33_sumout  & ( ((\processor_without_memory|datapath|Result[10]~73_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout )) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~33_sumout  & ( 
// (\processor_without_memory|datapath|Result[10]~72_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & !\processor_without_memory|controller|opdecoder|Decoder0~2_combout )) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~33_sumout  & ( (\processor_without_memory|datapath|Result[10]~73_combout  & 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & !\processor_without_memory|controller|opdecoder|Decoder0~2_combout )) ) ) )

	.dataa(!\processor_without_memory|datapath|Result[10]~73_combout ),
	.datab(!\processor_without_memory|datapath|Result[10]~72_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[10]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[10]~74 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[10]~74 .lut_mask = 64'h0500030005FF03FF;
defparam \processor_without_memory|datapath|Result[10]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N48
cyclonev_lcell_comb \processor_without_memory|datapath|Result[10]~75 (
// Equation(s):
// \processor_without_memory|datapath|Result[10]~75_combout  = ( \processor_without_memory|datapath|ALU|Mux21~0_combout  & ( ((\processor_without_memory|datapath|Result[8]~35_combout  & !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) # 
// (\processor_without_memory|datapath|Result[10]~74_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux21~0_combout  & ( \processor_without_memory|datapath|Result[10]~74_combout  ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|datapath|Result[10]~74_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[10]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[10]~75 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[10]~75 .lut_mask = 64'h00FF00FF30FF30FF;
defparam \processor_without_memory|datapath|Result[10]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N18
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[10]~11 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[10]~11_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[10]~75_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[10]~75_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[10]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[10]~11 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[10]~11 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N36
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a26~portadataout  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a18~portadataout  ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N30
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a42~portadataout ) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & \memory_1|altsyncram_component|auto_generated|ram_block1a42~portadataout ) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h0505AFAF22772277;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N6
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  = ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout 
//  ) ) # ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  ) ) ) # ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  & ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout 
//  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N48
cyclonev_lcell_comb \processor_without_memory|datapath|SrcB[3]~6 (
// Equation(s):
// \processor_without_memory|datapath|SrcB[3]~6_combout  = ( \processor_without_memory|datapath|register|read_data2[3]~4_combout  & ( (!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ) # 
// ((!\processor_without_memory|datapath|extend|immext~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|immext~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ))) ) ) # ( !\processor_without_memory|datapath|register|read_data2[3]~4_combout  & ( (\processor_without_memory|controller|opdecoder|WideOr1~1_combout  & 
// ((!\processor_without_memory|datapath|extend|immext~0_combout  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\processor_without_memory|datapath|extend|immext~0_combout  & 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\processor_without_memory|datapath|extend|immext~0_combout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|register|read_data2[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|SrcB[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|SrcB[3]~6 .extended_lut = "off";
defparam \processor_without_memory|datapath|SrcB[3]~6 .lut_mask = 64'h010B010BF1FBF1FB;
defparam \processor_without_memory|datapath|SrcB[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux28~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux28~0_combout  = ( \processor_without_memory|datapath|register|read_data1[3]~36_combout  & ( \processor_without_memory|datapath|ALU|Add0~44_sumout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) # ((\processor_without_memory|datapath|SrcB[3]~6_combout )))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (((\processor_without_memory|datapath|ALU|Add1~43_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ))) ) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data1[3]~36_combout  & ( \processor_without_memory|datapath|ALU|Add0~44_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// ((\processor_without_memory|datapath|ALU|Add1~43_sumout ))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|SrcB[3]~6_combout )))) ) ) ) # ( 
// \processor_without_memory|datapath|register|read_data1[3]~36_combout  & ( !\processor_without_memory|datapath|ALU|Add0~44_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|SrcB[3]~6_combout ))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (((\processor_without_memory|datapath|ALU|Add1~43_sumout )) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ))) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[3]~36_combout  & ( !\processor_without_memory|datapath|ALU|Add0~44_sumout  & ( 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|ALU|Add1~43_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|SrcB[3]~6_combout )))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|SrcB[3]~6_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~43_sumout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[3]~36_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~44_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux28~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux28~0 .lut_mask = 64'h0145135789CD9BDF;
defparam \processor_without_memory|datapath|ALU|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N21
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux28~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux28~1_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ( \processor_without_memory|datapath|ALU|Mux28~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Mux28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux28~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux28~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \processor_without_memory|datapath|ALU|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[15]~16_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[15]~16_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024051023121022332B50";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[15]~16_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[15]~16_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[15]~93 (
// Equation(s):
// \processor_without_memory|datapath|Result[15]~93_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 )) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( (\memory_1|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[15]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[15]~93 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[15]~93 .lut_mask = 64'h3355000F3355FF0F;
defparam \processor_without_memory|datapath|Result[15]~93 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[15]~16_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[15]~16_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[15]~16_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \memory_1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[15]~16_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\memory_1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "memory:memory_1|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "clear0";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_1|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N42
cyclonev_lcell_comb \processor_without_memory|datapath|Result[15]~92 (
// Equation(s):
// \processor_without_memory|datapath|Result[15]~92_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( \memory_1|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) # (\memory_1|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( \memory_1|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) # (\memory_1|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & \memory_1|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & \memory_1|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[15]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[15]~92 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[15]~92 .lut_mask = 64'h404370734C4F7C7F;
defparam \processor_without_memory|datapath|Result[15]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N18
cyclonev_lcell_comb \processor_without_memory|datapath|Result[15]~94 (
// Equation(s):
// \processor_without_memory|datapath|Result[15]~94_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( \processor_without_memory|datapath|adder_0|Add0~53_sumout  & ( 
// ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & \processor_without_memory|datapath|Result[15]~92_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( \processor_without_memory|datapath|adder_0|Add0~53_sumout  & ( ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// \processor_without_memory|datapath|Result[15]~93_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// !\processor_without_memory|datapath|adder_0|Add0~53_sumout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// \processor_without_memory|datapath|Result[15]~92_combout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~53_sumout  & ( 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & \processor_without_memory|datapath|Result[15]~93_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datac(!\processor_without_memory|datapath|Result[15]~93_combout ),
	.datad(!\processor_without_memory|datapath|Result[15]~92_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[15]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[15]~94 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[15]~94 .lut_mask = 64'h0404004437373377;
defparam \processor_without_memory|datapath|Result[15]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N33
cyclonev_lcell_comb \processor_without_memory|datapath|Result[15]~95 (
// Equation(s):
// \processor_without_memory|datapath|Result[15]~95_combout  = ( \processor_without_memory|datapath|Result[15]~94_combout  ) # ( !\processor_without_memory|datapath|Result[15]~94_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  
// & (\processor_without_memory|datapath|Result[8]~35_combout  & \processor_without_memory|datapath|ALU|Mux16~0_combout )) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[15]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[15]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[15]~95 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[15]~95 .lut_mask = 64'h02020202FFFFFFFF;
defparam \processor_without_memory|datapath|Result[15]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N54
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[15]~16 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[15]~16_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[15]~95_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[15]~95_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[15]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[15]~16 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[15]~16 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N12
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \memory_1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N0
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a39~portadataout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (\memory_1|altsyncram_component|auto_generated|ram_block1a39~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0F0055330FFF5533;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N33
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  = ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  ) ) # 
// ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  ) 
// ) ) # ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( 
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h555555550000FFFF;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N18
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[2]~31 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[2]~31_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[2]~43_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[2]~43_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout )) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[2]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[2]~31 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[2]~31 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[2]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N48
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux29~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux29~0_combout  = ( \processor_without_memory|datapath|register|read_data1[2]~31_combout  & ( \processor_without_memory|datapath|SrcB[2]~2_combout  & ( 
// ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add0~40_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add1~39_sumout 
// )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[2]~31_combout  & ( \processor_without_memory|datapath|SrcB[2]~2_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add0~40_sumout )) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add1~39_sumout ))))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) ) # ( \processor_without_memory|datapath|register|read_data1[2]~31_combout  & ( !\processor_without_memory|datapath|SrcB[2]~2_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add0~40_sumout )) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add1~39_sumout ))))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout )) ) ) ) # ( !\processor_without_memory|datapath|register|read_data1[2]~31_combout  & ( !\processor_without_memory|datapath|SrcB[2]~2_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add0~40_sumout )) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add1~39_sumout ))))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add0~40_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~39_sumout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[2]~31_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux29~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux29~0 .lut_mask = 64'h082A193B193B5D7F;
defparam \processor_without_memory|datapath|ALU|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux29~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux29~1_combout  = ( \processor_without_memory|datapath|ALU|Mux29~0_combout  & ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux29~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux29~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \processor_without_memory|datapath|ALU|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N30
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # (\memory_0|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a48~portadataout  & 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a48~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N36
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a24~portadataout ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\memory_0|altsyncram_component|auto_generated|ram_block1a24~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h330F0055330FFF55;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y27_N48
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( 
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q 
//  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  ) ) ) # ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N54
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|Decoder0~2 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|Decoder0~2_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  
// & \processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout ))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout ),
	.datae(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|Decoder0~2 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|Decoder0~2 .lut_mask = 64'h0000000000000001;
defparam \processor_without_memory|controller|opdecoder|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N42
cyclonev_lcell_comb \processor_without_memory|datapath|Result[2]~33 (
// Equation(s):
// \processor_without_memory|datapath|Result[2]~33_combout  = (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_b [2]) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout )))

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[2]~33 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[2]~33 .lut_mask = 64'h050F050F050F050F;
defparam \processor_without_memory|datapath|Result[2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[2]~3_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[2]~3_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[2]~3_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[2]~3_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[2]~40 (
// Equation(s):
// \processor_without_memory|datapath|Result[2]~40_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_0|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[2]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[2]~40 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[2]~40 .lut_mask = 64'h3500350F35F035FF;
defparam \processor_without_memory|datapath|Result[2]~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[2]~3_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[2]~3_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012880000200000800";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[2]~3_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \memory_0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[2]~3_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\memory_0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "memory:memory_0|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "clear0";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_0|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N30
cyclonev_lcell_comb \processor_without_memory|datapath|Result[2]~41 (
// Equation(s):
// \processor_without_memory|datapath|Result[2]~41_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & !\memory_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [1])) # (\memory_0|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[2]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[2]~41 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[2]~41 .lut_mask = 64'h3500350F35F035FF;
defparam \processor_without_memory|datapath|Result[2]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N3
cyclonev_lcell_comb \processor_without_memory|datapath|Result[2]~42 (
// Equation(s):
// \processor_without_memory|datapath|Result[2]~42_combout  = ( \processor_without_memory|datapath|ALU|Mux29~0_combout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((!\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// ((\processor_without_memory|datapath|Result[2]~41_combout ))))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Mux29~0_combout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[2]~41_combout  & \processor_without_memory|controller|opdecoder|Decoder0~3_combout 
// )) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\processor_without_memory|datapath|Result[2]~41_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[2]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[2]~42 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[2]~42 .lut_mask = 64'h000C000CAA2EAA2E;
defparam \processor_without_memory|datapath|Result[2]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N54
cyclonev_lcell_comb \processor_without_memory|datapath|Result[2]~43 (
// Equation(s):
// \processor_without_memory|datapath|Result[2]~43_combout  = ( \processor_without_memory|datapath|Result[2]~42_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ((!\processor_without_memory|datapath|Result[2]~33_combout ) # 
// ((\processor_without_memory|datapath|Result[2]~40_combout )))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (((\processor_without_memory|datapath|adder_0|Add0~1_sumout )))) ) ) # ( 
// !\processor_without_memory|datapath|Result[2]~42_combout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (\processor_without_memory|datapath|Result[2]~33_combout  & (\processor_without_memory|datapath|Result[2]~40_combout ))) # 
// (\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & (((\processor_without_memory|datapath|adder_0|Add0~1_sumout )))) ) )

	.dataa(!\processor_without_memory|datapath|Result[2]~33_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datac(!\processor_without_memory|datapath|Result[2]~40_combout ),
	.datad(!\processor_without_memory|datapath|adder_0|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|Result[2]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[2]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[2]~43 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[2]~43 .lut_mask = 64'h043704378CBF8CBF;
defparam \processor_without_memory|datapath|Result[2]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N33
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[2]~3 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[2]~3_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[2]~43_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[2]~43_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[2]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[2]~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[2]~3 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N12
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N6
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( \memory_0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( \memory_0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (\memory_0|altsyncram_component|auto_generated|ram_block1a2~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h0F0055330FFF5533;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N39
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout 
//  ) ) # ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  ) ) ) # ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( 
// !\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N15
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|Decoder0~0 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|Decoder0~0_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & !\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout 
// ))) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|Decoder0~0 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|Decoder0~0 .lut_mask = 64'h0000000020002000;
defparam \processor_without_memory|controller|opdecoder|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N42
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|Decoder0~3 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|Decoder0~3_combout  = ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( 
// \processor_without_memory|controller|opdecoder|Decoder0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|Decoder0~3 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|Decoder0~3 .lut_mask = 64'h3333000000000000;
defparam \processor_without_memory|controller|opdecoder|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N48
cyclonev_lcell_comb \processor_without_memory|datapath|Result[8]~35 (
// Equation(s):
// \processor_without_memory|datapath|Result[8]~35_combout  = ( !\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ( !\processor_without_memory|controller|opdecoder|Decoder0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[8]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[8]~35 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[8]~35 .lut_mask = 64'hF0F0F0F000000000;
defparam \processor_without_memory|datapath|Result[8]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux15~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux15~2_combout  = ( \processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( \processor_without_memory|datapath|SrcB[16]~16_combout  & ( 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|register|read_data1[16]~50_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux15~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux15~2 .lut_mask = 64'h0000000000004040;
defparam \processor_without_memory|datapath|ALU|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux15~4 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux15~4_combout  = ( \processor_without_memory|datapath|ALU|Add0~96_sumout  & ( \processor_without_memory|datapath|ALU|Mux18~0_combout  ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux18~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~96_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux15~4 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux15~4 .lut_mask = 64'h0000000055555555;
defparam \processor_without_memory|datapath|ALU|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[16]~17_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[16]~17_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[16]~17_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[16]~17_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N39
cyclonev_lcell_comb \processor_without_memory|datapath|Result[16]~96 (
// Equation(s):
// \processor_without_memory|datapath|Result[16]~96_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & \memory_2|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ) ) ) ) # ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[16]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[16]~96 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[16]~96 .lut_mask = 64'h272727270055AAFF;
defparam \processor_without_memory|datapath|Result[16]~96 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[16]~17_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[16]~17_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[16]~17_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[16]~17_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000557335357351151155F33";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N6
cyclonev_lcell_comb \processor_without_memory|datapath|Result[16]~97 (
// Equation(s):
// \processor_without_memory|datapath|Result[16]~97_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 )))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// \memory_2|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 )))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  & (\memory_3|altsyncram_component|auto_generated|address_reg_b [0]))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 )) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[16]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[16]~97 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[16]~97 .lut_mask = 64'h02075257A2A7F2F7;
defparam \processor_without_memory|datapath|Result[16]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N36
cyclonev_lcell_comb \processor_without_memory|datapath|Result[16]~98 (
// Equation(s):
// \processor_without_memory|datapath|Result[16]~98_combout  = ( \processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( \processor_without_memory|datapath|adder_0|Add0~57_sumout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\processor_without_memory|datapath|Result[16]~97_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\processor_without_memory|datapath|Result[16]~96_combout ))) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( !\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( 
// \processor_without_memory|datapath|adder_0|Add0~57_sumout  & ( \processor_without_memory|controller|opdecoder|Decoder0~2_combout  ) ) ) # ( \processor_without_memory|controller|opdecoder|Decoder0~3_combout  & ( 
// !\processor_without_memory|datapath|adder_0|Add0~57_sumout  & ( (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\processor_without_memory|datapath|Result[16]~97_combout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & (\processor_without_memory|datapath|Result[16]~96_combout )))) ) ) )

	.dataa(!\processor_without_memory|datapath|Result[16]~96_combout ),
	.datab(!\processor_without_memory|datapath|Result[16]~97_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datae(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[16]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[16]~98 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[16]~98 .lut_mask = 64'h000030500F0F3F5F;
defparam \processor_without_memory|datapath|Result[16]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N39
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux15~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux15~1_combout  = ( \processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( \processor_without_memory|datapath|SrcB[16]~16_combout  & ( 
// ((\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & \processor_without_memory|datapath|ALU|Add1~95_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( \processor_without_memory|datapath|SrcB[16]~16_combout  & ( ((\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// \processor_without_memory|datapath|ALU|Add1~95_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( \processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( 
// !\processor_without_memory|datapath|SrcB[16]~16_combout  & ( ((\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & \processor_without_memory|datapath|ALU|Add1~95_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) 
// ) ) # ( !\processor_without_memory|datapath|register|read_data1[16]~50_combout  & ( !\processor_without_memory|datapath|SrcB[16]~16_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (\processor_without_memory|datapath|ALU|Add1~95_sumout  & !\processor_without_memory|controller|ALUdecoder|Mux2~0_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|ALU|Add1~95_sumout ),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datae(!\processor_without_memory|datapath|register|read_data1[16]~50_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux15~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux15~1 .lut_mask = 64'h050005FF05FF05FF;
defparam \processor_without_memory|datapath|ALU|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[16]~99 (
// Equation(s):
// \processor_without_memory|datapath|Result[16]~99_combout  = ( \processor_without_memory|datapath|Result[16]~98_combout  & ( \processor_without_memory|datapath|ALU|Mux15~1_combout  ) ) # ( !\processor_without_memory|datapath|Result[16]~98_combout  & ( 
// \processor_without_memory|datapath|ALU|Mux15~1_combout  & ( (\processor_without_memory|datapath|Result[8]~35_combout  & ((\processor_without_memory|datapath|ALU|Mux15~2_combout ) # (\processor_without_memory|datapath|ALU|Mux15~0_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|Result[16]~98_combout  & ( !\processor_without_memory|datapath|ALU|Mux15~1_combout  ) ) # ( !\processor_without_memory|datapath|Result[16]~98_combout  & ( !\processor_without_memory|datapath|ALU|Mux15~1_combout  & ( 
// (\processor_without_memory|datapath|Result[8]~35_combout  & (((\processor_without_memory|datapath|ALU|Mux15~0_combout  & \processor_without_memory|datapath|ALU|Mux15~4_combout )) # (\processor_without_memory|datapath|ALU|Mux15~2_combout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux15~0_combout ),
	.datab(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux15~2_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux15~4_combout ),
	.datae(!\processor_without_memory|datapath|Result[16]~98_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[16]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[16]~99 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[16]~99 .lut_mask = 64'h0313FFFF1313FFFF;
defparam \processor_without_memory|datapath|Result[16]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N12
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[16]~17 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[16]~17_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[16]~99_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[16]~99_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[16]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[16]~17 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[16]~17 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N36
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( \memory_2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a56~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( \memory_2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a40~portadataout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a56~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & \memory_2|altsyncram_component|auto_generated|ram_block1a40~portadataout ) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h050511BBAFAF11BB;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N24
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a24~portadataout  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a16~portadataout  ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N39
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  & ( 
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout 
//  ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  & ( 
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N27
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data1[20]~46 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data1[20]~46_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[20]~115_combout  ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[20]~115_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[20]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data1[20]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data1[20]~46 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data1[20]~46 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data1[20]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux11~3 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux11~3_combout  = ( !\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( \processor_without_memory|datapath|SrcB[20]~15_combout  & ( 
// (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & 
// (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & !\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))) ) ) ) # ( \processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( 
// !\processor_without_memory|datapath|SrcB[20]~15_combout  & ( (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & 
// (!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & !\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ))) ) ) ) # ( !\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ( 
// !\processor_without_memory|datapath|SrcB[20]~15_combout  ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datae(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.dataf(!\processor_without_memory|datapath|SrcB[20]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux11~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux11~3 .lut_mask = 64'hFFFF800080000000;
defparam \processor_without_memory|datapath|ALU|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N12
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux11~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux11~0_combout  = ( \processor_without_memory|datapath|SrcB[20]~15_combout  & ( \processor_without_memory|datapath|Result[20]~115_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// (((!\processor_without_memory|datapath|ALU|Mux11~3_combout ) # (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) ) # ( 
// !\processor_without_memory|datapath|SrcB[20]~15_combout  & ( \processor_without_memory|datapath|Result[20]~115_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  
// & ((!\processor_without_memory|datapath|ALU|Mux11~3_combout ) # (\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) ) ) ) # ( \processor_without_memory|datapath|SrcB[20]~15_combout  & ( 
// !\processor_without_memory|datapath|Result[20]~115_combout  & ( (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & \processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux11~3_combout ),
	.datae(!\processor_without_memory|datapath|SrcB[20]~15_combout ),
	.dataf(!\processor_without_memory|datapath|Result[20]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux11~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux11~0 .lut_mask = 64'h0000050505010F07;
defparam \processor_without_memory|datapath|ALU|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N30
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux11~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux11~2_combout  = ( !\processor_without_memory|datapath|ALU|Mux11~0_combout  & ( \processor_without_memory|datapath|ALU|Add1~111_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux11~0_combout  & ( !\processor_without_memory|datapath|ALU|Add1~111_sumout  ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datad(gnd),
	.datae(!\processor_without_memory|datapath|ALU|Mux11~0_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~111_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux11~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux11~2 .lut_mask = 64'hFFFF0000CFCF0000;
defparam \processor_without_memory|datapath|ALU|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[20]~21_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode949w [3]),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[20]~21_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005505041511014131D15";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode989w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[20]~21_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[20]~21_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \processor_without_memory|datapath|Result[20]~113 (
// Equation(s):
// \processor_without_memory|datapath|Result[20]~113_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (!\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_3|altsyncram_component|auto_generated|address_reg_b [0])) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[20]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[20]~113 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[20]~113 .lut_mask = 64'h028A139B46CE57DF;
defparam \processor_without_memory|datapath|Result[20]~113 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[20]~21_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[20]~21_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1000w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[20]~21_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \memory_2|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory_2|altsyncram_component|auto_generated|decode3|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk1~inputCLKENA0_outclk ),
	.ena0(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\reset~inputCLKENA0_outclk ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\processor_without_memory|datapath|flipflop|q [12],\processor_without_memory|datapath|flipflop|q [11],\processor_without_memory|datapath|flipflop|q [10],\processor_without_memory|datapath|flipflop|q [9],\processor_without_memory|datapath|flipflop|q [8],
\processor_without_memory|datapath|flipflop|q [7],\processor_without_memory|datapath|flipflop|q [6],\processor_without_memory|datapath|flipflop|q [5],\processor_without_memory|datapath|flipflop|q [4],\processor_without_memory|datapath|flipflop|q [3],
\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\processor_without_memory|datapath|register|read_data2[20]~21_combout }),
	.portbaddr({\processor_without_memory|datapath|ALU|Mux19~1_combout ,\processor_without_memory|datapath|ALU|Mux20~1_combout ,\processor_without_memory|datapath|ALU|Mux21~1_combout ,\processor_without_memory|datapath|ALU|Mux22~1_combout ,
\processor_without_memory|datapath|ALU|Mux23~1_combout ,\processor_without_memory|datapath|ALU|Mux24~1_combout ,\processor_without_memory|datapath|ALU|Mux25~1_combout ,\processor_without_memory|datapath|ALU|Mux26~1_combout ,
\processor_without_memory|datapath|ALU|Mux27~1_combout ,\processor_without_memory|datapath|ALU|Mux28~1_combout ,\processor_without_memory|datapath|ALU|Mux29~1_combout ,vcc,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\memory_2|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../../memory/rtl/Riscvt.mif";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "memory:memory_2|altsyncram:altsyncram_component|altsyncram_42s2:auto_generated|ALTSYNCRAM";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "clear0";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory_2|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \processor_without_memory|datapath|Result[20]~112 (
// Equation(s):
// \processor_without_memory|datapath|Result[20]~112_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( \memory_2|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( (\memory_2|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  & \memory_3|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [0] & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_b [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datab(!\memory_2|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[20]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[20]~112 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[20]~112 .lut_mask = 64'h03F3050503F3F5F5;
defparam \processor_without_memory|datapath|Result[20]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N24
cyclonev_lcell_comb \processor_without_memory|datapath|Result[20]~114 (
// Equation(s):
// \processor_without_memory|datapath|Result[20]~114_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( \processor_without_memory|datapath|adder_0|Add0~73_sumout  & ( 
// ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & \processor_without_memory|datapath|Result[20]~112_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( \processor_without_memory|datapath|adder_0|Add0~73_sumout  & ( ((\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & 
// \processor_without_memory|datapath|Result[20]~113_combout )) # (\processor_without_memory|controller|opdecoder|Decoder0~2_combout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// !\processor_without_memory|datapath|adder_0|Add0~73_sumout  & ( (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & 
// \processor_without_memory|datapath|Result[20]~112_combout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_b [2] & ( !\processor_without_memory|datapath|adder_0|Add0~73_sumout  & ( 
// (\processor_without_memory|controller|opdecoder|Decoder0~3_combout  & (!\processor_without_memory|controller|opdecoder|Decoder0~2_combout  & \processor_without_memory|datapath|Result[20]~113_combout )) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|Decoder0~3_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|Decoder0~2_combout ),
	.datac(!\processor_without_memory|datapath|Result[20]~113_combout ),
	.datad(!\processor_without_memory|datapath|Result[20]~112_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\processor_without_memory|datapath|adder_0|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[20]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[20]~114 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[20]~114 .lut_mask = 64'h0404004437373377;
defparam \processor_without_memory|datapath|Result[20]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N36
cyclonev_lcell_comb \processor_without_memory|datapath|Result[20]~115 (
// Equation(s):
// \processor_without_memory|datapath|Result[20]~115_combout  = ( \processor_without_memory|datapath|ALU|Mux11~2_combout  & ( \processor_without_memory|datapath|Result[20]~114_combout  ) ) # ( !\processor_without_memory|datapath|ALU|Mux11~2_combout  & ( 
// \processor_without_memory|datapath|Result[20]~114_combout  ) ) # ( \processor_without_memory|datapath|ALU|Mux11~2_combout  & ( !\processor_without_memory|datapath|Result[20]~114_combout  & ( (\processor_without_memory|datapath|ALU|Mux18~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|datapath|ALU|Add0~112_sumout  & \processor_without_memory|datapath|Result[8]~35_combout ))) ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux11~2_combout  & 
// ( !\processor_without_memory|datapath|Result[20]~114_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|datapath|Result[8]~35_combout ) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux18~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add0~112_sumout ),
	.datad(!\processor_without_memory|datapath|Result[8]~35_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Mux11~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[20]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|Result[20]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|Result[20]~115 .extended_lut = "off";
defparam \processor_without_memory|datapath|Result[20]~115 .lut_mask = 64'h00CC0004FFFFFFFF;
defparam \processor_without_memory|datapath|Result[20]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N15
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[20]~21 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[20]~21_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[20]~115_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[20]~115_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[20]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[20]~21 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[20]~21 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N6
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & \memory_2|altsyncram_component|auto_generated|ram_block1a4~portadataout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h00CC33FF47474747;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a36~portadataout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & \memory_2|altsyncram_component|auto_generated|ram_block1a36~portadataout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h00CC33FF47474747;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N39
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout 
//  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N51
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[21]~22 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[21]~22_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[21]~119_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[21]~119_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[21]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[21]~22 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[21]~22 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N48
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h110311CFDD03DDCF;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N24
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a37~portadataout  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # (\memory_2|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_2|altsyncram_component|auto_generated|ram_block1a45~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h470047CC473347FF;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N42
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  ) ) # 
// ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  ) 
// ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( 
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N9
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[12]~13 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[12]~13_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[12]~83_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[12]~83_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[12]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[12]~13 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[12]~13 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N30
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a28~portadataout )) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a28~portadataout )) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a20~portadataout ) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (\memory_1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h0303F3F305F505F5;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N24
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a60~portadataout ) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & \memory_1|altsyncram_component|auto_generated|ram_block1a60~portadataout ) ) ) ) # ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N12
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  = ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N36
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[12]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[12]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[12]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N38
dffeas \processor_without_memory|datapath|flipflop|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[12]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~41_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[12] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N12
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (\memory_0|altsyncram_component|auto_generated|ram_block1a15~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h000FFF0F33553355;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N6
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( \memory_0|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a55~portadataout ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\memory_0|altsyncram_component|auto_generated|ram_block1a55~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h330F5500330F55FF;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N18
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) # 
// ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h33330F0F33330F0F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N51
cyclonev_lcell_comb \processor_without_memory|datapath|extend|Mux0~0 (
// Equation(s):
// \processor_without_memory|datapath|extend|Mux0~0_combout  = ( \processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout  & ( (!\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout  & 
// (((\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )))) # (\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # (\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & 
// ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ))))) ) ) # ( !\processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  ) 
// )

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|extend|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|extend|Mux0~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|extend|Mux0~0 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \processor_without_memory|datapath|extend|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N9
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[11]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[11]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[11]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N11
dffeas \processor_without_memory|datapath|flipflop|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[11]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~37_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[11] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N57
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0C443F440C773F77;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N54
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a30~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a6~portadataout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a30~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & \memory_3|altsyncram_component|auto_generated|ram_block1a6~portadataout ) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N48
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  ) ) # 
// ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h0F0F33330F0F3333;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N51
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[10]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[10]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~45_sumout 

	.dataa(!\processor_without_memory|datapath|adder_1|Add0~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[10]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \processor_without_memory|datapath|flipflop|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N52
dffeas \processor_without_memory|datapath|flipflop|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[10]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~33_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[10] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N12
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a37~portadataout  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|ram_block1a45~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h470047CC473347FF;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N45
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[9]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[9]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~41_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|adder_1|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[9]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processor_without_memory|datapath|flipflop|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N46
dffeas \processor_without_memory|datapath|flipflop|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[9]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~29_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[9] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N21
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a52~portadataout ))))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a52~portadataout ))))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a52~portadataout ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h5030503F5F305F3F;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N54
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[8]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[8]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[8]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y17_N56
dffeas \processor_without_memory|datapath|flipflop|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[8]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~25_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[8] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N30
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0A220A775F225F77;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N6
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[7]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[7]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~33_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|adder_1|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[7]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processor_without_memory|datapath|flipflop|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N8
dffeas \processor_without_memory|datapath|flipflop|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[7]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~21_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[7] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N18
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a58~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a34~portadataout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a58~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & \memory_3|altsyncram_component|auto_generated|ram_block1a34~portadataout ) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[6]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[6]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[6]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N38
dffeas \processor_without_memory|datapath|flipflop|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[6]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~17_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[6] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N12
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory_3|altsyncram_component|auto_generated|ram_block1a41~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # (\memory_3|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|ram_block1a41~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_3|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N6
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[5]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[5]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|adder_1|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[5]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processor_without_memory|datapath|flipflop|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N8
dffeas \processor_without_memory|datapath|flipflop|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[5]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~13_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[5] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N3
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N0
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \memory_3|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_3|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\memory_3|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|ram_block1a24~portadataout  & 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_3|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_3|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_3|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h00530F53F053FF53;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N0
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout  & ( 
// (\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h05050505F5F5F5F5;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[4]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[4]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~21_sumout 

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|adder_1|Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[4]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \processor_without_memory|datapath|flipflop|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N49
dffeas \processor_without_memory|datapath|flipflop|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[4]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~9_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[4] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_2|altsyncram_component|auto_generated|ram_block1a55~portadataout  & 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a31~portadataout ) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (\memory_2|altsyncram_component|auto_generated|ram_block1a31~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a15~portadataout )) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_2|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_2|altsyncram_component|auto_generated|ram_block1a15~portadataout )) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  = (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ))

	.dataa(gnd),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N51
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[3]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[3]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~17_sumout 

	.dataa(!\processor_without_memory|datapath|adder_1|Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[3]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \processor_without_memory|datapath|flipflop|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N52
dffeas \processor_without_memory|datapath|flipflop|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[3]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~5_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[3] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N0
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a57~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a57~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & \memory_1|altsyncram_component|auto_generated|ram_block1a33~portadataout ) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N42
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a17~portadataout ) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (\memory_1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N36
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  & ( 
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout 
//  ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  & ( 
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N54
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[2]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[2]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~13_sumout 

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|adder_1|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[2]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \processor_without_memory|datapath|flipflop|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N55
dffeas \processor_without_memory|datapath|flipflop|q[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[2]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~1_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N42
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # (\memory_0|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # (\memory_0|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory_0|altsyncram_component|auto_generated|ram_block1a51~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a43~portadataout  & 
// ((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a51~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0350035FF350F35F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N12
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # (\memory_0|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a3~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N0
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout  & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N30
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|WideOr1~0 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|WideOr1~0_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout 
//  & \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & ( 
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|WideOr1~0 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|WideOr1~0 .lut_mask = 64'h00000000A0800004;
defparam \processor_without_memory|controller|opdecoder|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N15
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|WideOr1~1 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|WideOr1~1_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  & ( \processor_without_memory|controller|opdecoder|WideOr1~0_combout  ) )

	.dataa(!\processor_without_memory|controller|opdecoder|WideOr1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|WideOr1~1 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|WideOr1~1 .lut_mask = 64'h0000000055555555;
defparam \processor_without_memory|controller|opdecoder|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N12
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux18~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux18~1_combout  = ( \processor_without_memory|datapath|SrcB[13]~12_combout  & ( \processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( 
// ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add0~84_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add1~83_sumout 
// )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) ) ) ) # ( !\processor_without_memory|datapath|SrcB[13]~12_combout  & ( \processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|ALU|Add0~84_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (((\processor_without_memory|datapath|ALU|Add1~83_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|SrcB[13]~12_combout  & ( !\processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|ALU|Add0~84_sumout ))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (((\processor_without_memory|datapath|ALU|Add1~83_sumout )) 
// # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ))) ) ) ) # ( !\processor_without_memory|datapath|SrcB[13]~12_combout  & ( !\processor_without_memory|datapath|register|read_data1[13]~40_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|ALU|Add0~84_sumout )) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add1~83_sumout ))))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add0~84_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~83_sumout ),
	.datae(!\processor_without_memory|datapath|SrcB[13]~12_combout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux18~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux18~1 .lut_mask = 64'h084C195D195D3B7F;
defparam \processor_without_memory|datapath|ALU|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N45
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3] = ( !\processor_without_memory|datapath|ALU|Mux16~0_combout  & ( (!\processor_without_memory|datapath|ALU|Mux17~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|datapath|ALU|Mux18~1_combout )) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3] .lut_mask = 64'h00A000A000000000;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N48
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N42
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_0|altsyncram_component|auto_generated|ram_block1a33~portadataout  & 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\memory_0|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N57
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  ) ) # 
// ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout  ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h555555550F0F0F0F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N48
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|ImmSrc[0]~4 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout  = ( \processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout  & ( (\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout  & 
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|ImmSrc[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|ImmSrc[0]~4 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|ImmSrc[0]~4 .lut_mask = 64'h0000000011111111;
defparam \processor_without_memory|controller|opdecoder|ImmSrc[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N21
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[14]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[14]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[14]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y19_N23
dffeas \processor_without_memory|datapath|flipflop|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[14]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~49_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[14] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N9
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout  = (!\processor_without_memory|datapath|flipflop|q [15] & (\processor_without_memory|datapath|flipflop|q [13] & !\processor_without_memory|datapath|flipflop|q [14]))

	.dataa(!\processor_without_memory|datapath|flipflop|q [15]),
	.datab(!\processor_without_memory|datapath|flipflop|q [13]),
	.datac(!\processor_without_memory|datapath|flipflop|q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \memory_2|altsyncram_component|auto_generated|rden_decode_a|w_anode967w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N57
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (\memory_0|altsyncram_component|auto_generated|ram_block1a12~portadataout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h303F303F50505F5F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y27_N0
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_0|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a60~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_0|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a36~portadataout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_0|altsyncram_component|auto_generated|ram_block1a60~portadataout )) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & \memory_0|altsyncram_component|auto_generated|ram_block1a36~portadataout ) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(!\memory_0|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N6
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout 
//  ) ) # ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  ) ) ) # ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  & ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout 
//  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N18
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|ALUOp[1]~0 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|ALUOp[1]~0_combout  = ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout  & ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout  & \memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~2_combout ),
	.datad(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~2_combout ),
	.datae(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~2_combout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|ALUOp[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|ALUOp[1]~0 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|ALUOp[1]~0 .lut_mask = 64'h0000000000200000;
defparam \processor_without_memory|controller|opdecoder|ALUOp[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N39
cyclonev_lcell_comb \processor_without_memory|controller|ALUdecoder|Mux3~0 (
// Equation(s):
// \processor_without_memory|controller|ALUdecoder|Mux3~0_combout  = ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ) # (!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|ALUdecoder|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|ALUdecoder|Mux3~0 .extended_lut = "off";
defparam \processor_without_memory|controller|ALUdecoder|Mux3~0 .lut_mask = 64'hFAFA0000FFFF0000;
defparam \processor_without_memory|controller|ALUdecoder|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N54
cyclonev_lcell_comb \processor_without_memory|controller|ALUdecoder|Mux3~1 (
// Equation(s):
// \processor_without_memory|controller|ALUdecoder|Mux3~1_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & ( 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & \processor_without_memory|controller|opdecoder|Decoder0~0_combout ) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( 
// !\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & ( (!\processor_without_memory|controller|opdecoder|ALUOp[1]~0_combout  & (((\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & 
// \processor_without_memory|controller|opdecoder|Decoder0~0_combout )))) # (\processor_without_memory|controller|opdecoder|ALUOp[1]~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~0_combout ) # 
// ((\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & \processor_without_memory|controller|opdecoder|Decoder0~0_combout )))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( 
// !\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & ( (\processor_without_memory|controller|opdecoder|ALUOp[1]~0_combout  & !\processor_without_memory|controller|ALUdecoder|Mux3~0_combout ) ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|ALUOp[1]~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~0_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~0_combout ),
	.datae(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|ALUdecoder|Mux3~1 .extended_lut = "off";
defparam \processor_without_memory|controller|ALUdecoder|Mux3~1 .lut_mask = 64'h4444444F0000000F;
defparam \processor_without_memory|controller|ALUdecoder|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux17~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux17~0_combout  = ( \processor_without_memory|datapath|ALU|Add1~87_sumout  & ( \processor_without_memory|datapath|register|read_data1[14]~39_combout  & ( 
// ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|ALU|Add0~88_sumout ))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|SrcB[14]~11_combout 
// ))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) ) ) ) # ( !\processor_without_memory|datapath|ALU|Add1~87_sumout  & ( \processor_without_memory|datapath|register|read_data1[14]~39_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|ALU|Add0~88_sumout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|SrcB[14]~11_combout )))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout )) ) ) ) # ( \processor_without_memory|datapath|ALU|Add1~87_sumout  & ( !\processor_without_memory|datapath|register|read_data1[14]~39_combout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|ALU|Add0~88_sumout )))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ) # ((\processor_without_memory|datapath|SrcB[14]~11_combout )))) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add1~87_sumout  & ( !\processor_without_memory|datapath|register|read_data1[14]~39_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ((\processor_without_memory|datapath|ALU|Add0~88_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|SrcB[14]~11_combout ))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datac(!\processor_without_memory|datapath|SrcB[14]~11_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~88_sumout ),
	.datae(!\processor_without_memory|datapath|ALU|Add1~87_sumout ),
	.dataf(!\processor_without_memory|datapath|register|read_data1[14]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux17~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux17~0 .lut_mask = 64'h018945CD139B57DF;
defparam \processor_without_memory|datapath|ALU|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N48
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|decode3|w_anode878w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3] = ( !\processor_without_memory|datapath|ALU|Mux16~0_combout  & ( (!\processor_without_memory|datapath|ALU|Mux17~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|datapath|ALU|Mux18~1_combout  & \processor_without_memory|controller|opdecoder|Decoder0~1_combout ))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|decode3|w_anode878w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode878w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode878w[3] .lut_mask = 64'h0008000800000000;
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode878w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N18
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h3050305F3F503F5F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N48
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( \memory_0|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \memory_0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_0|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_0|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\memory_0|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N12
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( 
// (\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h505050505F5F5F5F;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N15
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|Decoder0~1 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|Decoder0~1_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & 
// \processor_without_memory|controller|opdecoder|Decoder0~0_combout ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|Decoder0~1 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|Decoder0~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \processor_without_memory|controller|opdecoder|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N57
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|decode3|w_anode908w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3] = ( !\processor_without_memory|datapath|ALU|Mux18~1_combout  & ( !\processor_without_memory|datapath|ALU|Mux17~0_combout  & ( (\processor_without_memory|datapath|ALU|Mux16~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & \processor_without_memory|controller|opdecoder|Decoder0~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~1_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|decode3|w_anode908w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode908w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode908w[3] .lut_mask = 64'h0030000000000000;
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode908w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N48
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( \memory_1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\memory_1|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h5030503F5F305F3F;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N48
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \memory_1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (\memory_1|altsyncram_component|auto_generated|ram_block1a30~portadataout  & 
// ((\memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\memory_1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1])) # (\memory_1|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N6
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  & ( 
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout 
//  ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  & ( 
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N0
cyclonev_lcell_comb \processor_without_memory|controller|ALUdecoder|Mux1~0 (
// Equation(s):
// \processor_without_memory|controller|ALUdecoder|Mux1~0_combout  = ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & ( 
// (!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & \processor_without_memory|controller|opdecoder|ALUOp[1]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|ALUOp[1]~0_combout ),
	.datad(gnd),
	.datae(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|ALUdecoder|Mux1~0 .extended_lut = "off";
defparam \processor_without_memory|controller|ALUdecoder|Mux1~0 .lut_mask = 64'h00000C0C00000000;
defparam \processor_without_memory|controller|ALUdecoder|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N15
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|decode3|w_anode888w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3] = ( \processor_without_memory|datapath|ALU|Mux17~0_combout  & ( (!\processor_without_memory|datapath|ALU|Mux16~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|controller|opdecoder|Decoder0~1_combout  & !\processor_without_memory|datapath|ALU|Mux18~1_combout ))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|controller|opdecoder|Decoder0~1_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|decode3|w_anode888w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode888w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode888w[3] .lut_mask = 64'h0000000008000800;
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode888w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N30
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a31~portadataout  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a23~portadataout  ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \memory_3|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\memory_3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N57
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  = (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout )))

	.dataa(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h550F550F550F550F;
defparam \memory_3|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N21
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[13]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[13]~feeder_combout  = \processor_without_memory|datapath|adder_1|Add0~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|datapath|adder_1|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[13]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processor_without_memory|datapath|flipflop|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N22
dffeas \processor_without_memory|datapath|flipflop|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[13]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~45_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[13] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N48
cyclonev_lcell_comb \memory_3|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \memory_3|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \processor_without_memory|datapath|flipflop|q [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|flipflop|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_3|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \memory_3|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory_3|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N49
dffeas \memory_3|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\memory_3|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \memory_3|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N42
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  = ( \memory_1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( \memory_1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & \memory_1|altsyncram_component|auto_generated|ram_block1a5~portadataout ) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datae(!\memory_1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h2222777705AF05AF;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N24
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  = ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( \memory_1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]) # (\memory_1|altsyncram_component|auto_generated|ram_block1a61~portadataout ) ) ) ) # ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \memory_1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_1|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) ) ) ) # ( \memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\memory_1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & \memory_1|altsyncram_component|auto_generated|ram_block1a61~portadataout ) ) ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ( !\memory_1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_1|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_1|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\memory_1|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(!\memory_1|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(!\memory_1|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\memory_1|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h227705052277AFAF;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N51
cyclonev_lcell_comb \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  = ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( 
// (\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) # ( !\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout 
//  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N3
cyclonev_lcell_comb \processor_without_memory|controller|ALUdecoder|Mux2~0 (
// Equation(s):
// \processor_without_memory|controller|ALUdecoder|Mux2~0_combout  = ( \memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( \processor_without_memory|controller|opdecoder|ALUOp[1]~0_combout  & ( 
// \memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  ) ) )

	.dataa(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory_1|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|controller|opdecoder|ALUOp[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|ALUdecoder|Mux2~0 .extended_lut = "off";
defparam \processor_without_memory|controller|ALUdecoder|Mux2~0 .lut_mask = 64'h0000000000005555;
defparam \processor_without_memory|controller|ALUdecoder|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux16~0 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux16~0_combout  = ( \processor_without_memory|datapath|SrcB[15]~30_combout  & ( \processor_without_memory|datapath|ALU|Add1~91_sumout  & ( ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// ((\processor_without_memory|datapath|ALU|Add0~92_sumout ))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|register|read_data1[15]~51_combout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) ) ) ) # ( !\processor_without_memory|datapath|SrcB[15]~30_combout  & ( \processor_without_memory|datapath|ALU|Add1~91_sumout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|ALU|Add0~92_sumout )) # (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|register|read_data1[15]~51_combout ))) ) ) ) # ( 
// \processor_without_memory|datapath|SrcB[15]~30_combout  & ( !\processor_without_memory|datapath|ALU|Add1~91_sumout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & 
// ((\processor_without_memory|datapath|ALU|Add0~92_sumout )))) # (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (((\processor_without_memory|datapath|register|read_data1[15]~51_combout )) # 
// (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) ) # ( !\processor_without_memory|datapath|SrcB[15]~30_combout  & ( !\processor_without_memory|datapath|ALU|Add1~91_sumout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & ((\processor_without_memory|datapath|ALU|Add0~92_sumout )))) # 
// (\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & (\processor_without_memory|datapath|register|read_data1[15]~51_combout ))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datac(!\processor_without_memory|datapath|register|read_data1[15]~51_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add0~92_sumout ),
	.datae(!\processor_without_memory|datapath|SrcB[15]~30_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~91_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux16~0 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux16~0 .lut_mask = 64'h0189159D23AB37BF;
defparam \processor_without_memory|datapath|ALU|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N24
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|decode3|w_anode898w[3] (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3] = ( \processor_without_memory|datapath|ALU|Mux17~0_combout  & ( (!\processor_without_memory|datapath|ALU|Mux16~0_combout  & 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (\processor_without_memory|datapath|ALU|Mux18~1_combout  & \processor_without_memory|controller|opdecoder|Decoder0~1_combout ))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux16~0_combout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux18~1_combout ),
	.datad(!\processor_without_memory|controller|opdecoder|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|decode3|w_anode898w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode898w[3] .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode898w[3] .lut_mask = 64'h0000000000080008;
defparam \memory_2|altsyncram_component|auto_generated|decode3|w_anode898w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N36
cyclonev_lcell_comb \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  = ( \memory_0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_0|altsyncram_component|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( !\memory_0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (\memory_0|altsyncram_component|auto_generated|ram_block1a29~portadataout  & \memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \memory_0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_0|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_0|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_0|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h330F330F0055FF55;
defparam \memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N36
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|ImmSrc[0]~0 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( (\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  & 
// (!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  & !\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) ) ) # ( 
// !\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  & 
// ((!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout )))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout 
// )))) ) )

	.dataa(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.datab(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|ImmSrc[0]~0 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|ImmSrc[0]~0 .lut_mask = 64'h5033503350005000;
defparam \processor_without_memory|controller|opdecoder|ImmSrc[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N45
cyclonev_lcell_comb \processor_without_memory|controller|opdecoder|ImmSrc[1]~2 (
// Equation(s):
// \processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout  = ( \memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( (\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout  & 
// \processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout ) ) )

	.dataa(!\processor_without_memory|controller|opdecoder|ImmSrc[0]~0_combout ),
	.datab(!\processor_without_memory|controller|opdecoder|ImmSrc[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_0|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|controller|opdecoder|ImmSrc[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|controller|opdecoder|ImmSrc[1]~2 .extended_lut = "off";
defparam \processor_without_memory|controller|opdecoder|ImmSrc[1]~2 .lut_mask = 64'h0000000011111111;
defparam \processor_without_memory|controller|opdecoder|ImmSrc[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \processor_without_memory|datapath|flipflop|q[15]~feeder (
// Equation(s):
// \processor_without_memory|datapath|flipflop|q[15]~feeder_combout  = ( \processor_without_memory|datapath|adder_1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|adder_1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|flipflop|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[15]~feeder .extended_lut = "off";
defparam \processor_without_memory|datapath|flipflop|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor_without_memory|datapath|flipflop|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N31
dffeas \processor_without_memory|datapath|flipflop|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\processor_without_memory|datapath|flipflop|q[15]~feeder_combout ),
	.asdata(\processor_without_memory|datapath|adder_0|Add0~53_sumout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\processor_without_memory|PCSrc~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_without_memory|datapath|flipflop|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_without_memory|datapath|flipflop|q[15] .is_wysiwyg = "true";
defparam \processor_without_memory|datapath|flipflop|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N1
dffeas \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor_without_memory|datapath|flipflop|q [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE .is_wysiwyg = "true";
defparam \memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N6
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \memory_2|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// \memory_2|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # 
// (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & (\memory_2|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\memory_2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\memory_2|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\memory_2|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N24
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  = ( \memory_2|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\memory_2|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\memory_2|altsyncram_component|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( \memory_2|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]) # (\memory_2|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// !\memory_3|altsyncram_component|auto_generated|address_reg_a [1] & ( (\memory_3|altsyncram_component|auto_generated|address_reg_a [0] & \memory_2|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(!\memory_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\memory_2|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\memory_2|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\memory_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N39
cyclonev_lcell_comb \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  = ( \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ) # (\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) # ( !\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout 
//  & ( (!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ) ) )

	.dataa(!\memory_3|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N39
cyclonev_lcell_comb \processor_without_memory|datapath|register|read_data2[0]~1 (
// Equation(s):
// \processor_without_memory|datapath|register|read_data2[0]~1_combout  = ( \memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[0]~160_combout  ) ) # ( 
// !\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout  & ( \processor_without_memory|datapath|Result[0]~160_combout  & ( (((\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout )) # 
// (\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datab(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datac(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory_2|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datae(!\memory_3|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~2_combout ),
	.dataf(!\processor_without_memory|datapath|Result[0]~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|register|read_data2[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|register|read_data2[0]~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|register|read_data2[0]~1 .lut_mask = 64'h000000007FFFFFFF;
defparam \processor_without_memory|datapath|register|read_data2[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N27
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux30~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux30~1_combout  = ( \processor_without_memory|datapath|ALU|Mux30~0_combout  & ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux30~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux30~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processor_without_memory|datapath|ALU|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N51
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux15~3 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux15~3_combout  = ( \processor_without_memory|datapath|ALU|Add0~96_sumout  & ( ((\processor_without_memory|datapath|ALU|Mux15~0_combout  & ((\processor_without_memory|datapath|ALU|Mux15~1_combout ) # 
// (\processor_without_memory|datapath|ALU|Mux18~0_combout )))) # (\processor_without_memory|datapath|ALU|Mux15~2_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Add0~96_sumout  & ( ((\processor_without_memory|datapath|ALU|Mux15~0_combout  & 
// \processor_without_memory|datapath|ALU|Mux15~1_combout )) # (\processor_without_memory|datapath|ALU|Mux15~2_combout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux18~0_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux15~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux15~1_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux15~2_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~96_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux15~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux15~3 .lut_mask = 64'h03FF03FF13FF13FF;
defparam \processor_without_memory|datapath|ALU|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux14~2 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux14~2_combout  = ( \processor_without_memory|datapath|ALU|Mux15~0_combout  & ( (((\processor_without_memory|datapath|ALU|Mux18~0_combout  & \processor_without_memory|datapath|ALU|Add0~100_sumout )) # 
// (\processor_without_memory|datapath|ALU|Mux14~0_combout )) # (\processor_without_memory|datapath|ALU|Mux14~1_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux15~0_combout  & ( \processor_without_memory|datapath|ALU|Mux14~1_combout  ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux18~0_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Add0~100_sumout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux14~1_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux14~2 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux14~2 .lut_mask = 64'h0F0F0F0F1FFF1FFF;
defparam \processor_without_memory|datapath|ALU|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y17_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux13~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux13~1_combout  = ( \processor_without_memory|datapath|ALU|Add0~104_sumout  & ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ( ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  
// & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) # (\processor_without_memory|datapath|ALU|Add1~103_sumout )))) # (\processor_without_memory|datapath|ALU|Mux13~0_combout ) ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add0~104_sumout  & ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ( ((!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & (\processor_without_memory|datapath|ALU|Add1~103_sumout  
// & \processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) # (\processor_without_memory|datapath|ALU|Mux13~0_combout ) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Add1~103_sumout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux13~0_combout ),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Add0~104_sumout ),
	.dataf(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux13~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux13~1 .lut_mask = 64'h0F2FAF2F00000000;
defparam \processor_without_memory|datapath|ALU|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N0
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux12~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux12~1_combout  = ( \processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ( \processor_without_memory|datapath|ALU|Add0~108_sumout  & ( (\processor_without_memory|datapath|ALU|Mux12~0_combout  & 
// !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ) ) ) ) # ( !\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ( \processor_without_memory|datapath|ALU|Add0~108_sumout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) # ((\processor_without_memory|datapath|ALU|Add1~107_sumout ) # (\processor_without_memory|datapath|ALU|Mux12~0_combout 
// )))) ) ) ) # ( \processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ( !\processor_without_memory|datapath|ALU|Add0~108_sumout  & ( (\processor_without_memory|datapath|ALU|Mux12~0_combout  & 
// !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ) ) ) ) # ( !\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & ( !\processor_without_memory|datapath|ALU|Add0~108_sumout  & ( 
// (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (((\processor_without_memory|controller|ALUdecoder|Mux3~1_combout  & \processor_without_memory|datapath|ALU|Add1~107_sumout )) # (\processor_without_memory|datapath|ALU|Mux12~0_combout 
// ))) ) ) )

	.dataa(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux12~0_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~107_sumout ),
	.datae(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~108_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux12~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux12~1 .lut_mask = 64'h30703030B0F03030;
defparam \processor_without_memory|datapath|ALU|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux11~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux11~1_combout  = ( \processor_without_memory|datapath|ALU|Add0~112_sumout  & ( \processor_without_memory|datapath|ALU|Mux11~0_combout  & ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  ) ) ) # ( 
// !\processor_without_memory|datapath|ALU|Add0~112_sumout  & ( \processor_without_memory|datapath|ALU|Mux11~0_combout  & ( !\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  ) ) ) # ( \processor_without_memory|datapath|ALU|Add0~112_sumout  & ( 
// !\processor_without_memory|datapath|ALU|Mux11~0_combout  & ( (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// ((!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ) # (\processor_without_memory|datapath|ALU|Add1~111_sumout )))) ) ) ) # ( !\processor_without_memory|datapath|ALU|Add0~112_sumout  & ( 
// !\processor_without_memory|datapath|ALU|Mux11~0_combout  & ( (\processor_without_memory|datapath|ALU|Add1~111_sumout  & (!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout  & (!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout  & 
// \processor_without_memory|controller|ALUdecoder|Mux3~1_combout ))) ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add1~111_sumout ),
	.datab(!\processor_without_memory|controller|ALUdecoder|Mux1~0_combout ),
	.datac(!\processor_without_memory|controller|ALUdecoder|Mux2~0_combout ),
	.datad(!\processor_without_memory|controller|ALUdecoder|Mux3~1_combout ),
	.datae(!\processor_without_memory|datapath|ALU|Add0~112_sumout ),
	.dataf(!\processor_without_memory|datapath|ALU|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux11~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux11~1 .lut_mask = 64'h0040C040CCCCCCCC;
defparam \processor_without_memory|datapath|ALU|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y19_N51
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux10~3 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux10~3_combout  = ( \processor_without_memory|datapath|ALU|Mux10~1_combout  & ( (((\processor_without_memory|datapath|ALU|Mux10~0_combout  & \processor_without_memory|datapath|ALU|Add1~115_sumout )) # 
// (\processor_without_memory|datapath|ALU|Mux10~2_combout )) # (\processor_without_memory|datapath|ALU|Add0~116_sumout ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux10~1_combout  & ( ((\processor_without_memory|datapath|ALU|Mux10~0_combout  & 
// \processor_without_memory|datapath|ALU|Add1~115_sumout )) # (\processor_without_memory|datapath|ALU|Mux10~2_combout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add0~116_sumout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux10~2_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~115_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux10~3 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux10~3 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \processor_without_memory|datapath|ALU|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux9~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux9~1_combout  = ( \processor_without_memory|datapath|ALU|Mux9~0_combout  ) # ( !\processor_without_memory|datapath|ALU|Mux9~0_combout  & ( (!\processor_without_memory|datapath|ALU|Mux10~0_combout  & 
// (\processor_without_memory|datapath|ALU|Mux10~1_combout  & (\processor_without_memory|datapath|ALU|Add0~120_sumout ))) # (\processor_without_memory|datapath|ALU|Mux10~0_combout  & (((\processor_without_memory|datapath|ALU|Mux10~1_combout  & 
// \processor_without_memory|datapath|ALU|Add0~120_sumout )) # (\processor_without_memory|datapath|ALU|Add1~119_sumout ))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add0~120_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~119_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux9~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux9~1 .lut_mask = 64'h03570357FFFFFFFF;
defparam \processor_without_memory|datapath|ALU|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N57
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux8~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux8~1_combout  = ( \processor_without_memory|datapath|ALU|Add1~123_sumout  & ( (((\processor_without_memory|datapath|ALU|Add0~124_sumout  & \processor_without_memory|datapath|ALU|Mux10~1_combout )) # 
// (\processor_without_memory|datapath|ALU|Mux8~0_combout )) # (\processor_without_memory|datapath|ALU|Mux10~0_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Add1~123_sumout  & ( ((\processor_without_memory|datapath|ALU|Add0~124_sumout  & 
// \processor_without_memory|datapath|ALU|Mux10~1_combout )) # (\processor_without_memory|datapath|ALU|Mux8~0_combout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux8~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add0~124_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~123_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux8~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux8~1 .lut_mask = 64'h333F333F777F777F;
defparam \processor_without_memory|datapath|ALU|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N51
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux7~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux7~1_combout  = ( \processor_without_memory|datapath|ALU|Mux10~0_combout  & ( (((\processor_without_memory|datapath|ALU|Mux10~1_combout  & \processor_without_memory|datapath|ALU|Add0~128_sumout )) # 
// (\processor_without_memory|datapath|ALU|Mux7~0_combout )) # (\processor_without_memory|datapath|ALU|Add1~127_sumout ) ) ) # ( !\processor_without_memory|datapath|ALU|Mux10~0_combout  & ( ((\processor_without_memory|datapath|ALU|Mux10~1_combout  & 
// \processor_without_memory|datapath|ALU|Add0~128_sumout )) # (\processor_without_memory|datapath|ALU|Mux7~0_combout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Add0~128_sumout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~127_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux7~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux7~1 .lut_mask = 64'h11FF11FF1FFF1FFF;
defparam \processor_without_memory|datapath|ALU|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N6
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux6~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux6~1_combout  = ( \processor_without_memory|datapath|ALU|Add0~132_sumout  & ( (((\processor_without_memory|datapath|ALU|Mux10~0_combout  & \processor_without_memory|datapath|ALU|Add1~131_sumout )) # 
// (\processor_without_memory|datapath|ALU|Mux10~1_combout )) # (\processor_without_memory|datapath|ALU|Mux6~0_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Add0~132_sumout  & ( ((\processor_without_memory|datapath|ALU|Mux10~0_combout  & 
// \processor_without_memory|datapath|ALU|Add1~131_sumout )) # (\processor_without_memory|datapath|ALU|Mux6~0_combout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux6~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~131_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~132_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux6~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux6~1 .lut_mask = 64'h337733773F7F3F7F;
defparam \processor_without_memory|datapath|ALU|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N54
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux5~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux5~1_combout  = ( \processor_without_memory|datapath|ALU|Add1~135_sumout  & ( (((\processor_without_memory|datapath|ALU|Add0~136_sumout  & \processor_without_memory|datapath|ALU|Mux10~1_combout )) # 
// (\processor_without_memory|datapath|ALU|Mux10~0_combout )) # (\processor_without_memory|datapath|ALU|Mux5~0_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Add1~135_sumout  & ( ((\processor_without_memory|datapath|ALU|Add0~136_sumout  & 
// \processor_without_memory|datapath|ALU|Mux10~1_combout )) # (\processor_without_memory|datapath|ALU|Mux5~0_combout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux5~0_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add0~136_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~135_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux5~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux5~1 .lut_mask = 64'h555F555F777F777F;
defparam \processor_without_memory|datapath|ALU|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N42
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux4~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux4~1_combout  = ( \processor_without_memory|datapath|ALU|Add1~139_sumout  & ( (((\processor_without_memory|datapath|ALU|Mux10~1_combout  & \processor_without_memory|datapath|ALU|Add0~140_sumout )) # 
// (\processor_without_memory|datapath|ALU|Mux4~0_combout )) # (\processor_without_memory|datapath|ALU|Mux10~0_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Add1~139_sumout  & ( ((\processor_without_memory|datapath|ALU|Mux10~1_combout  & 
// \processor_without_memory|datapath|ALU|Add0~140_sumout )) # (\processor_without_memory|datapath|ALU|Mux4~0_combout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add0~140_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~139_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux4~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux4~1 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \processor_without_memory|datapath|ALU|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N24
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux3~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux3~1_combout  = ( \processor_without_memory|datapath|ALU|Mux3~0_combout  ) # ( !\processor_without_memory|datapath|ALU|Mux3~0_combout  & ( (!\processor_without_memory|datapath|ALU|Add1~143_sumout  & 
// (((\processor_without_memory|datapath|ALU|Add0~144_sumout  & \processor_without_memory|datapath|ALU|Mux10~1_combout )))) # (\processor_without_memory|datapath|ALU|Add1~143_sumout  & (((\processor_without_memory|datapath|ALU|Add0~144_sumout  & 
// \processor_without_memory|datapath|ALU|Mux10~1_combout )) # (\processor_without_memory|datapath|ALU|Mux10~0_combout ))) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add1~143_sumout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add0~144_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux3~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux3~1 .lut_mask = 64'h111F111FFFFFFFFF;
defparam \processor_without_memory|datapath|ALU|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N39
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux2~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux2~1_combout  = ( \processor_without_memory|datapath|ALU|Add1~147_sumout  & ( (((\processor_without_memory|datapath|ALU|Add0~148_sumout  & \processor_without_memory|datapath|ALU|Mux10~1_combout )) # 
// (\processor_without_memory|datapath|ALU|Mux2~0_combout )) # (\processor_without_memory|datapath|ALU|Mux10~0_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Add1~147_sumout  & ( ((\processor_without_memory|datapath|ALU|Add0~148_sumout  & 
// \processor_without_memory|datapath|ALU|Mux10~1_combout )) # (\processor_without_memory|datapath|ALU|Mux2~0_combout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Add0~148_sumout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add1~147_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux2~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux2~1 .lut_mask = 64'h11FF11FF1FFF1FFF;
defparam \processor_without_memory|datapath|ALU|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N45
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux1~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux1~1_combout  = ( \processor_without_memory|datapath|ALU|Add0~152_sumout  & ( (((\processor_without_memory|datapath|ALU|Mux10~0_combout  & \processor_without_memory|datapath|ALU|Add1~151_sumout )) # 
// (\processor_without_memory|datapath|ALU|Mux1~0_combout )) # (\processor_without_memory|datapath|ALU|Mux10~1_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Add0~152_sumout  & ( ((\processor_without_memory|datapath|ALU|Mux10~0_combout  & 
// \processor_without_memory|datapath|ALU|Add1~151_sumout )) # (\processor_without_memory|datapath|ALU|Mux1~0_combout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Add1~151_sumout ),
	.datad(!\processor_without_memory|datapath|ALU|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~152_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux1~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux1~1 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \processor_without_memory|datapath|ALU|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N3
cyclonev_lcell_comb \processor_without_memory|datapath|ALU|Mux0~1 (
// Equation(s):
// \processor_without_memory|datapath|ALU|Mux0~1_combout  = ( \processor_without_memory|datapath|ALU|Add0~156_sumout  & ( (((\processor_without_memory|datapath|ALU|Mux10~0_combout  & \processor_without_memory|datapath|ALU|Add1~155_sumout )) # 
// (\processor_without_memory|datapath|ALU|Mux10~1_combout )) # (\processor_without_memory|datapath|ALU|Mux0~0_combout ) ) ) # ( !\processor_without_memory|datapath|ALU|Add0~156_sumout  & ( ((\processor_without_memory|datapath|ALU|Mux10~0_combout  & 
// \processor_without_memory|datapath|ALU|Add1~155_sumout )) # (\processor_without_memory|datapath|ALU|Mux0~0_combout ) ) )

	.dataa(!\processor_without_memory|datapath|ALU|Mux10~0_combout ),
	.datab(!\processor_without_memory|datapath|ALU|Mux0~0_combout ),
	.datac(!\processor_without_memory|datapath|ALU|Mux10~1_combout ),
	.datad(!\processor_without_memory|datapath|ALU|Add1~155_sumout ),
	.datae(gnd),
	.dataf(!\processor_without_memory|datapath|ALU|Add0~156_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor_without_memory|datapath|ALU|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor_without_memory|datapath|ALU|Mux0~1 .extended_lut = "off";
defparam \processor_without_memory|datapath|ALU|Mux0~1 .lut_mask = 64'h337733773F7F3F7F;
defparam \processor_without_memory|datapath|ALU|Mux0~1 .shared_arith = "off";
// synopsys translate_on

endmodule
