{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 20:57:24 2013 " "Info: Processing started: Wed Apr 03 20:57:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_Test_Sim -c CPU_Test_Sim --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_Test_Sim -c CPU_Test_Sim --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|DATA_Mux\[0\] " "Warning: Node \"cpu1:main_processor\|control:control_unit\|DATA_Mux\[0\]\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|DATA_Mux\[1\] " "Warning: Node \"cpu1:main_processor\|control:control_unit\|DATA_Mux\[1\]\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[0\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[1\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[2\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[3\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[4\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[5\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|ld_IR " "Warning: Node \"cpu1:main_processor\|control:control_unit\|ld_IR\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[25\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[25\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[26\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[26\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[27\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[27\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[28\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[28\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[29\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[29\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[30\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[30\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[31\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[31\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|ALU_op\[1\] " "Warning: Node \"cpu1:main_processor\|control:control_unit\|ALU_op\[1\]\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Warning: Node \"cpu1:main_processor\|control:control_unit\|ALU_op\[0\]\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|REG_Mux " "Warning: Node \"cpu1:main_processor\|control:control_unit\|REG_Mux\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|IM_MUX1 " "Warning: Node \"cpu1:main_processor\|control:control_unit\|IM_MUX1\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|ALU_op\[2\] " "Warning: Node \"cpu1:main_processor\|control:control_unit\|ALU_op\[2\]\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[6\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[7\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|ld_B " "Warning: Node \"cpu1:main_processor\|control:control_unit\|ld_B\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|ld_A " "Warning: Node \"cpu1:main_processor\|control:control_unit\|ld_A\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|IM_MUX2\[0\] " "Warning: Node \"cpu1:main_processor\|control:control_unit\|IM_MUX2\[0\]\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|IM_MUX2\[1\] " "Warning: Node \"cpu1:main_processor\|control:control_unit\|IM_MUX2\[1\]\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Cin " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Cin\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|clr_B " "Warning: Node \"cpu1:main_processor\|control:control_unit\|clr_B\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|clr_A " "Warning: Node \"cpu1:main_processor\|control:control_unit\|clr_A\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[16\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[16\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[17\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[17\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[18\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[18\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[19\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[19\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[20\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[20\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[21\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[21\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[22\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[22\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[23\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[23\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[8\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[10\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[10\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[12\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[12\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[13\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[13\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[14\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[14\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[15\] " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[15\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|clr_Z " "Warning: Node \"cpu1:main_processor\|control:control_unit\|clr_Z\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|clr_C " "Warning: Node \"cpu1:main_processor\|control:control_unit\|clr_C\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|ld_Z " "Warning: Node \"cpu1:main_processor\|control:control_unit\|ld_Z\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|cout " "Warning: Node \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|cout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu1:main_processor\|control:control_unit\|ld_C " "Warning: Node \"cpu1:main_processor\|control:control_unit\|ld_C\" is a latch" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "cpu1:main_processor\|control:control_unit\|inc_PC " "Warning: Node \"cpu1:main_processor\|control:control_unit\|inc_PC\"" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "cpu1:main_processor\|control:control_unit\|inc_PC~0 " "Warning: Node \"cpu1:main_processor\|control:control_unit\|inc_PC~0\"" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "cpu1:main_processor\|control:control_unit\|ld_PC " "Warning: Node \"cpu1:main_processor\|control:control_unit\|ld_PC\"" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "cpu1:main_processor\|control:control_unit\|ld_PC~2 " "Warning: Node \"cpu1:main_processor\|control:control_unit\|ld_PC~2\"" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 14 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "memClk " "Info: Assuming node \"memClk\" is an undefined clock" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "memClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpuClk " "Info: Assuming node \"cpuClk\" is an undefined clock" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpuClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "166 " "Warning: Found 166 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[15\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[15\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[14\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[14\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[13\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[13\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[12\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[12\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[10\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[10\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[8\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[8\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[23\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[23\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[22\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[22\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[21\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[21\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[20\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[20\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[19\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[19\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[18\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[18\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[17\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[17\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[16\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[16\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|control:control_unit\|IM_MUX2\[1\] " "Info: Detected ripple clock \"cpu1:main_processor\|control:control_unit\|IM_MUX2\[1\]\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|IM_MUX2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|control:control_unit\|IM_MUX2\[0\] " "Info: Detected ripple clock \"cpu1:main_processor\|control:control_unit\|IM_MUX2\[0\]\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|IM_MUX2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[7\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[7\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[6\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[6\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|control:control_unit\|ALU_op\[2\] " "Info: Detected ripple clock \"cpu1:main_processor\|control:control_unit\|ALU_op\[2\]\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|ALU_op\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|control:control_unit\|IM_MUX1 " "Info: Detected ripple clock \"cpu1:main_processor\|control:control_unit\|IM_MUX1\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|IM_MUX1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|control:control_unit\|ALU_op\[0\] " "Info: Detected ripple clock \"cpu1:main_processor\|control:control_unit\|ALU_op\[0\]\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|ALU_op\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|control:control_unit\|ALU_op\[1\] " "Info: Detected ripple clock \"cpu1:main_processor\|control:control_unit\|ALU_op\[1\]\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|ALU_op\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[31\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[31\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[30\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[30\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[29\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[29\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[28\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[28\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[27\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[27\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[26\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[26\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[25\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[25\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[5\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[5\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[4\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[4\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[3\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[3\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[2\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[2\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[1\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[1\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[0\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[0\]\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~5 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~6 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~6\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~2 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~1 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~3 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~8 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~8\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~9 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~9\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux39~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux39~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux33~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux33~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux57~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux57~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector87~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector87~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector87~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux55~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux55~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux55~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux56~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux56~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux56~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector88~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector88~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector88~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux49~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux49~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux49~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector81~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector81~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector81~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux50~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux50~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux50~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector82~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector82~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector82~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux48~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux48~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux48~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector80~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector80~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector80~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector83~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector83~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector83~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux52~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux52~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux52~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux51~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux51~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux51~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector84~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector84~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector84~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux53~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux53~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux53~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux54~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux54~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux54~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector86~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector86~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector86~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector85~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector85~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector85~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[15\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[15\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[14\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[14\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[12\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[12\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[11\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[11\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux37~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux37~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux37~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_C:RegC\|Q " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_C:RegC\|Q\" as buffer" {  } { { "Register_C.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_C.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_C:RegC\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q\" as buffer" {  } { { "Register_Z.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_Z.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|control:control_unit\|PC_Mux~9 " "Info: Detected gated clock \"cpu1:main_processor\|control:control_unit\|PC_Mux~9\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|PC_Mux~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[13\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[13\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[10\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[10\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[8\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[8\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[9\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[9\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|control:control_unit\|REG_Mux~11 " "Info: Detected gated clock \"cpu1:main_processor\|control:control_unit\|REG_Mux~11\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|REG_Mux~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~17 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~17\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~14 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~14\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~12 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~12\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~13 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~13\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~15 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~15\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|control:control_unit\|PC_Mux~18 " "Info: Detected gated clock \"cpu1:main_processor\|control:control_unit\|PC_Mux~18\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|PC_Mux~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|control:control_unit\|Equal5~0 " "Info: Detected gated clock \"cpu1:main_processor\|control:control_unit\|Equal5~0\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 115 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux58~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux58~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux58~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector89~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector89~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector89~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector90~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector90~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector90~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux59~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux59~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux59~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector91~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector91~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector91~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux60~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux60~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux60~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector92~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector92~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector92~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux61~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux61~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux61~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector93~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector93~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector93~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux62~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux62~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux62~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~20 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~20\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Mux63~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Mux63~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 215 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Mux63~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector95~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector95~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector95~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|control:control_unit\|PC_Mux~19 " "Info: Detected gated clock \"cpu1:main_processor\|control:control_unit\|PC_Mux~19\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|PC_Mux~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|control:control_unit\|PC_Mux~17 " "Info: Detected gated clock \"cpu1:main_processor\|control:control_unit\|PC_Mux~17\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|PC_Mux~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux0~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux0~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[15\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[15\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[15\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[15\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[14\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[14\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[14\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[14\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[13\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[13\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[13\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[13\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[12\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[12\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[12\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[12\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[11\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[11\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[11\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[11\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[10\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[10\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[10\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[10\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[9\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[9\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[9\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[9\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[8\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[8\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[8\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[8\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[7\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[7\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[7\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[7\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[6\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[6\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[6\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[6\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[5\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[5\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[5\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[5\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[4\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[4\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[4\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[4\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[3\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[3\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[3\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[3\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[2\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[2\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[2\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[2\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[1\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[1\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[1\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[1\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[0\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[0\]\" as buffer" {  } { { "Register_A.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_A.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_A:RegA\|Q2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[0\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[0\]\" as buffer" {  } { { "Register_B.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_B.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_B:RegB\|Q2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|Selector94~0 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|Selector94~0\" as buffer" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Selector94~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|control:control_unit\|Equal0~1 " "Info: Detected gated clock \"cpu1:main_processor\|control:control_unit\|Equal0~1\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 62 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|control:control_unit\|PC_Mux~20 " "Info: Detected gated clock \"cpu1:main_processor\|control:control_unit\|PC_Mux~20\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|PC_Mux~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[7\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[7\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[6\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[6\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19 " "Info: Detected gated clock \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu1:main_processor\|control:control_unit\|PC_Mux~22 " "Info: Detected gated clock \"cpu1:main_processor\|control:control_unit\|PC_Mux~22\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|PC_Mux~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i " "Info: Detected ripple clock \"cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i\" as buffer" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|reset_circuit:reset\|Enable_PD_i" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[5\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[5\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[4\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[4\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[3\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[3\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[2\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[2\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[1\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[1\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[0\] " "Info: Detected ripple clock \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[0\]\" as buffer" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|control:control_unit\|present_state.state_2 " "Info: Detected ripple clock \"cpu1:main_processor\|control:control_unit\|present_state.state_2\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|present_state.state_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu1:main_processor\|control:control_unit\|present_state.state_1 " "Info: Detected ripple clock \"cpu1:main_processor\|control:control_unit\|present_state.state_1\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu1:main_processor\|control:control_unit\|present_state.state_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg5 " "Info: Detected ripple clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg4 " "Info: Detected ripple clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg3 " "Info: Detected ripple clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg2 " "Info: Detected ripple clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg1 " "Info: Detected ripple clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg0 " "Info: Detected ripple clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_we_reg " "Info: Detected ripple clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_we_reg\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[26\] " "Info: Detected gated clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[26\]\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[25\] " "Info: Detected gated clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[25\]\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[24\] " "Info: Detected gated clock \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[24\]\" as buffer" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "memClk register cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\] memory system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a6~porta_datain_reg3 28.14 MHz 35.534 ns Internal " "Info: Clock \"memClk\" has Internal fmax of 28.14 MHz between source register \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\]\" and destination memory \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a6~porta_datain_reg3\" (period= 35.534 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.132 ns + Longest register memory " "Info: + Longest register to memory delay is 2.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\] 1 REG LCCOMB_X14_Y25_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y25_N4; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 0.548 ns cpu1:main_processor\|datapath:path\|Mux22~0 2 COMB LCCOMB_X14_Y25_N22 1 " "Info: 2: + IC(0.273 ns) + CELL(0.275 ns) = 0.548 ns; Loc. = LCCOMB_X14_Y25_N22; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|Mux22~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] cpu1:main_processor|datapath:path|Mux22~0 } "NODE_NAME" } } { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.149 ns) 0.939 ns cpu1:main_processor\|datapath:path\|Mux22~1 3 COMB LCCOMB_X14_Y25_N16 5 " "Info: 3: + IC(0.242 ns) + CELL(0.149 ns) = 0.939 ns; Loc. = LCCOMB_X14_Y25_N16; Fanout = 5; COMB Node = 'cpu1:main_processor\|datapath:path\|Mux22~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { cpu1:main_processor|datapath:path|Mux22~0 cpu1:main_processor|datapath:path|Mux22~1 } "NODE_NAME" } } { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.106 ns) 2.132 ns system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a6~porta_datain_reg3 4 MEM M4K_X13_Y27 1 " "Info: 4: + IC(1.087 ns) + CELL(0.106 ns) = 2.132 ns; Loc. = M4K_X13_Y27; Fanout = 1; MEM Node = 'system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a6~porta_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { cpu1:main_processor|datapath:path|Mux22~1 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.530 ns ( 24.86 % ) " "Info: Total cell delay = 0.530 ns ( 24.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.602 ns ( 75.14 % ) " "Info: Total interconnect delay = 1.602 ns ( 75.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] cpu1:main_processor|datapath:path|Mux22~0 cpu1:main_processor|datapath:path|Mux22~1 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.132 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] {} cpu1:main_processor|datapath:path|Mux22~0 {} cpu1:main_processor|datapath:path|Mux22~1 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 {} } { 0.000ns 0.273ns 0.242ns 1.087ns } { 0.000ns 0.275ns 0.149ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-15.600 ns - Smallest " "Info: - Smallest clock skew is -15.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "memClk destination 2.706 ns + Shortest memory " "Info: + Shortest clock path from clock \"memClk\" to destination memory is 2.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns memClk 1 CLK PIN_P1 24 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 24; CLK Node = 'memClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns memClk~clkctrl 2 COMB CLKCTRL_G1 121 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 121; COMB Node = 'memClk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { memClk memClk~clkctrl } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.660 ns) 2.706 ns system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a6~porta_datain_reg3 3 MEM M4K_X13_Y27 1 " "Info: 3: + IC(0.934 ns) + CELL(0.660 ns) = 2.706 ns; Loc. = M4K_X13_Y27; Fanout = 1; MEM Node = 'system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a6~porta_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { memClk~clkctrl system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 61.31 % ) " "Info: Total cell delay = 1.659 ns ( 61.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 38.69 % ) " "Info: Total interconnect delay = 1.047 ns ( 38.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { memClk memClk~clkctrl system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.706 ns" { memClk {} memClk~combout {} memClk~clkctrl {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.113ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "memClk source 18.306 ns - Longest register " "Info: - Longest clock path from clock \"memClk\" to source register is 18.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns memClk 1 CLK PIN_P1 24 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 24; CLK Node = 'memClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.870 ns) 3.319 ns system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg5 2 MEM M4K_X13_Y26 8 " "Info: 2: + IC(1.450 ns) + CELL(0.870 ns) = 3.319 ns; Loc. = M4K_X13_Y26; Fanout = 8; MEM Node = 'system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 6.312 ns system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\] 3 MEM M4K_X13_Y26 16 " "Info: 3: + IC(0.000 ns) + CELL(2.993 ns) = 6.312 ns; Loc. = M4K_X13_Y26; Fanout = 16; MEM Node = 'system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] } "NODE_NAME" } } { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.438 ns) 7.776 ns cpu1:main_processor\|control:control_unit\|PC_Mux~18 4 COMB LCCOMB_X14_Y22_N0 1 " "Info: 4: + IC(1.026 ns) + CELL(0.438 ns) = 7.776 ns; Loc. = LCCOMB_X14_Y22_N0; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] cpu1:main_processor|control:control_unit|PC_Mux~18 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.438 ns) 8.918 ns cpu1:main_processor\|control:control_unit\|PC_Mux~19 5 COMB LCCOMB_X12_Y23_N8 1 " "Info: 5: + IC(0.704 ns) + CELL(0.438 ns) = 8.918 ns; Loc. = LCCOMB_X12_Y23_N8; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { cpu1:main_processor|control:control_unit|PC_Mux~18 cpu1:main_processor|control:control_unit|PC_Mux~19 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.275 ns) 9.936 ns cpu1:main_processor\|control:control_unit\|PC_Mux~20 6 COMB LCCOMB_X12_Y21_N2 2 " "Info: 6: + IC(0.743 ns) + CELL(0.275 ns) = 9.936 ns; Loc. = LCCOMB_X12_Y21_N2; Fanout = 2; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { cpu1:main_processor|control:control_unit|PC_Mux~19 cpu1:main_processor|control:control_unit|PC_Mux~20 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 10.331 ns cpu1:main_processor\|control:control_unit\|PC_Mux~22 7 COMB LCCOMB_X12_Y21_N0 7 " "Info: 7: + IC(0.245 ns) + CELL(0.150 ns) = 10.331 ns; Loc. = LCCOMB_X12_Y21_N0; Fanout = 7; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.150 ns) 11.813 ns cpu1:main_processor\|control:control_unit\|IM_MUX1 8 REG LCCOMB_X16_Y26_N16 92 " "Info: 8: + IC(1.332 ns) + CELL(0.150 ns) = 11.813 ns; Loc. = LCCOMB_X16_Y26_N16; Fanout = 92; REG Node = 'cpu1:main_processor\|control:control_unit\|IM_MUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.371 ns) 13.010 ns cpu1:main_processor\|datapath:path\|Selector89~0 9 COMB LCCOMB_X15_Y25_N20 5 " "Info: 9: + IC(0.826 ns) + CELL(0.371 ns) = 13.010 ns; Loc. = LCCOMB_X15_Y25_N20; Fanout = 5; COMB Node = 'cpu1:main_processor\|datapath:path\|Selector89~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 } "NODE_NAME" } } { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.420 ns) 14.146 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~4 10 COMB LCCOMB_X17_Y25_N8 1 " "Info: 10: + IC(0.716 ns) + CELL(0.420 ns) = 14.146 ns; Loc. = LCCOMB_X17_Y25_N8; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.275 ns) 15.368 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~6 11 COMB LCCOMB_X19_Y23_N28 1 " "Info: 11: + IC(0.947 ns) + CELL(0.275 ns) = 15.368 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.150 ns) 16.425 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18 12 COMB LCCOMB_X14_Y23_N28 3 " "Info: 12: + IC(0.907 ns) + CELL(0.150 ns) = 16.425 ns; Loc. = LCCOMB_X14_Y23_N28; Fanout = 3; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 17.124 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19 13 COMB LCCOMB_X14_Y23_N22 31 " "Info: 13: + IC(0.279 ns) + CELL(0.420 ns) = 17.124 ns; Loc. = LCCOMB_X14_Y23_N22; Fanout = 31; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.150 ns) 18.306 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\] 14 REG LCCOMB_X14_Y25_N4 2 " "Info: 14: + IC(1.032 ns) + CELL(0.150 ns) = 18.306 ns; Loc. = LCCOMB_X14_Y25_N4; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.099 ns ( 44.24 % ) " "Info: Total cell delay = 8.099 ns ( 44.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.207 ns ( 55.76 % ) " "Info: Total interconnect delay = 10.207 ns ( 55.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.306 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] cpu1:main_processor|control:control_unit|PC_Mux~18 cpu1:main_processor|control:control_unit|PC_Mux~19 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.306 ns" { memClk {} memClk~combout {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] {} cpu1:main_processor|control:control_unit|PC_Mux~18 {} cpu1:main_processor|control:control_unit|PC_Mux~19 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] {} } { 0.000ns 0.000ns 1.450ns 0.000ns 1.026ns 0.704ns 0.743ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.032ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.438ns 0.438ns 0.275ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { memClk memClk~clkctrl system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.706 ns" { memClk {} memClk~combout {} memClk~clkctrl {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.113ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.306 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] cpu1:main_processor|control:control_unit|PC_Mux~18 cpu1:main_processor|control:control_unit|PC_Mux~19 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.306 ns" { memClk {} memClk~combout {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] {} cpu1:main_processor|control:control_unit|PC_Mux~18 {} cpu1:main_processor|control:control_unit|PC_Mux~19 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] {} } { 0.000ns 0.000ns 1.450ns 0.000ns 1.026ns 0.704ns 0.743ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.032ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.438ns 0.438ns 0.275ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } } { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 162 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] cpu1:main_processor|datapath:path|Mux22~0 cpu1:main_processor|datapath:path|Mux22~1 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.132 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] {} cpu1:main_processor|datapath:path|Mux22~0 {} cpu1:main_processor|datapath:path|Mux22~1 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 {} } { 0.000ns 0.273ns 0.242ns 1.087ns } { 0.000ns 0.275ns 0.149ns 0.106ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { memClk memClk~clkctrl system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.706 ns" { memClk {} memClk~combout {} memClk~clkctrl {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a6~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.113ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.306 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] cpu1:main_processor|control:control_unit|PC_Mux~18 cpu1:main_processor|control:control_unit|PC_Mux~19 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.306 ns" { memClk {} memClk~combout {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] {} cpu1:main_processor|control:control_unit|PC_Mux~18 {} cpu1:main_processor|control:control_unit|PC_Mux~19 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[9] {} } { 0.000ns 0.000ns 1.450ns 0.000ns 1.026ns 0.704ns 0.743ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.032ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.438ns 0.438ns 0.275ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cpuClk register cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero register cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q 28.74 MHz 34.8 ns Internal " "Info: Clock \"cpuClk\" has Internal fmax of 28.74 MHz between source register \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero\" and destination register \"cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q\" (period= 34.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.974 ns + Longest register register " "Info: + Longest register to register delay is 0.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero 1 REG LCCOMB_X14_Y23_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y23_N12; Fanout = 1; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.150 ns) 0.890 ns cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q~0 2 COMB LCCOMB_X14_Y22_N30 1 " "Info: 2: + IC(0.740 ns) + CELL(0.150 ns) = 0.890 ns; Loc. = LCCOMB_X14_Y22_N30; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|zero cpu1:main_processor|datapath:path|Register_Z:RegZ|Q~0 } "NODE_NAME" } } { "Register_Z.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_Z.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.974 ns cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q 3 REG LCFF_X14_Y22_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.974 ns; Loc. = LCFF_X14_Y22_N31; Fanout = 3; REG Node = 'cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cpu1:main_processor|datapath:path|Register_Z:RegZ|Q~0 cpu1:main_processor|datapath:path|Register_Z:RegZ|Q } "NODE_NAME" } } { "Register_Z.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_Z.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 24.02 % ) " "Info: Total cell delay = 0.234 ns ( 24.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.740 ns ( 75.98 % ) " "Info: Total interconnect delay = 0.740 ns ( 75.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|zero cpu1:main_processor|datapath:path|Register_Z:RegZ|Q~0 cpu1:main_processor|datapath:path|Register_Z:RegZ|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.974 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q~0 {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q {} } { 0.000ns 0.740ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-16.462 ns - Smallest " "Info: - Smallest clock skew is -16.462 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpuClk destination 2.624 ns + Shortest register " "Info: + Shortest clock path from clock \"cpuClk\" to destination register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cpuClk 1 CLK PIN_P2 57 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 57; CLK Node = 'cpuClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.537 ns) 2.624 ns cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q 2 REG LCFF_X14_Y22_N31 3 " "Info: 2: + IC(1.088 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X14_Y22_N31; Fanout = 3; REG Node = 'cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q } "NODE_NAME" } } { "Register_Z.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_Z.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.54 % ) " "Info: Total cell delay = 1.536 ns ( 58.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.088 ns ( 41.46 % ) " "Info: Total interconnect delay = 1.088 ns ( 41.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q {} } { 0.000ns 0.000ns 1.088ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpuClk source 19.086 ns - Longest register " "Info: - Longest clock path from clock \"cpuClk\" to source register is 19.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cpuClk 1 CLK PIN_P2 57 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 57; CLK Node = 'cpuClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.787 ns) 2.874 ns cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q 2 REG LCFF_X14_Y22_N31 3 " "Info: 2: + IC(1.088 ns) + CELL(0.787 ns) = 2.874 ns; Loc. = LCFF_X14_Y22_N31; Fanout = 3; REG Node = 'cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q } "NODE_NAME" } } { "Register_Z.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_Z.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.271 ns) 3.896 ns cpu1:main_processor\|control:control_unit\|PC_Mux~9 3 COMB LCCOMB_X12_Y22_N20 1 " "Info: 3: + IC(0.751 ns) + CELL(0.271 ns) = 3.896 ns; Loc. = LCCOMB_X12_Y22_N20; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { cpu1:main_processor|datapath:path|Register_Z:RegZ|Q cpu1:main_processor|control:control_unit|PC_Mux~9 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.438 ns) 4.595 ns cpu1:main_processor\|control:control_unit\|PC_Mux~25 4 COMB LCCOMB_X12_Y22_N0 1 " "Info: 4: + IC(0.261 ns) + CELL(0.438 ns) = 4.595 ns; Loc. = LCCOMB_X12_Y22_N0; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { cpu1:main_processor|control:control_unit|PC_Mux~9 cpu1:main_processor|control:control_unit|PC_Mux~25 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.150 ns) 5.466 ns cpu1:main_processor\|control:control_unit\|PC_Mux~17 5 COMB LCCOMB_X12_Y21_N8 1 " "Info: 5: + IC(0.721 ns) + CELL(0.150 ns) = 5.466 ns; Loc. = LCCOMB_X12_Y21_N8; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { cpu1:main_processor|control:control_unit|PC_Mux~25 cpu1:main_processor|control:control_unit|PC_Mux~17 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 6.130 ns cpu1:main_processor\|control:control_unit\|PC_Mux~20 6 COMB LCCOMB_X12_Y21_N2 2 " "Info: 6: + IC(0.244 ns) + CELL(0.420 ns) = 6.130 ns; Loc. = LCCOMB_X12_Y21_N2; Fanout = 2; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { cpu1:main_processor|control:control_unit|PC_Mux~17 cpu1:main_processor|control:control_unit|PC_Mux~20 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 6.525 ns cpu1:main_processor\|control:control_unit\|PC_Mux~22 7 COMB LCCOMB_X12_Y21_N0 7 " "Info: 7: + IC(0.245 ns) + CELL(0.150 ns) = 6.525 ns; Loc. = LCCOMB_X12_Y21_N0; Fanout = 7; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.150 ns) 8.007 ns cpu1:main_processor\|control:control_unit\|IM_MUX1 8 REG LCCOMB_X16_Y26_N16 92 " "Info: 8: + IC(1.332 ns) + CELL(0.150 ns) = 8.007 ns; Loc. = LCCOMB_X16_Y26_N16; Fanout = 92; REG Node = 'cpu1:main_processor\|control:control_unit\|IM_MUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.371 ns) 9.204 ns cpu1:main_processor\|datapath:path\|Selector89~0 9 COMB LCCOMB_X15_Y25_N20 5 " "Info: 9: + IC(0.826 ns) + CELL(0.371 ns) = 9.204 ns; Loc. = LCCOMB_X15_Y25_N20; Fanout = 5; COMB Node = 'cpu1:main_processor\|datapath:path\|Selector89~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 } "NODE_NAME" } } { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.420 ns) 10.340 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~4 10 COMB LCCOMB_X17_Y25_N8 1 " "Info: 10: + IC(0.716 ns) + CELL(0.420 ns) = 10.340 ns; Loc. = LCCOMB_X17_Y25_N8; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.275 ns) 11.562 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~6 11 COMB LCCOMB_X19_Y23_N28 1 " "Info: 11: + IC(0.947 ns) + CELL(0.275 ns) = 11.562 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.150 ns) 12.619 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18 12 COMB LCCOMB_X14_Y23_N28 3 " "Info: 12: + IC(0.907 ns) + CELL(0.150 ns) = 12.619 ns; Loc. = LCCOMB_X14_Y23_N28; Fanout = 3; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 13.318 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19 13 COMB LCCOMB_X14_Y23_N22 31 " "Info: 13: + IC(0.279 ns) + CELL(0.420 ns) = 13.318 ns; Loc. = LCCOMB_X14_Y23_N22; Fanout = 31; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.150 ns) 14.811 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\] 14 REG LCCOMB_X12_Y28_N6 2 " "Info: 14: + IC(1.343 ns) + CELL(0.150 ns) = 14.811 ns; Loc. = LCCOMB_X12_Y28_N6; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.398 ns) 15.498 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~1 15 COMB LCCOMB_X12_Y28_N20 1 " "Info: 15: + IC(0.289 ns) + CELL(0.398 ns) = 15.498 ns; Loc. = LCCOMB_X12_Y28_N20; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.275 ns) 16.492 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~4 16 COMB LCCOMB_X12_Y27_N10 1 " "Info: 16: + IC(0.719 ns) + CELL(0.275 ns) = 16.492 ns; Loc. = LCCOMB_X12_Y27_N10; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.275 ns) 17.769 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~10 17 COMB LCCOMB_X14_Y23_N8 2 " "Info: 17: + IC(1.002 ns) + CELL(0.275 ns) = 17.769 ns; Loc. = LCCOMB_X14_Y23_N8; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.438 ns) 18.671 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux33~0 18 COMB LCCOMB_X14_Y23_N26 1 " "Info: 18: + IC(0.464 ns) + CELL(0.438 ns) = 18.671 ns; Loc. = LCCOMB_X14_Y23_N26; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux33~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 19.086 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero 19 REG LCCOMB_X14_Y23_N12 1 " "Info: 19: + IC(0.265 ns) + CELL(0.150 ns) = 19.086 ns; Loc. = LCCOMB_X14_Y23_N12; Fanout = 1; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.687 ns ( 35.04 % ) " "Info: Total cell delay = 6.687 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.399 ns ( 64.96 % ) " "Info: Total interconnect delay = 12.399 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.086 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q cpu1:main_processor|control:control_unit|PC_Mux~9 cpu1:main_processor|control:control_unit|PC_Mux~25 cpu1:main_processor|control:control_unit|PC_Mux~17 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.086 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q {} cpu1:main_processor|control:control_unit|PC_Mux~9 {} cpu1:main_processor|control:control_unit|PC_Mux~25 {} cpu1:main_processor|control:control_unit|PC_Mux~17 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 0.000ns 1.088ns 0.751ns 0.261ns 0.721ns 0.244ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.343ns 0.289ns 0.719ns 1.002ns 0.464ns 0.265ns } { 0.000ns 0.999ns 0.787ns 0.271ns 0.438ns 0.150ns 0.420ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.398ns 0.275ns 0.275ns 0.438ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q {} } { 0.000ns 0.000ns 1.088ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.086 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q cpu1:main_processor|control:control_unit|PC_Mux~9 cpu1:main_processor|control:control_unit|PC_Mux~25 cpu1:main_processor|control:control_unit|PC_Mux~17 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.086 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q {} cpu1:main_processor|control:control_unit|PC_Mux~9 {} cpu1:main_processor|control:control_unit|PC_Mux~25 {} cpu1:main_processor|control:control_unit|PC_Mux~17 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 0.000ns 1.088ns 0.751ns 0.261ns 0.721ns 0.244ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.343ns 0.289ns 0.719ns 1.002ns 0.464ns 0.265ns } { 0.000ns 0.999ns 0.787ns 0.271ns 0.438ns 0.150ns 0.420ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.398ns 0.275ns 0.275ns 0.438ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register_Z.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_Z.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } } { "Register_Z.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_Z.vhd" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|zero cpu1:main_processor|datapath:path|Register_Z:RegZ|Q~0 cpu1:main_processor|datapath:path|Register_Z:RegZ|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.974 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q~0 {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q {} } { 0.000ns 0.740ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q {} } { 0.000ns 0.000ns 1.088ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.086 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q cpu1:main_processor|control:control_unit|PC_Mux~9 cpu1:main_processor|control:control_unit|PC_Mux~25 cpu1:main_processor|control:control_unit|PC_Mux~17 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.086 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q {} cpu1:main_processor|control:control_unit|PC_Mux~9 {} cpu1:main_processor|control:control_unit|PC_Mux~25 {} cpu1:main_processor|control:control_unit|PC_Mux~17 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 0.000ns 1.088ns 0.751ns 0.261ns 0.721ns 0.244ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.343ns 0.289ns 0.719ns 1.002ns 0.464ns 0.265ns } { 0.000ns 0.999ns 0.787ns 0.271ns 0.438ns 0.150ns 0.420ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.398ns 0.275ns 0.275ns 0.438ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "memClk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"memClk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cpu1:main_processor\|control:control_unit\|ALU_op\[1\] cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero memClk 11.655 ns " "Info: Found hold time violation between source  pin or register \"cpu1:main_processor\|control:control_unit\|ALU_op\[1\]\" and destination pin or register \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero\" for clock \"memClk\" (Hold time is 11.655 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.674 ns + Largest " "Info: + Largest clock skew is 13.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "memClk destination 22.892 ns + Longest register " "Info: + Longest clock path from clock \"memClk\" to destination register is 22.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns memClk 1 CLK PIN_P1 24 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 24; CLK Node = 'memClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.870 ns) 3.319 ns system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg5 2 MEM M4K_X13_Y26 8 " "Info: 2: + IC(1.450 ns) + CELL(0.870 ns) = 3.319 ns; Loc. = M4K_X13_Y26; Fanout = 8; MEM Node = 'system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 6.312 ns system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\] 3 MEM M4K_X13_Y26 16 " "Info: 3: + IC(0.000 ns) + CELL(2.993 ns) = 6.312 ns; Loc. = M4K_X13_Y26; Fanout = 16; MEM Node = 'system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] } "NODE_NAME" } } { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.438 ns) 7.776 ns cpu1:main_processor\|control:control_unit\|PC_Mux~18 4 COMB LCCOMB_X14_Y22_N0 1 " "Info: 4: + IC(1.026 ns) + CELL(0.438 ns) = 7.776 ns; Loc. = LCCOMB_X14_Y22_N0; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] cpu1:main_processor|control:control_unit|PC_Mux~18 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.438 ns) 8.918 ns cpu1:main_processor\|control:control_unit\|PC_Mux~19 5 COMB LCCOMB_X12_Y23_N8 1 " "Info: 5: + IC(0.704 ns) + CELL(0.438 ns) = 8.918 ns; Loc. = LCCOMB_X12_Y23_N8; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { cpu1:main_processor|control:control_unit|PC_Mux~18 cpu1:main_processor|control:control_unit|PC_Mux~19 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.275 ns) 9.936 ns cpu1:main_processor\|control:control_unit\|PC_Mux~20 6 COMB LCCOMB_X12_Y21_N2 2 " "Info: 6: + IC(0.743 ns) + CELL(0.275 ns) = 9.936 ns; Loc. = LCCOMB_X12_Y21_N2; Fanout = 2; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { cpu1:main_processor|control:control_unit|PC_Mux~19 cpu1:main_processor|control:control_unit|PC_Mux~20 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 10.331 ns cpu1:main_processor\|control:control_unit\|PC_Mux~22 7 COMB LCCOMB_X12_Y21_N0 7 " "Info: 7: + IC(0.245 ns) + CELL(0.150 ns) = 10.331 ns; Loc. = LCCOMB_X12_Y21_N0; Fanout = 7; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.150 ns) 11.813 ns cpu1:main_processor\|control:control_unit\|IM_MUX1 8 REG LCCOMB_X16_Y26_N16 92 " "Info: 8: + IC(1.332 ns) + CELL(0.150 ns) = 11.813 ns; Loc. = LCCOMB_X16_Y26_N16; Fanout = 92; REG Node = 'cpu1:main_processor\|control:control_unit\|IM_MUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.371 ns) 13.010 ns cpu1:main_processor\|datapath:path\|Selector89~0 9 COMB LCCOMB_X15_Y25_N20 5 " "Info: 9: + IC(0.826 ns) + CELL(0.371 ns) = 13.010 ns; Loc. = LCCOMB_X15_Y25_N20; Fanout = 5; COMB Node = 'cpu1:main_processor\|datapath:path\|Selector89~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 } "NODE_NAME" } } { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.420 ns) 14.146 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~4 10 COMB LCCOMB_X17_Y25_N8 1 " "Info: 10: + IC(0.716 ns) + CELL(0.420 ns) = 14.146 ns; Loc. = LCCOMB_X17_Y25_N8; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.275 ns) 15.368 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~6 11 COMB LCCOMB_X19_Y23_N28 1 " "Info: 11: + IC(0.947 ns) + CELL(0.275 ns) = 15.368 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.150 ns) 16.425 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18 12 COMB LCCOMB_X14_Y23_N28 3 " "Info: 12: + IC(0.907 ns) + CELL(0.150 ns) = 16.425 ns; Loc. = LCCOMB_X14_Y23_N28; Fanout = 3; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 17.124 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19 13 COMB LCCOMB_X14_Y23_N22 31 " "Info: 13: + IC(0.279 ns) + CELL(0.420 ns) = 17.124 ns; Loc. = LCCOMB_X14_Y23_N22; Fanout = 31; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.150 ns) 18.617 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\] 14 REG LCCOMB_X12_Y28_N6 2 " "Info: 14: + IC(1.343 ns) + CELL(0.150 ns) = 18.617 ns; Loc. = LCCOMB_X12_Y28_N6; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.398 ns) 19.304 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~1 15 COMB LCCOMB_X12_Y28_N20 1 " "Info: 15: + IC(0.289 ns) + CELL(0.398 ns) = 19.304 ns; Loc. = LCCOMB_X12_Y28_N20; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.275 ns) 20.298 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~4 16 COMB LCCOMB_X12_Y27_N10 1 " "Info: 16: + IC(0.719 ns) + CELL(0.275 ns) = 20.298 ns; Loc. = LCCOMB_X12_Y27_N10; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.275 ns) 21.575 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~10 17 COMB LCCOMB_X14_Y23_N8 2 " "Info: 17: + IC(1.002 ns) + CELL(0.275 ns) = 21.575 ns; Loc. = LCCOMB_X14_Y23_N8; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.438 ns) 22.477 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux33~0 18 COMB LCCOMB_X14_Y23_N26 1 " "Info: 18: + IC(0.464 ns) + CELL(0.438 ns) = 22.477 ns; Loc. = LCCOMB_X14_Y23_N26; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux33~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 22.892 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero 19 REG LCCOMB_X14_Y23_N12 1 " "Info: 19: + IC(0.265 ns) + CELL(0.150 ns) = 22.892 ns; Loc. = LCCOMB_X14_Y23_N12; Fanout = 1; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.635 ns ( 42.09 % ) " "Info: Total cell delay = 9.635 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.257 ns ( 57.91 % ) " "Info: Total interconnect delay = 13.257 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.892 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] cpu1:main_processor|control:control_unit|PC_Mux~18 cpu1:main_processor|control:control_unit|PC_Mux~19 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.892 ns" { memClk {} memClk~combout {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] {} cpu1:main_processor|control:control_unit|PC_Mux~18 {} cpu1:main_processor|control:control_unit|PC_Mux~19 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 0.000ns 1.450ns 0.000ns 1.026ns 0.704ns 0.743ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.343ns 0.289ns 0.719ns 1.002ns 0.464ns 0.265ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.438ns 0.438ns 0.275ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.398ns 0.275ns 0.275ns 0.438ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "memClk source 9.218 ns - Shortest register " "Info: - Shortest clock path from clock \"memClk\" to source register is 9.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns memClk 1 CLK PIN_P1 24 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 24; CLK Node = 'memClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.870 ns) 3.319 ns system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg5 2 MEM M4K_X13_Y26 8 " "Info: 2: + IC(1.450 ns) + CELL(0.870 ns) = 3.319 ns; Loc. = M4K_X13_Y26; Fanout = 8; MEM Node = 'system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 6.312 ns system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[28\] 3 MEM M4K_X13_Y26 13 " "Info: 3: + IC(0.000 ns) + CELL(2.993 ns) = 6.312 ns; Loc. = M4K_X13_Y26; Fanout = 13; MEM Node = 'system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[28\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[28] } "NODE_NAME" } } { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.150 ns) 7.210 ns cpu1:main_processor\|control:control_unit\|PC_Mux~26 4 COMB LCCOMB_X12_Y23_N4 1 " "Info: 4: + IC(0.748 ns) + CELL(0.150 ns) = 7.210 ns; Loc. = LCCOMB_X12_Y23_N4; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[28] cpu1:main_processor|control:control_unit|PC_Mux~26 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.150 ns) 8.092 ns cpu1:main_processor\|control:control_unit\|PC_Mux~20 5 COMB LCCOMB_X12_Y21_N2 2 " "Info: 5: + IC(0.732 ns) + CELL(0.150 ns) = 8.092 ns; Loc. = LCCOMB_X12_Y21_N2; Fanout = 2; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { cpu1:main_processor|control:control_unit|PC_Mux~26 cpu1:main_processor|control:control_unit|PC_Mux~20 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 8.487 ns cpu1:main_processor\|control:control_unit\|PC_Mux~22 6 COMB LCCOMB_X12_Y21_N0 7 " "Info: 6: + IC(0.245 ns) + CELL(0.150 ns) = 8.487 ns; Loc. = LCCOMB_X12_Y21_N0; Fanout = 7; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.275 ns) 9.218 ns cpu1:main_processor\|control:control_unit\|ALU_op\[1\] 7 REG LCCOMB_X11_Y21_N28 83 " "Info: 7: + IC(0.456 ns) + CELL(0.275 ns) = 9.218 ns; Loc. = LCCOMB_X11_Y21_N28; Fanout = 83; REG Node = 'cpu1:main_processor\|control:control_unit\|ALU_op\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|ALU_op[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.587 ns ( 60.61 % ) " "Info: Total cell delay = 5.587 ns ( 60.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.631 ns ( 39.39 % ) " "Info: Total interconnect delay = 3.631 ns ( 39.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.218 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[28] cpu1:main_processor|control:control_unit|PC_Mux~26 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|ALU_op[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.218 ns" { memClk {} memClk~combout {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[28] {} cpu1:main_processor|control:control_unit|PC_Mux~26 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|ALU_op[1] {} } { 0.000ns 0.000ns 1.450ns 0.000ns 0.748ns 0.732ns 0.245ns 0.456ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.150ns 0.150ns 0.150ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.892 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] cpu1:main_processor|control:control_unit|PC_Mux~18 cpu1:main_processor|control:control_unit|PC_Mux~19 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.892 ns" { memClk {} memClk~combout {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] {} cpu1:main_processor|control:control_unit|PC_Mux~18 {} cpu1:main_processor|control:control_unit|PC_Mux~19 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 0.000ns 1.450ns 0.000ns 1.026ns 0.704ns 0.743ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.343ns 0.289ns 0.719ns 1.002ns 0.464ns 0.265ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.438ns 0.438ns 0.275ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.398ns 0.275ns 0.275ns 0.438ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.218 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[28] cpu1:main_processor|control:control_unit|PC_Mux~26 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|ALU_op[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.218 ns" { memClk {} memClk~combout {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[28] {} cpu1:main_processor|control:control_unit|PC_Mux~26 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|ALU_op[1] {} } { 0.000ns 0.000ns 1.450ns 0.000ns 0.748ns 0.732ns 0.245ns 0.456ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.150ns 0.150ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.019 ns - Shortest register register " "Info: - Shortest register to register delay is 2.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu1:main_processor\|control:control_unit\|ALU_op\[1\] 1 REG LCCOMB_X11_Y21_N28 83 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X11_Y21_N28; Fanout = 83; REG Node = 'cpu1:main_processor\|control:control_unit\|ALU_op\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|control:control_unit|ALU_op[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.415 ns) 1.486 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux34~0 2 COMB LCCOMB_X14_Y23_N16 1 " "Info: 2: + IC(1.071 ns) + CELL(0.415 ns) = 1.486 ns; Loc. = LCCOMB_X14_Y23_N16; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux34~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { cpu1:main_processor|control:control_unit|ALU_op[1] cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.271 ns) 2.019 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero 3 REG LCCOMB_X14_Y23_N12 1 " "Info: 3: + IC(0.262 ns) + CELL(0.271 ns) = 2.019 ns; Loc. = LCCOMB_X14_Y23_N12; Fanout = 1; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.686 ns ( 33.98 % ) " "Info: Total cell delay = 0.686 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 66.02 % ) " "Info: Total interconnect delay = 1.333 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { cpu1:main_processor|control:control_unit|ALU_op[1] cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.019 ns" { cpu1:main_processor|control:control_unit|ALU_op[1] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 1.071ns 0.262ns } { 0.000ns 0.415ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.892 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] cpu1:main_processor|control:control_unit|PC_Mux~18 cpu1:main_processor|control:control_unit|PC_Mux~19 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.892 ns" { memClk {} memClk~combout {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] {} cpu1:main_processor|control:control_unit|PC_Mux~18 {} cpu1:main_processor|control:control_unit|PC_Mux~19 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 0.000ns 1.450ns 0.000ns 1.026ns 0.704ns 0.743ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.343ns 0.289ns 0.719ns 1.002ns 0.464ns 0.265ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.438ns 0.438ns 0.275ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.398ns 0.275ns 0.275ns 0.438ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.218 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[28] cpu1:main_processor|control:control_unit|PC_Mux~26 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|ALU_op[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.218 ns" { memClk {} memClk~combout {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[28] {} cpu1:main_processor|control:control_unit|PC_Mux~26 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|ALU_op[1] {} } { 0.000ns 0.000ns 1.450ns 0.000ns 0.748ns 0.732ns 0.245ns 0.456ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.150ns 0.150ns 0.150ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { cpu1:main_processor|control:control_unit|ALU_op[1] cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.019 ns" { cpu1:main_processor|control:control_unit|ALU_op[1] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 1.071ns 0.262ns } { 0.000ns 0.415ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cpuClk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"cpuClk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[0\] cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero cpuClk 12.931 ns " "Info: Found hold time violation between source  pin or register \"cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[0\]\" and destination pin or register \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero\" for clock \"cpuClk\" (Hold time is 12.931 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.125 ns + Largest " "Info: + Largest clock skew is 16.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpuClk destination 19.086 ns + Longest register " "Info: + Longest clock path from clock \"cpuClk\" to destination register is 19.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cpuClk 1 CLK PIN_P2 57 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 57; CLK Node = 'cpuClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.787 ns) 2.874 ns cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q 2 REG LCFF_X14_Y22_N31 3 " "Info: 2: + IC(1.088 ns) + CELL(0.787 ns) = 2.874 ns; Loc. = LCFF_X14_Y22_N31; Fanout = 3; REG Node = 'cpu1:main_processor\|datapath:path\|Register_Z:RegZ\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q } "NODE_NAME" } } { "Register_Z.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_Z.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.271 ns) 3.896 ns cpu1:main_processor\|control:control_unit\|PC_Mux~9 3 COMB LCCOMB_X12_Y22_N20 1 " "Info: 3: + IC(0.751 ns) + CELL(0.271 ns) = 3.896 ns; Loc. = LCCOMB_X12_Y22_N20; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { cpu1:main_processor|datapath:path|Register_Z:RegZ|Q cpu1:main_processor|control:control_unit|PC_Mux~9 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.438 ns) 4.595 ns cpu1:main_processor\|control:control_unit\|PC_Mux~25 4 COMB LCCOMB_X12_Y22_N0 1 " "Info: 4: + IC(0.261 ns) + CELL(0.438 ns) = 4.595 ns; Loc. = LCCOMB_X12_Y22_N0; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { cpu1:main_processor|control:control_unit|PC_Mux~9 cpu1:main_processor|control:control_unit|PC_Mux~25 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.150 ns) 5.466 ns cpu1:main_processor\|control:control_unit\|PC_Mux~17 5 COMB LCCOMB_X12_Y21_N8 1 " "Info: 5: + IC(0.721 ns) + CELL(0.150 ns) = 5.466 ns; Loc. = LCCOMB_X12_Y21_N8; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { cpu1:main_processor|control:control_unit|PC_Mux~25 cpu1:main_processor|control:control_unit|PC_Mux~17 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 6.130 ns cpu1:main_processor\|control:control_unit\|PC_Mux~20 6 COMB LCCOMB_X12_Y21_N2 2 " "Info: 6: + IC(0.244 ns) + CELL(0.420 ns) = 6.130 ns; Loc. = LCCOMB_X12_Y21_N2; Fanout = 2; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { cpu1:main_processor|control:control_unit|PC_Mux~17 cpu1:main_processor|control:control_unit|PC_Mux~20 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 6.525 ns cpu1:main_processor\|control:control_unit\|PC_Mux~22 7 COMB LCCOMB_X12_Y21_N0 7 " "Info: 7: + IC(0.245 ns) + CELL(0.150 ns) = 6.525 ns; Loc. = LCCOMB_X12_Y21_N0; Fanout = 7; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.150 ns) 8.007 ns cpu1:main_processor\|control:control_unit\|IM_MUX1 8 REG LCCOMB_X16_Y26_N16 92 " "Info: 8: + IC(1.332 ns) + CELL(0.150 ns) = 8.007 ns; Loc. = LCCOMB_X16_Y26_N16; Fanout = 92; REG Node = 'cpu1:main_processor\|control:control_unit\|IM_MUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.371 ns) 9.204 ns cpu1:main_processor\|datapath:path\|Selector89~0 9 COMB LCCOMB_X15_Y25_N20 5 " "Info: 9: + IC(0.826 ns) + CELL(0.371 ns) = 9.204 ns; Loc. = LCCOMB_X15_Y25_N20; Fanout = 5; COMB Node = 'cpu1:main_processor\|datapath:path\|Selector89~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 } "NODE_NAME" } } { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.420 ns) 10.340 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~4 10 COMB LCCOMB_X17_Y25_N8 1 " "Info: 10: + IC(0.716 ns) + CELL(0.420 ns) = 10.340 ns; Loc. = LCCOMB_X17_Y25_N8; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.275 ns) 11.562 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~6 11 COMB LCCOMB_X19_Y23_N28 1 " "Info: 11: + IC(0.947 ns) + CELL(0.275 ns) = 11.562 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.150 ns) 12.619 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18 12 COMB LCCOMB_X14_Y23_N28 3 " "Info: 12: + IC(0.907 ns) + CELL(0.150 ns) = 12.619 ns; Loc. = LCCOMB_X14_Y23_N28; Fanout = 3; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 13.318 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19 13 COMB LCCOMB_X14_Y23_N22 31 " "Info: 13: + IC(0.279 ns) + CELL(0.420 ns) = 13.318 ns; Loc. = LCCOMB_X14_Y23_N22; Fanout = 31; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.150 ns) 14.811 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\] 14 REG LCCOMB_X12_Y28_N6 2 " "Info: 14: + IC(1.343 ns) + CELL(0.150 ns) = 14.811 ns; Loc. = LCCOMB_X12_Y28_N6; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[24\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.398 ns) 15.498 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~1 15 COMB LCCOMB_X12_Y28_N20 1 " "Info: 15: + IC(0.289 ns) + CELL(0.398 ns) = 15.498 ns; Loc. = LCCOMB_X12_Y28_N20; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.275 ns) 16.492 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~4 16 COMB LCCOMB_X12_Y27_N10 1 " "Info: 16: + IC(0.719 ns) + CELL(0.275 ns) = 16.492 ns; Loc. = LCCOMB_X12_Y27_N10; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.275 ns) 17.769 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~10 17 COMB LCCOMB_X14_Y23_N8 2 " "Info: 17: + IC(1.002 ns) + CELL(0.275 ns) = 17.769 ns; Loc. = LCCOMB_X14_Y23_N8; Fanout = 2; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Equal0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.438 ns) 18.671 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux33~0 18 COMB LCCOMB_X14_Y23_N26 1 " "Info: 18: + IC(0.464 ns) + CELL(0.438 ns) = 18.671 ns; Loc. = LCCOMB_X14_Y23_N26; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux33~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 19.086 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero 19 REG LCCOMB_X14_Y23_N12 1 " "Info: 19: + IC(0.265 ns) + CELL(0.150 ns) = 19.086 ns; Loc. = LCCOMB_X14_Y23_N12; Fanout = 1; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.687 ns ( 35.04 % ) " "Info: Total cell delay = 6.687 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.399 ns ( 64.96 % ) " "Info: Total interconnect delay = 12.399 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.086 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q cpu1:main_processor|control:control_unit|PC_Mux~9 cpu1:main_processor|control:control_unit|PC_Mux~25 cpu1:main_processor|control:control_unit|PC_Mux~17 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.086 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q {} cpu1:main_processor|control:control_unit|PC_Mux~9 {} cpu1:main_processor|control:control_unit|PC_Mux~25 {} cpu1:main_processor|control:control_unit|PC_Mux~17 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 0.000ns 1.088ns 0.751ns 0.261ns 0.721ns 0.244ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.343ns 0.289ns 0.719ns 1.002ns 0.464ns 0.265ns } { 0.000ns 0.999ns 0.787ns 0.271ns 0.438ns 0.150ns 0.420ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.398ns 0.275ns 0.275ns 0.438ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpuClk source 2.961 ns - Shortest register " "Info: - Shortest clock path from clock \"cpuClk\" to source register is 2.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cpuClk 1 CLK PIN_P2 57 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 57; CLK Node = 'cpuClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.537 ns) 2.961 ns cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[0\] 2 REG LCFF_X16_Y26_N27 7 " "Info: 2: + IC(1.425 ns) + CELL(0.537 ns) = 2.961 ns; Loc. = LCFF_X16_Y26_N27; Fanout = 7; REG Node = 'cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { cpuClk cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] } "NODE_NAME" } } { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 51.87 % ) " "Info: Total cell delay = 1.536 ns ( 51.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.425 ns ( 48.13 % ) " "Info: Total interconnect delay = 1.425 ns ( 48.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.961 ns" { cpuClk cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.961 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] {} } { 0.000ns 0.000ns 1.425ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.086 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q cpu1:main_processor|control:control_unit|PC_Mux~9 cpu1:main_processor|control:control_unit|PC_Mux~25 cpu1:main_processor|control:control_unit|PC_Mux~17 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.086 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q {} cpu1:main_processor|control:control_unit|PC_Mux~9 {} cpu1:main_processor|control:control_unit|PC_Mux~25 {} cpu1:main_processor|control:control_unit|PC_Mux~17 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 0.000ns 1.088ns 0.751ns 0.261ns 0.721ns 0.244ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.343ns 0.289ns 0.719ns 1.002ns 0.464ns 0.265ns } { 0.000ns 0.999ns 0.787ns 0.271ns 0.438ns 0.150ns 0.420ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.398ns 0.275ns 0.275ns 0.438ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.961 ns" { cpuClk cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.961 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] {} } { 0.000ns 0.000ns 1.425ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.944 ns - Shortest register register " "Info: - Shortest register to register delay is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[0\] 1 REG LCFF_X16_Y26_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y26_N27; Fanout = 7; REG Node = 'cpu1:main_processor\|datapath:path\|Register_IR:IR\|Q2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] } "NODE_NAME" } } { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.275 ns) 1.175 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~20 2 COMB LCCOMB_X15_Y23_N14 1 " "Info: 2: + IC(0.900 ns) + CELL(0.275 ns) = 1.175 ns; Loc. = LCCOMB_X15_Y23_N14; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~20 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.393 ns) 1.986 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18 3 COMB LCCOMB_X14_Y23_N28 3 " "Info: 3: + IC(0.418 ns) + CELL(0.393 ns) = 1.986 ns; Loc. = LCCOMB_X14_Y23_N28; Fanout = 3; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~20 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.150 ns) 2.411 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux34~0 4 COMB LCCOMB_X14_Y23_N16 1 " "Info: 4: + IC(0.275 ns) + CELL(0.150 ns) = 2.411 ns; Loc. = LCCOMB_X14_Y23_N16; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux34~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.271 ns) 2.944 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero 5 REG LCCOMB_X14_Y23_N12 1 " "Info: 5: + IC(0.262 ns) + CELL(0.271 ns) = 2.944 ns; Loc. = LCCOMB_X14_Y23_N12; Fanout = 1; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|zero'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 36.99 % ) " "Info: Total cell delay = 1.089 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.855 ns ( 63.01 % ) " "Info: Total interconnect delay = 1.855 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~20 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~20 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 0.900ns 0.418ns 0.275ns 0.262ns } { 0.000ns 0.275ns 0.393ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Register_IR.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/Register_IR.vhd" 26 -1 0 } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.086 ns" { cpuClk cpu1:main_processor|datapath:path|Register_Z:RegZ|Q cpu1:main_processor|control:control_unit|PC_Mux~9 cpu1:main_processor|control:control_unit|PC_Mux~25 cpu1:main_processor|control:control_unit|PC_Mux~17 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.086 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_Z:RegZ|Q {} cpu1:main_processor|control:control_unit|PC_Mux~9 {} cpu1:main_processor|control:control_unit|PC_Mux~25 {} cpu1:main_processor|control:control_unit|PC_Mux~17 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[24] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~1 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Equal0~10 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux33~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 0.000ns 1.088ns 0.751ns 0.261ns 0.721ns 0.244ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.343ns 0.289ns 0.719ns 1.002ns 0.464ns 0.265ns } { 0.000ns 0.999ns 0.787ns 0.271ns 0.438ns 0.150ns 0.420ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns 0.398ns 0.275ns 0.275ns 0.438ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.961 ns" { cpuClk cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.961 ns" { cpuClk {} cpuClk~combout {} cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] {} } { 0.000ns 0.000ns 1.425ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~20 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 cpu1:main_processor|datapath:path|ALU:ALUMap|zero } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { cpu1:main_processor|datapath:path|Register_IR:IR|Q2[0] {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~20 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux34~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|zero {} } { 0.000ns 0.900ns 0.418ns 0.275ns 0.262ns } { 0.000ns 0.275ns 0.393ns 0.150ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpu1:main_processor\|reset_circuit:reset\|count\[31\] rst cpuClk 4.267 ns register " "Info: tsu for register \"cpu1:main_processor\|reset_circuit:reset\|count\[31\]\" (data pin = \"rst\", clock pin = \"cpuClk\") is 4.267 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.985 ns + Longest pin register " "Info: + Longest pin to register delay is 6.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns rst 1 PIN PIN_C13 35 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 35; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.149 ns) 2.748 ns cpu1:main_processor\|reset_circuit:reset\|process_0~0 2 COMB LCCOMB_X19_Y21_N18 3 " "Info: 2: + IC(1.620 ns) + CELL(0.149 ns) = 2.748 ns; Loc. = LCCOMB_X19_Y21_N18; Fanout = 3; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|process_0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { rst cpu1:main_processor|reset_circuit:reset|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.414 ns) 4.110 ns cpu1:main_processor\|reset_circuit:reset\|count\[0\]~33 3 COMB LCCOMB_X20_Y22_N0 2 " "Info: 3: + IC(0.948 ns) + CELL(0.414 ns) = 4.110 ns; Loc. = LCCOMB_X20_Y22_N0; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[0\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { cpu1:main_processor|reset_circuit:reset|process_0~0 cpu1:main_processor|reset_circuit:reset|count[0]~33 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.181 ns cpu1:main_processor\|reset_circuit:reset\|count\[1\]~35 4 COMB LCCOMB_X20_Y22_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.181 ns; Loc. = LCCOMB_X20_Y22_N2; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[1\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[0]~33 cpu1:main_processor|reset_circuit:reset|count[1]~35 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.252 ns cpu1:main_processor\|reset_circuit:reset\|count\[2\]~37 5 COMB LCCOMB_X20_Y22_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.252 ns; Loc. = LCCOMB_X20_Y22_N4; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[2\]~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[1]~35 cpu1:main_processor|reset_circuit:reset|count[2]~37 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.323 ns cpu1:main_processor\|reset_circuit:reset\|count\[3\]~39 6 COMB LCCOMB_X20_Y22_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.323 ns; Loc. = LCCOMB_X20_Y22_N6; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[3\]~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[2]~37 cpu1:main_processor|reset_circuit:reset|count[3]~39 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.394 ns cpu1:main_processor\|reset_circuit:reset\|count\[4\]~41 7 COMB LCCOMB_X20_Y22_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.394 ns; Loc. = LCCOMB_X20_Y22_N8; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[4\]~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[3]~39 cpu1:main_processor|reset_circuit:reset|count[4]~41 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.465 ns cpu1:main_processor\|reset_circuit:reset\|count\[5\]~43 8 COMB LCCOMB_X20_Y22_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.465 ns; Loc. = LCCOMB_X20_Y22_N10; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[5\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[4]~41 cpu1:main_processor|reset_circuit:reset|count[5]~43 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.536 ns cpu1:main_processor\|reset_circuit:reset\|count\[6\]~45 9 COMB LCCOMB_X20_Y22_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.536 ns; Loc. = LCCOMB_X20_Y22_N12; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[6\]~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[5]~43 cpu1:main_processor|reset_circuit:reset|count[6]~45 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.695 ns cpu1:main_processor\|reset_circuit:reset\|count\[7\]~47 10 COMB LCCOMB_X20_Y22_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 4.695 ns; Loc. = LCCOMB_X20_Y22_N14; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[7\]~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { cpu1:main_processor|reset_circuit:reset|count[6]~45 cpu1:main_processor|reset_circuit:reset|count[7]~47 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.766 ns cpu1:main_processor\|reset_circuit:reset\|count\[8\]~49 11 COMB LCCOMB_X20_Y22_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.766 ns; Loc. = LCCOMB_X20_Y22_N16; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[8\]~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[7]~47 cpu1:main_processor|reset_circuit:reset|count[8]~49 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.837 ns cpu1:main_processor\|reset_circuit:reset\|count\[9\]~51 12 COMB LCCOMB_X20_Y22_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.837 ns; Loc. = LCCOMB_X20_Y22_N18; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[9\]~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[8]~49 cpu1:main_processor|reset_circuit:reset|count[9]~51 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.908 ns cpu1:main_processor\|reset_circuit:reset\|count\[10\]~53 13 COMB LCCOMB_X20_Y22_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.908 ns; Loc. = LCCOMB_X20_Y22_N20; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[10\]~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[9]~51 cpu1:main_processor|reset_circuit:reset|count[10]~53 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.979 ns cpu1:main_processor\|reset_circuit:reset\|count\[11\]~55 14 COMB LCCOMB_X20_Y22_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.979 ns; Loc. = LCCOMB_X20_Y22_N22; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[11\]~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[10]~53 cpu1:main_processor|reset_circuit:reset|count[11]~55 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.050 ns cpu1:main_processor\|reset_circuit:reset\|count\[12\]~57 15 COMB LCCOMB_X20_Y22_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.050 ns; Loc. = LCCOMB_X20_Y22_N24; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[12\]~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[11]~55 cpu1:main_processor|reset_circuit:reset|count[12]~57 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.121 ns cpu1:main_processor\|reset_circuit:reset\|count\[13\]~59 16 COMB LCCOMB_X20_Y22_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.121 ns; Loc. = LCCOMB_X20_Y22_N26; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[13\]~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[12]~57 cpu1:main_processor|reset_circuit:reset|count[13]~59 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.192 ns cpu1:main_processor\|reset_circuit:reset\|count\[14\]~61 17 COMB LCCOMB_X20_Y22_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.192 ns; Loc. = LCCOMB_X20_Y22_N28; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[14\]~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[13]~59 cpu1:main_processor|reset_circuit:reset|count[14]~61 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.338 ns cpu1:main_processor\|reset_circuit:reset\|count\[15\]~63 18 COMB LCCOMB_X20_Y22_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 5.338 ns; Loc. = LCCOMB_X20_Y22_N30; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[15\]~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { cpu1:main_processor|reset_circuit:reset|count[14]~61 cpu1:main_processor|reset_circuit:reset|count[15]~63 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.409 ns cpu1:main_processor\|reset_circuit:reset\|count\[16\]~65 19 COMB LCCOMB_X20_Y21_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.409 ns; Loc. = LCCOMB_X20_Y21_N0; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[16\]~65'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[15]~63 cpu1:main_processor|reset_circuit:reset|count[16]~65 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.480 ns cpu1:main_processor\|reset_circuit:reset\|count\[17\]~67 20 COMB LCCOMB_X20_Y21_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.480 ns; Loc. = LCCOMB_X20_Y21_N2; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[17\]~67'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[16]~65 cpu1:main_processor|reset_circuit:reset|count[17]~67 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.551 ns cpu1:main_processor\|reset_circuit:reset\|count\[18\]~69 21 COMB LCCOMB_X20_Y21_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.551 ns; Loc. = LCCOMB_X20_Y21_N4; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[18\]~69'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[17]~67 cpu1:main_processor|reset_circuit:reset|count[18]~69 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.622 ns cpu1:main_processor\|reset_circuit:reset\|count\[19\]~71 22 COMB LCCOMB_X20_Y21_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.622 ns; Loc. = LCCOMB_X20_Y21_N6; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[19\]~71'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[18]~69 cpu1:main_processor|reset_circuit:reset|count[19]~71 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.693 ns cpu1:main_processor\|reset_circuit:reset\|count\[20\]~73 23 COMB LCCOMB_X20_Y21_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.693 ns; Loc. = LCCOMB_X20_Y21_N8; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[20\]~73'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[19]~71 cpu1:main_processor|reset_circuit:reset|count[20]~73 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.764 ns cpu1:main_processor\|reset_circuit:reset\|count\[21\]~75 24 COMB LCCOMB_X20_Y21_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.764 ns; Loc. = LCCOMB_X20_Y21_N10; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[21\]~75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[20]~73 cpu1:main_processor|reset_circuit:reset|count[21]~75 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.835 ns cpu1:main_processor\|reset_circuit:reset\|count\[22\]~77 25 COMB LCCOMB_X20_Y21_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.835 ns; Loc. = LCCOMB_X20_Y21_N12; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[22\]~77'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[21]~75 cpu1:main_processor|reset_circuit:reset|count[22]~77 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.994 ns cpu1:main_processor\|reset_circuit:reset\|count\[23\]~79 26 COMB LCCOMB_X20_Y21_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 5.994 ns; Loc. = LCCOMB_X20_Y21_N14; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[23\]~79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { cpu1:main_processor|reset_circuit:reset|count[22]~77 cpu1:main_processor|reset_circuit:reset|count[23]~79 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.065 ns cpu1:main_processor\|reset_circuit:reset\|count\[24\]~81 27 COMB LCCOMB_X20_Y21_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.065 ns; Loc. = LCCOMB_X20_Y21_N16; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[24\]~81'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[23]~79 cpu1:main_processor|reset_circuit:reset|count[24]~81 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.136 ns cpu1:main_processor\|reset_circuit:reset\|count\[25\]~83 28 COMB LCCOMB_X20_Y21_N18 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.136 ns; Loc. = LCCOMB_X20_Y21_N18; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[25\]~83'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[24]~81 cpu1:main_processor|reset_circuit:reset|count[25]~83 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.207 ns cpu1:main_processor\|reset_circuit:reset\|count\[26\]~85 29 COMB LCCOMB_X20_Y21_N20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.207 ns; Loc. = LCCOMB_X20_Y21_N20; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[26\]~85'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[25]~83 cpu1:main_processor|reset_circuit:reset|count[26]~85 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.278 ns cpu1:main_processor\|reset_circuit:reset\|count\[27\]~87 30 COMB LCCOMB_X20_Y21_N22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.278 ns; Loc. = LCCOMB_X20_Y21_N22; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[27\]~87'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[26]~85 cpu1:main_processor|reset_circuit:reset|count[27]~87 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.349 ns cpu1:main_processor\|reset_circuit:reset\|count\[28\]~89 31 COMB LCCOMB_X20_Y21_N24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.349 ns; Loc. = LCCOMB_X20_Y21_N24; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[28\]~89'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[27]~87 cpu1:main_processor|reset_circuit:reset|count[28]~89 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.420 ns cpu1:main_processor\|reset_circuit:reset\|count\[29\]~91 32 COMB LCCOMB_X20_Y21_N26 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.420 ns; Loc. = LCCOMB_X20_Y21_N26; Fanout = 2; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[29\]~91'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[28]~89 cpu1:main_processor|reset_circuit:reset|count[29]~91 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.491 ns cpu1:main_processor\|reset_circuit:reset\|count\[30\]~93 33 COMB LCCOMB_X20_Y21_N28 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.491 ns; Loc. = LCCOMB_X20_Y21_N28; Fanout = 1; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[30\]~93'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu1:main_processor|reset_circuit:reset|count[29]~91 cpu1:main_processor|reset_circuit:reset|count[30]~93 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.901 ns cpu1:main_processor\|reset_circuit:reset\|count\[31\]~94 34 COMB LCCOMB_X20_Y21_N30 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 6.901 ns; Loc. = LCCOMB_X20_Y21_N30; Fanout = 1; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[31\]~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu1:main_processor|reset_circuit:reset|count[30]~93 cpu1:main_processor|reset_circuit:reset|count[31]~94 } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.985 ns cpu1:main_processor\|reset_circuit:reset\|count\[31\] 35 REG LCFF_X20_Y21_N31 3 " "Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 6.985 ns; Loc. = LCFF_X20_Y21_N31; Fanout = 3; REG Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cpu1:main_processor|reset_circuit:reset|count[31]~94 cpu1:main_processor|reset_circuit:reset|count[31] } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.417 ns ( 63.24 % ) " "Info: Total cell delay = 4.417 ns ( 63.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.568 ns ( 36.76 % ) " "Info: Total interconnect delay = 2.568 ns ( 36.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { rst cpu1:main_processor|reset_circuit:reset|process_0~0 cpu1:main_processor|reset_circuit:reset|count[0]~33 cpu1:main_processor|reset_circuit:reset|count[1]~35 cpu1:main_processor|reset_circuit:reset|count[2]~37 cpu1:main_processor|reset_circuit:reset|count[3]~39 cpu1:main_processor|reset_circuit:reset|count[4]~41 cpu1:main_processor|reset_circuit:reset|count[5]~43 cpu1:main_processor|reset_circuit:reset|count[6]~45 cpu1:main_processor|reset_circuit:reset|count[7]~47 cpu1:main_processor|reset_circuit:reset|count[8]~49 cpu1:main_processor|reset_circuit:reset|count[9]~51 cpu1:main_processor|reset_circuit:reset|count[10]~53 cpu1:main_processor|reset_circuit:reset|count[11]~55 cpu1:main_processor|reset_circuit:reset|count[12]~57 cpu1:main_processor|reset_circuit:reset|count[13]~59 cpu1:main_processor|reset_circuit:reset|count[14]~61 cpu1:main_processor|reset_circuit:reset|count[15]~63 cpu1:main_processor|reset_circuit:reset|count[16]~65 cpu1:main_processor|reset_circuit:reset|count[17]~67 cpu1:main_processor|reset_circuit:reset|count[18]~69 cpu1:main_processor|reset_circuit:reset|count[19]~71 cpu1:main_processor|reset_circuit:reset|count[20]~73 cpu1:main_processor|reset_circuit:reset|count[21]~75 cpu1:main_processor|reset_circuit:reset|count[22]~77 cpu1:main_processor|reset_circuit:reset|count[23]~79 cpu1:main_processor|reset_circuit:reset|count[24]~81 cpu1:main_processor|reset_circuit:reset|count[25]~83 cpu1:main_processor|reset_circuit:reset|count[26]~85 cpu1:main_processor|reset_circuit:reset|count[27]~87 cpu1:main_processor|reset_circuit:reset|count[28]~89 cpu1:main_processor|reset_circuit:reset|count[29]~91 cpu1:main_processor|reset_circuit:reset|count[30]~93 cpu1:main_processor|reset_circuit:reset|count[31]~94 cpu1:main_processor|reset_circuit:reset|count[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { rst {} rst~combout {} cpu1:main_processor|reset_circuit:reset|process_0~0 {} cpu1:main_processor|reset_circuit:reset|count[0]~33 {} cpu1:main_processor|reset_circuit:reset|count[1]~35 {} cpu1:main_processor|reset_circuit:reset|count[2]~37 {} cpu1:main_processor|reset_circuit:reset|count[3]~39 {} cpu1:main_processor|reset_circuit:reset|count[4]~41 {} cpu1:main_processor|reset_circuit:reset|count[5]~43 {} cpu1:main_processor|reset_circuit:reset|count[6]~45 {} cpu1:main_processor|reset_circuit:reset|count[7]~47 {} cpu1:main_processor|reset_circuit:reset|count[8]~49 {} cpu1:main_processor|reset_circuit:reset|count[9]~51 {} cpu1:main_processor|reset_circuit:reset|count[10]~53 {} cpu1:main_processor|reset_circuit:reset|count[11]~55 {} cpu1:main_processor|reset_circuit:reset|count[12]~57 {} cpu1:main_processor|reset_circuit:reset|count[13]~59 {} cpu1:main_processor|reset_circuit:reset|count[14]~61 {} cpu1:main_processor|reset_circuit:reset|count[15]~63 {} cpu1:main_processor|reset_circuit:reset|count[16]~65 {} cpu1:main_processor|reset_circuit:reset|count[17]~67 {} cpu1:main_processor|reset_circuit:reset|count[18]~69 {} cpu1:main_processor|reset_circuit:reset|count[19]~71 {} cpu1:main_processor|reset_circuit:reset|count[20]~73 {} cpu1:main_processor|reset_circuit:reset|count[21]~75 {} cpu1:main_processor|reset_circuit:reset|count[22]~77 {} cpu1:main_processor|reset_circuit:reset|count[23]~79 {} cpu1:main_processor|reset_circuit:reset|count[24]~81 {} cpu1:main_processor|reset_circuit:reset|count[25]~83 {} cpu1:main_processor|reset_circuit:reset|count[26]~85 {} cpu1:main_processor|reset_circuit:reset|count[27]~87 {} cpu1:main_processor|reset_circuit:reset|count[28]~89 {} cpu1:main_processor|reset_circuit:reset|count[29]~91 {} cpu1:main_processor|reset_circuit:reset|count[30]~93 {} cpu1:main_processor|reset_circuit:reset|count[31]~94 {} cpu1:main_processor|reset_circuit:reset|count[31] {} } { 0.000ns 0.000ns 1.620ns 0.948ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpuClk destination 2.682 ns - Shortest register " "Info: - Shortest clock path from clock \"cpuClk\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cpuClk 1 CLK PIN_P2 57 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 57; CLK Node = 'cpuClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns cpuClk~clkctrl 2 COMB CLKCTRL_G3 93 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 93; COMB Node = 'cpuClk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { cpuClk cpuClk~clkctrl } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns cpu1:main_processor\|reset_circuit:reset\|count\[31\] 3 REG LCFF_X20_Y21_N31 3 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X20_Y21_N31; Fanout = 3; REG Node = 'cpu1:main_processor\|reset_circuit:reset\|count\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { cpuClk~clkctrl cpu1:main_processor|reset_circuit:reset|count[31] } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { cpuClk cpuClk~clkctrl cpu1:main_processor|reset_circuit:reset|count[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { cpuClk {} cpuClk~combout {} cpuClk~clkctrl {} cpu1:main_processor|reset_circuit:reset|count[31] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { rst cpu1:main_processor|reset_circuit:reset|process_0~0 cpu1:main_processor|reset_circuit:reset|count[0]~33 cpu1:main_processor|reset_circuit:reset|count[1]~35 cpu1:main_processor|reset_circuit:reset|count[2]~37 cpu1:main_processor|reset_circuit:reset|count[3]~39 cpu1:main_processor|reset_circuit:reset|count[4]~41 cpu1:main_processor|reset_circuit:reset|count[5]~43 cpu1:main_processor|reset_circuit:reset|count[6]~45 cpu1:main_processor|reset_circuit:reset|count[7]~47 cpu1:main_processor|reset_circuit:reset|count[8]~49 cpu1:main_processor|reset_circuit:reset|count[9]~51 cpu1:main_processor|reset_circuit:reset|count[10]~53 cpu1:main_processor|reset_circuit:reset|count[11]~55 cpu1:main_processor|reset_circuit:reset|count[12]~57 cpu1:main_processor|reset_circuit:reset|count[13]~59 cpu1:main_processor|reset_circuit:reset|count[14]~61 cpu1:main_processor|reset_circuit:reset|count[15]~63 cpu1:main_processor|reset_circuit:reset|count[16]~65 cpu1:main_processor|reset_circuit:reset|count[17]~67 cpu1:main_processor|reset_circuit:reset|count[18]~69 cpu1:main_processor|reset_circuit:reset|count[19]~71 cpu1:main_processor|reset_circuit:reset|count[20]~73 cpu1:main_processor|reset_circuit:reset|count[21]~75 cpu1:main_processor|reset_circuit:reset|count[22]~77 cpu1:main_processor|reset_circuit:reset|count[23]~79 cpu1:main_processor|reset_circuit:reset|count[24]~81 cpu1:main_processor|reset_circuit:reset|count[25]~83 cpu1:main_processor|reset_circuit:reset|count[26]~85 cpu1:main_processor|reset_circuit:reset|count[27]~87 cpu1:main_processor|reset_circuit:reset|count[28]~89 cpu1:main_processor|reset_circuit:reset|count[29]~91 cpu1:main_processor|reset_circuit:reset|count[30]~93 cpu1:main_processor|reset_circuit:reset|count[31]~94 cpu1:main_processor|reset_circuit:reset|count[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { rst {} rst~combout {} cpu1:main_processor|reset_circuit:reset|process_0~0 {} cpu1:main_processor|reset_circuit:reset|count[0]~33 {} cpu1:main_processor|reset_circuit:reset|count[1]~35 {} cpu1:main_processor|reset_circuit:reset|count[2]~37 {} cpu1:main_processor|reset_circuit:reset|count[3]~39 {} cpu1:main_processor|reset_circuit:reset|count[4]~41 {} cpu1:main_processor|reset_circuit:reset|count[5]~43 {} cpu1:main_processor|reset_circuit:reset|count[6]~45 {} cpu1:main_processor|reset_circuit:reset|count[7]~47 {} cpu1:main_processor|reset_circuit:reset|count[8]~49 {} cpu1:main_processor|reset_circuit:reset|count[9]~51 {} cpu1:main_processor|reset_circuit:reset|count[10]~53 {} cpu1:main_processor|reset_circuit:reset|count[11]~55 {} cpu1:main_processor|reset_circuit:reset|count[12]~57 {} cpu1:main_processor|reset_circuit:reset|count[13]~59 {} cpu1:main_processor|reset_circuit:reset|count[14]~61 {} cpu1:main_processor|reset_circuit:reset|count[15]~63 {} cpu1:main_processor|reset_circuit:reset|count[16]~65 {} cpu1:main_processor|reset_circuit:reset|count[17]~67 {} cpu1:main_processor|reset_circuit:reset|count[18]~69 {} cpu1:main_processor|reset_circuit:reset|count[19]~71 {} cpu1:main_processor|reset_circuit:reset|count[20]~73 {} cpu1:main_processor|reset_circuit:reset|count[21]~75 {} cpu1:main_processor|reset_circuit:reset|count[22]~77 {} cpu1:main_processor|reset_circuit:reset|count[23]~79 {} cpu1:main_processor|reset_circuit:reset|count[24]~81 {} cpu1:main_processor|reset_circuit:reset|count[25]~83 {} cpu1:main_processor|reset_circuit:reset|count[26]~85 {} cpu1:main_processor|reset_circuit:reset|count[27]~87 {} cpu1:main_processor|reset_circuit:reset|count[28]~89 {} cpu1:main_processor|reset_circuit:reset|count[29]~91 {} cpu1:main_processor|reset_circuit:reset|count[30]~93 {} cpu1:main_processor|reset_circuit:reset|count[31]~94 {} cpu1:main_processor|reset_circuit:reset|count[31] {} } { 0.000ns 0.000ns 1.620ns 0.948ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { cpuClk cpuClk~clkctrl cpu1:main_processor|reset_circuit:reset|count[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { cpuClk {} cpuClk~combout {} cpuClk~clkctrl {} cpu1:main_processor|reset_circuit:reset|count[31] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "memClk memDataIn\[11\] cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\] 25.799 ns register " "Info: tco from clock \"memClk\" to destination pin \"memDataIn\[11\]\" through register \"cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\]\" is 25.799 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "memClk source 18.375 ns + Longest register " "Info: + Longest clock path from clock \"memClk\" to source register is 18.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns memClk 1 CLK PIN_P1 24 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 24; CLK Node = 'memClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.870 ns) 3.319 ns system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg5 2 MEM M4K_X13_Y26 8 " "Info: 2: + IC(1.450 ns) + CELL(0.870 ns) = 3.319 ns; Loc. = M4K_X13_Y26; Fanout = 8; MEM Node = 'system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|ram_block1a24~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 540 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 6.312 ns system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\] 3 MEM M4K_X13_Y26 16 " "Info: 3: + IC(0.000 ns) + CELL(2.993 ns) = 6.312 ns; Loc. = M4K_X13_Y26; Fanout = 16; MEM Node = 'system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_lhd1:auto_generated\|q_a\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] } "NODE_NAME" } } { "db/altsyncram_lhd1.tdf" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/db/altsyncram_lhd1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.438 ns) 7.776 ns cpu1:main_processor\|control:control_unit\|PC_Mux~18 4 COMB LCCOMB_X14_Y22_N0 1 " "Info: 4: + IC(1.026 ns) + CELL(0.438 ns) = 7.776 ns; Loc. = LCCOMB_X14_Y22_N0; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] cpu1:main_processor|control:control_unit|PC_Mux~18 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.438 ns) 8.918 ns cpu1:main_processor\|control:control_unit\|PC_Mux~19 5 COMB LCCOMB_X12_Y23_N8 1 " "Info: 5: + IC(0.704 ns) + CELL(0.438 ns) = 8.918 ns; Loc. = LCCOMB_X12_Y23_N8; Fanout = 1; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { cpu1:main_processor|control:control_unit|PC_Mux~18 cpu1:main_processor|control:control_unit|PC_Mux~19 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.275 ns) 9.936 ns cpu1:main_processor\|control:control_unit\|PC_Mux~20 6 COMB LCCOMB_X12_Y21_N2 2 " "Info: 6: + IC(0.743 ns) + CELL(0.275 ns) = 9.936 ns; Loc. = LCCOMB_X12_Y21_N2; Fanout = 2; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { cpu1:main_processor|control:control_unit|PC_Mux~19 cpu1:main_processor|control:control_unit|PC_Mux~20 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 10.331 ns cpu1:main_processor\|control:control_unit\|PC_Mux~22 7 COMB LCCOMB_X12_Y21_N0 7 " "Info: 7: + IC(0.245 ns) + CELL(0.150 ns) = 10.331 ns; Loc. = LCCOMB_X12_Y21_N0; Fanout = 7; COMB Node = 'cpu1:main_processor\|control:control_unit\|PC_Mux~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.150 ns) 11.813 ns cpu1:main_processor\|control:control_unit\|IM_MUX1 8 REG LCCOMB_X16_Y26_N16 92 " "Info: 8: + IC(1.332 ns) + CELL(0.150 ns) = 11.813 ns; Loc. = LCCOMB_X16_Y26_N16; Fanout = 92; REG Node = 'cpu1:main_processor\|control:control_unit\|IM_MUX1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/control.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.371 ns) 13.010 ns cpu1:main_processor\|datapath:path\|Selector89~0 9 COMB LCCOMB_X15_Y25_N20 5 " "Info: 9: + IC(0.826 ns) + CELL(0.371 ns) = 13.010 ns; Loc. = LCCOMB_X15_Y25_N20; Fanout = 5; COMB Node = 'cpu1:main_processor\|datapath:path\|Selector89~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 } "NODE_NAME" } } { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.420 ns) 14.146 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~4 10 COMB LCCOMB_X17_Y25_N8 1 " "Info: 10: + IC(0.716 ns) + CELL(0.420 ns) = 14.146 ns; Loc. = LCCOMB_X17_Y25_N8; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.275 ns) 15.368 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~6 11 COMB LCCOMB_X19_Y23_N28 1 " "Info: 11: + IC(0.947 ns) + CELL(0.275 ns) = 15.368 ns; Loc. = LCCOMB_X19_Y23_N28; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.150 ns) 16.425 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18 12 COMB LCCOMB_X14_Y23_N28 3 " "Info: 12: + IC(0.907 ns) + CELL(0.150 ns) = 16.425 ns; Loc. = LCCOMB_X14_Y23_N28; Fanout = 3; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 17.124 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19 13 COMB LCCOMB_X14_Y23_N22 31 " "Info: 13: + IC(0.279 ns) + CELL(0.420 ns) = 17.124 ns; Loc. = LCCOMB_X14_Y23_N22; Fanout = 31; COMB Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|Mux2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.150 ns) 18.375 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\] 14 REG LCCOMB_X16_Y27_N16 2 " "Info: 14: + IC(1.101 ns) + CELL(0.150 ns) = 18.375 ns; Loc. = LCCOMB_X16_Y27_N16; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[11] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.099 ns ( 44.08 % ) " "Info: Total cell delay = 8.099 ns ( 44.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.276 ns ( 55.92 % ) " "Info: Total interconnect delay = 10.276 ns ( 55.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.375 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] cpu1:main_processor|control:control_unit|PC_Mux~18 cpu1:main_processor|control:control_unit|PC_Mux~19 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.375 ns" { memClk {} memClk~combout {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] {} cpu1:main_processor|control:control_unit|PC_Mux~18 {} cpu1:main_processor|control:control_unit|PC_Mux~19 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[11] {} } { 0.000ns 0.000ns 1.450ns 0.000ns 1.026ns 0.704ns 0.743ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.101ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.438ns 0.438ns 0.275ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.424 ns + Longest register pin " "Info: + Longest register to pin delay is 7.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\] 1 REG LCCOMB_X16_Y27_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y27_N16; Fanout = 2; REG Node = 'cpu1:main_processor\|datapath:path\|ALU:ALUMap\|result2\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[11] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/ALU.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.275 ns) 0.553 ns cpu1:main_processor\|datapath:path\|Mux20~0 2 COMB LCCOMB_X16_Y27_N2 1 " "Info: 2: + IC(0.278 ns) + CELL(0.275 ns) = 0.553 ns; Loc. = LCCOMB_X16_Y27_N2; Fanout = 1; COMB Node = 'cpu1:main_processor\|datapath:path\|Mux20~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[11] cpu1:main_processor|datapath:path|Mux20~0 } "NODE_NAME" } } { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.149 ns) 0.952 ns cpu1:main_processor\|datapath:path\|Mux20~1 3 COMB LCCOMB_X16_Y27_N22 5 " "Info: 3: + IC(0.250 ns) + CELL(0.149 ns) = 0.952 ns; Loc. = LCCOMB_X16_Y27_N22; Fanout = 5; COMB Node = 'cpu1:main_processor\|datapath:path\|Mux20~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { cpu1:main_processor|datapath:path|Mux20~0 cpu1:main_processor|datapath:path|Mux20~1 } "NODE_NAME" } } { "DATAPATH.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/DATAPATH.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.840 ns) + CELL(2.632 ns) 7.424 ns memDataIn\[11\] 4 PIN PIN_K24 0 " "Info: 4: + IC(3.840 ns) + CELL(2.632 ns) = 7.424 ns; Loc. = PIN_K24; Fanout = 0; PIN Node = 'memDataIn\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.472 ns" { cpu1:main_processor|datapath:path|Mux20~1 memDataIn[11] } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 41.16 % ) " "Info: Total cell delay = 3.056 ns ( 41.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.368 ns ( 58.84 % ) " "Info: Total interconnect delay = 4.368 ns ( 58.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[11] cpu1:main_processor|datapath:path|Mux20~0 cpu1:main_processor|datapath:path|Mux20~1 memDataIn[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[11] {} cpu1:main_processor|datapath:path|Mux20~0 {} cpu1:main_processor|datapath:path|Mux20~1 {} memDataIn[11] {} } { 0.000ns 0.278ns 0.250ns 3.840ns } { 0.000ns 0.275ns 0.149ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.375 ns" { memClk system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] cpu1:main_processor|control:control_unit|PC_Mux~18 cpu1:main_processor|control:control_unit|PC_Mux~19 cpu1:main_processor|control:control_unit|PC_Mux~20 cpu1:main_processor|control:control_unit|PC_Mux~22 cpu1:main_processor|control:control_unit|IM_MUX1 cpu1:main_processor|datapath:path|Selector89~0 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 cpu1:main_processor|datapath:path|ALU:ALUMap|result2[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.375 ns" { memClk {} memClk~combout {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|ram_block1a24~porta_address_reg5 {} system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_lhd1:auto_generated|q_a[31] {} cpu1:main_processor|control:control_unit|PC_Mux~18 {} cpu1:main_processor|control:control_unit|PC_Mux~19 {} cpu1:main_processor|control:control_unit|PC_Mux~20 {} cpu1:main_processor|control:control_unit|PC_Mux~22 {} cpu1:main_processor|control:control_unit|IM_MUX1 {} cpu1:main_processor|datapath:path|Selector89~0 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~4 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~6 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~18 {} cpu1:main_processor|datapath:path|ALU:ALUMap|Mux2~19 {} cpu1:main_processor|datapath:path|ALU:ALUMap|result2[11] {} } { 0.000ns 0.000ns 1.450ns 0.000ns 1.026ns 0.704ns 0.743ns 0.245ns 1.332ns 0.826ns 0.716ns 0.947ns 0.907ns 0.279ns 1.101ns } { 0.000ns 0.999ns 0.870ns 2.993ns 0.438ns 0.438ns 0.275ns 0.150ns 0.150ns 0.371ns 0.420ns 0.275ns 0.150ns 0.420ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[11] cpu1:main_processor|datapath:path|Mux20~0 cpu1:main_processor|datapath:path|Mux20~1 memDataIn[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { cpu1:main_processor|datapath:path|ALU:ALUMap|result2[11] {} cpu1:main_processor|datapath:path|Mux20~0 {} cpu1:main_processor|datapath:path|Mux20~1 {} memDataIn[11] {} } { 0.000ns 0.278ns 0.250ns 3.840ns } { 0.000ns 0.275ns 0.149ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cpu1:main_processor\|reset_circuit:reset\|hold rst cpuClk 0.110 ns register " "Info: th for register \"cpu1:main_processor\|reset_circuit:reset\|hold\" (data pin = \"rst\", clock pin = \"cpuClk\") is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpuClk destination 2.680 ns + Longest register " "Info: + Longest clock path from clock \"cpuClk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cpuClk 1 CLK PIN_P2 57 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 57; CLK Node = 'cpuClk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpuClk } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns cpuClk~clkctrl 2 COMB CLKCTRL_G3 93 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 93; COMB Node = 'cpuClk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { cpuClk cpuClk~clkctrl } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns cpu1:main_processor\|reset_circuit:reset\|hold 3 REG LCFF_X19_Y21_N13 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X19_Y21_N13; Fanout = 2; REG Node = 'cpu1:main_processor\|reset_circuit:reset\|hold'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { cpuClk~clkctrl cpu1:main_processor|reset_circuit:reset|hold } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { cpuClk cpuClk~clkctrl cpu1:main_processor|reset_circuit:reset|hold } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { cpuClk {} cpuClk~combout {} cpuClk~clkctrl {} cpu1:main_processor|reset_circuit:reset|hold {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.836 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns rst 1 PIN PIN_C13 35 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 35; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/CPU_TEST_Sim.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.149 ns) 2.752 ns cpu1:main_processor\|reset_circuit:reset\|process_0~1 2 COMB LCCOMB_X19_Y21_N12 33 " "Info: 2: + IC(1.624 ns) + CELL(0.149 ns) = 2.752 ns; Loc. = LCCOMB_X19_Y21_N12; Fanout = 33; COMB Node = 'cpu1:main_processor\|reset_circuit:reset\|process_0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { rst cpu1:main_processor|reset_circuit:reset|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.836 ns cpu1:main_processor\|reset_circuit:reset\|hold 3 REG LCFF_X19_Y21_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.836 ns; Loc. = LCFF_X19_Y21_N13; Fanout = 2; REG Node = 'cpu1:main_processor\|reset_circuit:reset\|hold'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cpu1:main_processor|reset_circuit:reset|process_0~1 cpu1:main_processor|reset_circuit:reset|hold } "NODE_NAME" } } { "reset_circuit.vhd" "" { Text "C:/Users/Steve/Desktop/Courses/W2013/COE 608/Labs/Lab 6/Project/CPU TEST Sim/reset_circuit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.212 ns ( 42.74 % ) " "Info: Total cell delay = 1.212 ns ( 42.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 57.26 % ) " "Info: Total interconnect delay = 1.624 ns ( 57.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { rst cpu1:main_processor|reset_circuit:reset|process_0~1 cpu1:main_processor|reset_circuit:reset|hold } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { rst {} rst~combout {} cpu1:main_processor|reset_circuit:reset|process_0~1 {} cpu1:main_processor|reset_circuit:reset|hold {} } { 0.000ns 0.000ns 1.624ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { cpuClk cpuClk~clkctrl cpu1:main_processor|reset_circuit:reset|hold } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { cpuClk {} cpuClk~combout {} cpuClk~clkctrl {} cpu1:main_processor|reset_circuit:reset|hold {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { rst cpu1:main_processor|reset_circuit:reset|process_0~1 cpu1:main_processor|reset_circuit:reset|hold } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { rst {} rst~combout {} cpu1:main_processor|reset_circuit:reset|process_0~1 {} cpu1:main_processor|reset_circuit:reset|hold {} } { 0.000ns 0.000ns 1.624ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 64 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 20:57:25 2013 " "Info: Processing ended: Wed Apr 03 20:57:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
