//==============================================================================
// Copyright (c) 2010-2025 Advanced Micro Devices, Inc. All rights reserved.
/// @author AMD Developer Tools Team
/// @file
/// @brief Hardware counter info for GFX12.
//==============================================================================

// This file is autogenerated by the ConvertHWEnums project.

// clang-format off

#include "gpu_perf_api_counter_generator/gpa_counter.h"
#include "auto_generated/gpu_perf_api_counter_generator/gpa_hw_counter_gfx12.h"
#include "gpu_performance_api/gpu_perf_api_types.h"

namespace counter_gfx12
{
    std::vector<GpaHardwareCounterDesc> kCpfCountersGfx12 = {
        {0, "CPF_PERF_SEL_ALWAYS_COUNT", "CPF", "Always Count.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "CPF_PERF_SEL_CPF_STAT_BUSY", "CPF", "CPF Busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGrbmCountersGfx12 = {
        {0, "GRBM_PERF_SEL_COUNT", "GRBM", "Tie High - Count Number of Clocks", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GRBM_PERF_SEL_GUI_ACTIVE", "GRBM", "The GUI is Active", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGe1CountersGfx12 = {
        {18, "GE1_DMA_UTCL1_TRANSLATION_HIT_EVENT", "GE1", "UTCL1 translation hit", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "GE1_DMA_UTCL1_TRANSLATION_MISS_EVENT", "GE1", "UTCL1 translation miss", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c0CountersGfx12 = {
        {3, "GL2C0_PERF_SEL_REQ", "GL2C0", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C0_PERF_SEL_MISS", "GL2C0", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C0_PERF_SEL_EA_WRREQ", "GL2C0", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C0_PERF_SEL_EA_WRREQ_64B", "GL2C0", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C0_PERF_SEL_EA_WRREQ_STALL", "GL2C0", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C0_PERF_SEL_EA_RDREQ_32B", "GL2C0", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C0_PERF_SEL_EA_RDREQ_64B", "GL2C0", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C0_PERF_SEL_EA_RDREQ_128B", "GL2C0", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C0_PERF_SEL_EA_RDREQ_256B", "GL2C0", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c1CountersGfx12 = {
        {3, "GL2C1_PERF_SEL_REQ", "GL2C1", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C1_PERF_SEL_MISS", "GL2C1", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C1_PERF_SEL_EA_WRREQ", "GL2C1", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C1_PERF_SEL_EA_WRREQ_64B", "GL2C1", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C1_PERF_SEL_EA_WRREQ_STALL", "GL2C1", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C1_PERF_SEL_EA_RDREQ_32B", "GL2C1", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C1_PERF_SEL_EA_RDREQ_64B", "GL2C1", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C1_PERF_SEL_EA_RDREQ_128B", "GL2C1", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C1_PERF_SEL_EA_RDREQ_256B", "GL2C1", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c2CountersGfx12 = {
        {3, "GL2C2_PERF_SEL_REQ", "GL2C2", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C2_PERF_SEL_MISS", "GL2C2", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C2_PERF_SEL_EA_WRREQ", "GL2C2", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C2_PERF_SEL_EA_WRREQ_64B", "GL2C2", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C2_PERF_SEL_EA_WRREQ_STALL", "GL2C2", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C2_PERF_SEL_EA_RDREQ_32B", "GL2C2", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C2_PERF_SEL_EA_RDREQ_64B", "GL2C2", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C2_PERF_SEL_EA_RDREQ_128B", "GL2C2", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C2_PERF_SEL_EA_RDREQ_256B", "GL2C2", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c3CountersGfx12 = {
        {3, "GL2C3_PERF_SEL_REQ", "GL2C3", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C3_PERF_SEL_MISS", "GL2C3", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C3_PERF_SEL_EA_WRREQ", "GL2C3", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C3_PERF_SEL_EA_WRREQ_64B", "GL2C3", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C3_PERF_SEL_EA_WRREQ_STALL", "GL2C3", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C3_PERF_SEL_EA_RDREQ_32B", "GL2C3", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C3_PERF_SEL_EA_RDREQ_64B", "GL2C3", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C3_PERF_SEL_EA_RDREQ_128B", "GL2C3", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C3_PERF_SEL_EA_RDREQ_256B", "GL2C3", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c4CountersGfx12 = {
        {3, "GL2C4_PERF_SEL_REQ", "GL2C4", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C4_PERF_SEL_MISS", "GL2C4", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C4_PERF_SEL_EA_WRREQ", "GL2C4", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C4_PERF_SEL_EA_WRREQ_64B", "GL2C4", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C4_PERF_SEL_EA_WRREQ_STALL", "GL2C4", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C4_PERF_SEL_EA_RDREQ_32B", "GL2C4", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C4_PERF_SEL_EA_RDREQ_64B", "GL2C4", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C4_PERF_SEL_EA_RDREQ_128B", "GL2C4", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C4_PERF_SEL_EA_RDREQ_256B", "GL2C4", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c5CountersGfx12 = {
        {3, "GL2C5_PERF_SEL_REQ", "GL2C5", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C5_PERF_SEL_MISS", "GL2C5", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C5_PERF_SEL_EA_WRREQ", "GL2C5", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C5_PERF_SEL_EA_WRREQ_64B", "GL2C5", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C5_PERF_SEL_EA_WRREQ_STALL", "GL2C5", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C5_PERF_SEL_EA_RDREQ_32B", "GL2C5", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C5_PERF_SEL_EA_RDREQ_64B", "GL2C5", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C5_PERF_SEL_EA_RDREQ_128B", "GL2C5", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C5_PERF_SEL_EA_RDREQ_256B", "GL2C5", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c6CountersGfx12 = {
        {3, "GL2C6_PERF_SEL_REQ", "GL2C6", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C6_PERF_SEL_MISS", "GL2C6", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C6_PERF_SEL_EA_WRREQ", "GL2C6", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C6_PERF_SEL_EA_WRREQ_64B", "GL2C6", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C6_PERF_SEL_EA_WRREQ_STALL", "GL2C6", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C6_PERF_SEL_EA_RDREQ_32B", "GL2C6", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C6_PERF_SEL_EA_RDREQ_64B", "GL2C6", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C6_PERF_SEL_EA_RDREQ_128B", "GL2C6", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C6_PERF_SEL_EA_RDREQ_256B", "GL2C6", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c7CountersGfx12 = {
        {3, "GL2C7_PERF_SEL_REQ", "GL2C7", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C7_PERF_SEL_MISS", "GL2C7", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C7_PERF_SEL_EA_WRREQ", "GL2C7", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C7_PERF_SEL_EA_WRREQ_64B", "GL2C7", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C7_PERF_SEL_EA_WRREQ_STALL", "GL2C7", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C7_PERF_SEL_EA_RDREQ_32B", "GL2C7", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C7_PERF_SEL_EA_RDREQ_64B", "GL2C7", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C7_PERF_SEL_EA_RDREQ_128B", "GL2C7", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C7_PERF_SEL_EA_RDREQ_256B", "GL2C7", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c8CountersGfx12 = {
        {3, "GL2C8_PERF_SEL_REQ", "GL2C8", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C8_PERF_SEL_MISS", "GL2C8", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C8_PERF_SEL_EA_WRREQ", "GL2C8", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C8_PERF_SEL_EA_WRREQ_64B", "GL2C8", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C8_PERF_SEL_EA_WRREQ_STALL", "GL2C8", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C8_PERF_SEL_EA_RDREQ_32B", "GL2C8", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C8_PERF_SEL_EA_RDREQ_64B", "GL2C8", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C8_PERF_SEL_EA_RDREQ_128B", "GL2C8", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C8_PERF_SEL_EA_RDREQ_256B", "GL2C8", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c9CountersGfx12 = {
        {3, "GL2C9_PERF_SEL_REQ", "GL2C9", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C9_PERF_SEL_MISS", "GL2C9", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C9_PERF_SEL_EA_WRREQ", "GL2C9", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C9_PERF_SEL_EA_WRREQ_64B", "GL2C9", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C9_PERF_SEL_EA_WRREQ_STALL", "GL2C9", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C9_PERF_SEL_EA_RDREQ_32B", "GL2C9", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C9_PERF_SEL_EA_RDREQ_64B", "GL2C9", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C9_PERF_SEL_EA_RDREQ_128B", "GL2C9", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C9_PERF_SEL_EA_RDREQ_256B", "GL2C9", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c10CountersGfx12 = {
        {3, "GL2C10_PERF_SEL_REQ", "GL2C10", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C10_PERF_SEL_MISS", "GL2C10", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C10_PERF_SEL_EA_WRREQ", "GL2C10", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C10_PERF_SEL_EA_WRREQ_64B", "GL2C10", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C10_PERF_SEL_EA_WRREQ_STALL", "GL2C10", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C10_PERF_SEL_EA_RDREQ_32B", "GL2C10", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C10_PERF_SEL_EA_RDREQ_64B", "GL2C10", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C10_PERF_SEL_EA_RDREQ_128B", "GL2C10", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C10_PERF_SEL_EA_RDREQ_256B", "GL2C10", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c11CountersGfx12 = {
        {3, "GL2C11_PERF_SEL_REQ", "GL2C11", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C11_PERF_SEL_MISS", "GL2C11", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C11_PERF_SEL_EA_WRREQ", "GL2C11", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C11_PERF_SEL_EA_WRREQ_64B", "GL2C11", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C11_PERF_SEL_EA_WRREQ_STALL", "GL2C11", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C11_PERF_SEL_EA_RDREQ_32B", "GL2C11", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C11_PERF_SEL_EA_RDREQ_64B", "GL2C11", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C11_PERF_SEL_EA_RDREQ_128B", "GL2C11", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C11_PERF_SEL_EA_RDREQ_256B", "GL2C11", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c12CountersGfx12 = {
        {3, "GL2C12_PERF_SEL_REQ", "GL2C12", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C12_PERF_SEL_MISS", "GL2C12", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C12_PERF_SEL_EA_WRREQ", "GL2C12", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C12_PERF_SEL_EA_WRREQ_64B", "GL2C12", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C12_PERF_SEL_EA_WRREQ_STALL", "GL2C12", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C12_PERF_SEL_EA_RDREQ_32B", "GL2C12", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C12_PERF_SEL_EA_RDREQ_64B", "GL2C12", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C12_PERF_SEL_EA_RDREQ_128B", "GL2C12", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C12_PERF_SEL_EA_RDREQ_256B", "GL2C12", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c13CountersGfx12 = {
        {3, "GL2C13_PERF_SEL_REQ", "GL2C13", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C13_PERF_SEL_MISS", "GL2C13", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C13_PERF_SEL_EA_WRREQ", "GL2C13", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C13_PERF_SEL_EA_WRREQ_64B", "GL2C13", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C13_PERF_SEL_EA_WRREQ_STALL", "GL2C13", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C13_PERF_SEL_EA_RDREQ_32B", "GL2C13", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C13_PERF_SEL_EA_RDREQ_64B", "GL2C13", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C13_PERF_SEL_EA_RDREQ_128B", "GL2C13", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C13_PERF_SEL_EA_RDREQ_256B", "GL2C13", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c14CountersGfx12 = {
        {3, "GL2C14_PERF_SEL_REQ", "GL2C14", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C14_PERF_SEL_MISS", "GL2C14", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C14_PERF_SEL_EA_WRREQ", "GL2C14", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C14_PERF_SEL_EA_WRREQ_64B", "GL2C14", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C14_PERF_SEL_EA_WRREQ_STALL", "GL2C14", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C14_PERF_SEL_EA_RDREQ_32B", "GL2C14", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C14_PERF_SEL_EA_RDREQ_64B", "GL2C14", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C14_PERF_SEL_EA_RDREQ_128B", "GL2C14", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C14_PERF_SEL_EA_RDREQ_256B", "GL2C14", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c15CountersGfx12 = {
        {3, "GL2C15_PERF_SEL_REQ", "GL2C15", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C15_PERF_SEL_MISS", "GL2C15", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C15_PERF_SEL_EA_WRREQ", "GL2C15", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C15_PERF_SEL_EA_WRREQ_64B", "GL2C15", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C15_PERF_SEL_EA_WRREQ_STALL", "GL2C15", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C15_PERF_SEL_EA_RDREQ_32B", "GL2C15", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C15_PERF_SEL_EA_RDREQ_64B", "GL2C15", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C15_PERF_SEL_EA_RDREQ_128B", "GL2C15", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C15_PERF_SEL_EA_RDREQ_256B", "GL2C15", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c16CountersGfx12 = {
        {3, "GL2C16_PERF_SEL_REQ", "GL2C16", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C16_PERF_SEL_MISS", "GL2C16", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C16_PERF_SEL_EA_WRREQ", "GL2C16", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C16_PERF_SEL_EA_WRREQ_64B", "GL2C16", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C16_PERF_SEL_EA_WRREQ_STALL", "GL2C16", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C16_PERF_SEL_EA_RDREQ_32B", "GL2C16", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C16_PERF_SEL_EA_RDREQ_64B", "GL2C16", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C16_PERF_SEL_EA_RDREQ_128B", "GL2C16", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C16_PERF_SEL_EA_RDREQ_256B", "GL2C16", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c17CountersGfx12 = {
        {3, "GL2C17_PERF_SEL_REQ", "GL2C17", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C17_PERF_SEL_MISS", "GL2C17", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C17_PERF_SEL_EA_WRREQ", "GL2C17", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C17_PERF_SEL_EA_WRREQ_64B", "GL2C17", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C17_PERF_SEL_EA_WRREQ_STALL", "GL2C17", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C17_PERF_SEL_EA_RDREQ_32B", "GL2C17", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C17_PERF_SEL_EA_RDREQ_64B", "GL2C17", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C17_PERF_SEL_EA_RDREQ_128B", "GL2C17", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C17_PERF_SEL_EA_RDREQ_256B", "GL2C17", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c18CountersGfx12 = {
        {3, "GL2C18_PERF_SEL_REQ", "GL2C18", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C18_PERF_SEL_MISS", "GL2C18", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C18_PERF_SEL_EA_WRREQ", "GL2C18", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C18_PERF_SEL_EA_WRREQ_64B", "GL2C18", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C18_PERF_SEL_EA_WRREQ_STALL", "GL2C18", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C18_PERF_SEL_EA_RDREQ_32B", "GL2C18", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C18_PERF_SEL_EA_RDREQ_64B", "GL2C18", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C18_PERF_SEL_EA_RDREQ_128B", "GL2C18", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C18_PERF_SEL_EA_RDREQ_256B", "GL2C18", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c19CountersGfx12 = {
        {3, "GL2C19_PERF_SEL_REQ", "GL2C19", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C19_PERF_SEL_MISS", "GL2C19", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C19_PERF_SEL_EA_WRREQ", "GL2C19", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C19_PERF_SEL_EA_WRREQ_64B", "GL2C19", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C19_PERF_SEL_EA_WRREQ_STALL", "GL2C19", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C19_PERF_SEL_EA_RDREQ_32B", "GL2C19", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C19_PERF_SEL_EA_RDREQ_64B", "GL2C19", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C19_PERF_SEL_EA_RDREQ_128B", "GL2C19", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C19_PERF_SEL_EA_RDREQ_256B", "GL2C19", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c20CountersGfx12 = {
        {3, "GL2C20_PERF_SEL_REQ", "GL2C20", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C20_PERF_SEL_MISS", "GL2C20", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C20_PERF_SEL_EA_WRREQ", "GL2C20", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C20_PERF_SEL_EA_WRREQ_64B", "GL2C20", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C20_PERF_SEL_EA_WRREQ_STALL", "GL2C20", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C20_PERF_SEL_EA_RDREQ_32B", "GL2C20", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C20_PERF_SEL_EA_RDREQ_64B", "GL2C20", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C20_PERF_SEL_EA_RDREQ_128B", "GL2C20", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C20_PERF_SEL_EA_RDREQ_256B", "GL2C20", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c21CountersGfx12 = {
        {3, "GL2C21_PERF_SEL_REQ", "GL2C21", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C21_PERF_SEL_MISS", "GL2C21", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C21_PERF_SEL_EA_WRREQ", "GL2C21", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C21_PERF_SEL_EA_WRREQ_64B", "GL2C21", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C21_PERF_SEL_EA_WRREQ_STALL", "GL2C21", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C21_PERF_SEL_EA_RDREQ_32B", "GL2C21", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C21_PERF_SEL_EA_RDREQ_64B", "GL2C21", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C21_PERF_SEL_EA_RDREQ_128B", "GL2C21", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C21_PERF_SEL_EA_RDREQ_256B", "GL2C21", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c22CountersGfx12 = {
        {3, "GL2C22_PERF_SEL_REQ", "GL2C22", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C22_PERF_SEL_MISS", "GL2C22", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C22_PERF_SEL_EA_WRREQ", "GL2C22", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C22_PERF_SEL_EA_WRREQ_64B", "GL2C22", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C22_PERF_SEL_EA_WRREQ_STALL", "GL2C22", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C22_PERF_SEL_EA_RDREQ_32B", "GL2C22", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C22_PERF_SEL_EA_RDREQ_64B", "GL2C22", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C22_PERF_SEL_EA_RDREQ_128B", "GL2C22", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C22_PERF_SEL_EA_RDREQ_256B", "GL2C22", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c23CountersGfx12 = {
        {3, "GL2C23_PERF_SEL_REQ", "GL2C23", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C23_PERF_SEL_MISS", "GL2C23", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C23_PERF_SEL_EA_WRREQ", "GL2C23", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C23_PERF_SEL_EA_WRREQ_64B", "GL2C23", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C23_PERF_SEL_EA_WRREQ_STALL", "GL2C23", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C23_PERF_SEL_EA_RDREQ_32B", "GL2C23", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C23_PERF_SEL_EA_RDREQ_64B", "GL2C23", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C23_PERF_SEL_EA_RDREQ_128B", "GL2C23", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C23_PERF_SEL_EA_RDREQ_256B", "GL2C23", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c24CountersGfx12 = {
        {3, "GL2C24_PERF_SEL_REQ", "GL2C24", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C24_PERF_SEL_MISS", "GL2C24", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C24_PERF_SEL_EA_WRREQ", "GL2C24", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C24_PERF_SEL_EA_WRREQ_64B", "GL2C24", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C24_PERF_SEL_EA_WRREQ_STALL", "GL2C24", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C24_PERF_SEL_EA_RDREQ_32B", "GL2C24", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C24_PERF_SEL_EA_RDREQ_64B", "GL2C24", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C24_PERF_SEL_EA_RDREQ_128B", "GL2C24", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C24_PERF_SEL_EA_RDREQ_256B", "GL2C24", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c25CountersGfx12 = {
        {3, "GL2C25_PERF_SEL_REQ", "GL2C25", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C25_PERF_SEL_MISS", "GL2C25", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C25_PERF_SEL_EA_WRREQ", "GL2C25", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C25_PERF_SEL_EA_WRREQ_64B", "GL2C25", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C25_PERF_SEL_EA_WRREQ_STALL", "GL2C25", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C25_PERF_SEL_EA_RDREQ_32B", "GL2C25", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C25_PERF_SEL_EA_RDREQ_64B", "GL2C25", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C25_PERF_SEL_EA_RDREQ_128B", "GL2C25", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C25_PERF_SEL_EA_RDREQ_256B", "GL2C25", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c26CountersGfx12 = {
        {3, "GL2C26_PERF_SEL_REQ", "GL2C26", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C26_PERF_SEL_MISS", "GL2C26", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C26_PERF_SEL_EA_WRREQ", "GL2C26", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C26_PERF_SEL_EA_WRREQ_64B", "GL2C26", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C26_PERF_SEL_EA_WRREQ_STALL", "GL2C26", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C26_PERF_SEL_EA_RDREQ_32B", "GL2C26", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C26_PERF_SEL_EA_RDREQ_64B", "GL2C26", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C26_PERF_SEL_EA_RDREQ_128B", "GL2C26", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C26_PERF_SEL_EA_RDREQ_256B", "GL2C26", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c27CountersGfx12 = {
        {3, "GL2C27_PERF_SEL_REQ", "GL2C27", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C27_PERF_SEL_MISS", "GL2C27", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C27_PERF_SEL_EA_WRREQ", "GL2C27", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C27_PERF_SEL_EA_WRREQ_64B", "GL2C27", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C27_PERF_SEL_EA_WRREQ_STALL", "GL2C27", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C27_PERF_SEL_EA_RDREQ_32B", "GL2C27", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C27_PERF_SEL_EA_RDREQ_64B", "GL2C27", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C27_PERF_SEL_EA_RDREQ_128B", "GL2C27", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C27_PERF_SEL_EA_RDREQ_256B", "GL2C27", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c28CountersGfx12 = {
        {3, "GL2C28_PERF_SEL_REQ", "GL2C28", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C28_PERF_SEL_MISS", "GL2C28", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C28_PERF_SEL_EA_WRREQ", "GL2C28", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C28_PERF_SEL_EA_WRREQ_64B", "GL2C28", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C28_PERF_SEL_EA_WRREQ_STALL", "GL2C28", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C28_PERF_SEL_EA_RDREQ_32B", "GL2C28", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C28_PERF_SEL_EA_RDREQ_64B", "GL2C28", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C28_PERF_SEL_EA_RDREQ_128B", "GL2C28", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C28_PERF_SEL_EA_RDREQ_256B", "GL2C28", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c29CountersGfx12 = {
        {3, "GL2C29_PERF_SEL_REQ", "GL2C29", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C29_PERF_SEL_MISS", "GL2C29", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C29_PERF_SEL_EA_WRREQ", "GL2C29", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C29_PERF_SEL_EA_WRREQ_64B", "GL2C29", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C29_PERF_SEL_EA_WRREQ_STALL", "GL2C29", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C29_PERF_SEL_EA_RDREQ_32B", "GL2C29", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C29_PERF_SEL_EA_RDREQ_64B", "GL2C29", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C29_PERF_SEL_EA_RDREQ_128B", "GL2C29", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C29_PERF_SEL_EA_RDREQ_256B", "GL2C29", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c30CountersGfx12 = {
        {3, "GL2C30_PERF_SEL_REQ", "GL2C30", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C30_PERF_SEL_MISS", "GL2C30", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C30_PERF_SEL_EA_WRREQ", "GL2C30", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C30_PERF_SEL_EA_WRREQ_64B", "GL2C30", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C30_PERF_SEL_EA_WRREQ_STALL", "GL2C30", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C30_PERF_SEL_EA_RDREQ_32B", "GL2C30", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C30_PERF_SEL_EA_RDREQ_64B", "GL2C30", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C30_PERF_SEL_EA_RDREQ_128B", "GL2C30", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C30_PERF_SEL_EA_RDREQ_256B", "GL2C30", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl2c31CountersGfx12 = {
        {3, "GL2C31_PERF_SEL_REQ", "GL2C31", "Number of requests of all types. This is measured at the tag block. This may be more than the number of requests arriving at the GL2C, but it is a good indication of the total amount of work that needs to be performed.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "GL2C31_PERF_SEL_MISS", "GL2C31", "Number of cache misses. UC reads count as misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {108, "GL2C31_PERF_SEL_EA_WRREQ", "GL2C31", "Number of transactions (all sizes) going over the GL2C_EA_wrreq interface for all clients.This does not include probe commands.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {114, "GL2C31_PERF_SEL_EA_WRREQ_64B", "GL2C31", "Number of 64-byte transactions going (64-byte write or atomic) over the EA_wrreq interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {122, "GL2C31_PERF_SEL_EA_WRREQ_STALL", "GL2C31", "Number of cycles a write request was stalled. Measured in the EA_IF block", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {146, "GL2C31_PERF_SEL_EA_RDREQ_32B", "GL2C31", "Number of 32-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {147, "GL2C31_PERF_SEL_EA_RDREQ_64B", "GL2C31", "Number of 64-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {148, "GL2C31_PERF_SEL_EA_RDREQ_128B", "GL2C31", "Number of 128-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {149, "GL2C31_PERF_SEL_EA_RDREQ_256B", "GL2C31", "Number of 256-byte GL2C/EA read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaCpwdCountersGfx12 = {
        {3, "GC_EA_CPWD_PERF_SEL_SARB_DRAM_RD_SIZE_REQ", "GC_EA_CPWD", "3 | Total amount of requested DRAM Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {4, "GC_EA_CPWD_PERF_SEL_SARB_DRAM_WR_SIZE_REQ", "GC_EA_CPWD", "4 | Total amount of requested DRAM Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGe2Se0CountersGfx12 = {
        {0, "GE2_SE0_GE_SE_DS_PRIMS", "GE2_SE0", "Number of prims output from the tessellator", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "GE2_SE0_GE_SE_SPI_ESVERT_VALID", "GE2_SE0", "number of valid ES verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {16, "GE2_SE0_GE_SE_SPI_GSPRIM_VALID", "GE2_SE0", "number of valid GS prims", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "GE2_SE0_GE_SE_SPI_HSVERT_VALID", "GE2_SE0", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {78, "GE2_SE0_GE_SE_API_VS_VERTS", "GE2_SE0", "Counts the number of API VS verts sent (verts when gs_en = 0 and tessellation not enabled)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {79, "GE2_SE0_GE_SE_API_DS_VERTS", "GE2_SE0", "Counts the number of API DS verts sent (verts when gs_en = 1 and tessellation enabled), that is tessellation verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGe2Se1CountersGfx12 = {
        {0, "GE2_SE1_GE_SE_DS_PRIMS", "GE2_SE1", "Number of prims output from the tessellator", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "GE2_SE1_GE_SE_SPI_ESVERT_VALID", "GE2_SE1", "number of valid ES verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {16, "GE2_SE1_GE_SE_SPI_GSPRIM_VALID", "GE2_SE1", "number of valid GS prims", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "GE2_SE1_GE_SE_SPI_HSVERT_VALID", "GE2_SE1", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {78, "GE2_SE1_GE_SE_API_VS_VERTS", "GE2_SE1", "Counts the number of API VS verts sent (verts when gs_en = 0 and tessellation not enabled)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {79, "GE2_SE1_GE_SE_API_DS_VERTS", "GE2_SE1", "Counts the number of API DS verts sent (verts when gs_en = 1 and tessellation enabled), that is tessellation verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGe2Se2CountersGfx12 = {
        {0, "GE2_SE2_GE_SE_DS_PRIMS", "GE2_SE2", "Number of prims output from the tessellator", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "GE2_SE2_GE_SE_SPI_ESVERT_VALID", "GE2_SE2", "number of valid ES verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {16, "GE2_SE2_GE_SE_SPI_GSPRIM_VALID", "GE2_SE2", "number of valid GS prims", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "GE2_SE2_GE_SE_SPI_HSVERT_VALID", "GE2_SE2", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {78, "GE2_SE2_GE_SE_API_VS_VERTS", "GE2_SE2", "Counts the number of API VS verts sent (verts when gs_en = 0 and tessellation not enabled)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {79, "GE2_SE2_GE_SE_API_DS_VERTS", "GE2_SE2", "Counts the number of API DS verts sent (verts when gs_en = 1 and tessellation enabled), that is tessellation verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGe2Se3CountersGfx12 = {
        {0, "GE2_SE3_GE_SE_DS_PRIMS", "GE2_SE3", "Number of prims output from the tessellator", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "GE2_SE3_GE_SE_SPI_ESVERT_VALID", "GE2_SE3", "number of valid ES verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {16, "GE2_SE3_GE_SE_SPI_GSPRIM_VALID", "GE2_SE3", "number of valid GS prims", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "GE2_SE3_GE_SE_SPI_HSVERT_VALID", "GE2_SE3", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {78, "GE2_SE3_GE_SE_API_VS_VERTS", "GE2_SE3", "Counts the number of API VS verts sent (verts when gs_en = 0 and tessellation not enabled)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {79, "GE2_SE3_GE_SE_API_DS_VERTS", "GE2_SE3", "Counts the number of API DS verts sent (verts when gs_en = 1 and tessellation enabled), that is tessellation verts", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGe2DistCountersGfx12 = {
        {39, "GE2_DIST_GE_DIST_WD_TE11_BUSY", "GE2_DIST", "Counts number of cycles the TE11 block is busy. (DX11 Tessellation Fixed Function Logic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb0CountersGfx12 = {
        {3, "CB0_PERF_SEL_DRAWN_PIXEL", "CB0", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB0_PERF_SEL_DRAWN_FRAGMENT", "CB0", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB0_PERF_SEL_TOTAL_READ_REQUEST", "CB0", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB0_PERF_SEL_TOTAL_WRITE_REQUEST", "CB0", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB0_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB0", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB0_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB0", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb1CountersGfx12 = {
        {3, "CB1_PERF_SEL_DRAWN_PIXEL", "CB1", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB1_PERF_SEL_DRAWN_FRAGMENT", "CB1", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB1_PERF_SEL_TOTAL_READ_REQUEST", "CB1", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB1_PERF_SEL_TOTAL_WRITE_REQUEST", "CB1", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB1_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB1", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB1_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB1", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb2CountersGfx12 = {
        {3, "CB2_PERF_SEL_DRAWN_PIXEL", "CB2", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB2_PERF_SEL_DRAWN_FRAGMENT", "CB2", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB2_PERF_SEL_TOTAL_READ_REQUEST", "CB2", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB2_PERF_SEL_TOTAL_WRITE_REQUEST", "CB2", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB2_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB2", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB2_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB2", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb3CountersGfx12 = {
        {3, "CB3_PERF_SEL_DRAWN_PIXEL", "CB3", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB3_PERF_SEL_DRAWN_FRAGMENT", "CB3", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB3_PERF_SEL_TOTAL_READ_REQUEST", "CB3", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB3_PERF_SEL_TOTAL_WRITE_REQUEST", "CB3", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB3_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB3", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB3_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB3", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb4CountersGfx12 = {
        {3, "CB4_PERF_SEL_DRAWN_PIXEL", "CB4", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB4_PERF_SEL_DRAWN_FRAGMENT", "CB4", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB4_PERF_SEL_TOTAL_READ_REQUEST", "CB4", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB4_PERF_SEL_TOTAL_WRITE_REQUEST", "CB4", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB4_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB4", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB4_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB4", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb5CountersGfx12 = {
        {3, "CB5_PERF_SEL_DRAWN_PIXEL", "CB5", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB5_PERF_SEL_DRAWN_FRAGMENT", "CB5", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB5_PERF_SEL_TOTAL_READ_REQUEST", "CB5", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB5_PERF_SEL_TOTAL_WRITE_REQUEST", "CB5", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB5_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB5", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB5_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB5", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb6CountersGfx12 = {
        {3, "CB6_PERF_SEL_DRAWN_PIXEL", "CB6", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB6_PERF_SEL_DRAWN_FRAGMENT", "CB6", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB6_PERF_SEL_TOTAL_READ_REQUEST", "CB6", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB6_PERF_SEL_TOTAL_WRITE_REQUEST", "CB6", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB6_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB6", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB6_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB6", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb7CountersGfx12 = {
        {3, "CB7_PERF_SEL_DRAWN_PIXEL", "CB7", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB7_PERF_SEL_DRAWN_FRAGMENT", "CB7", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB7_PERF_SEL_TOTAL_READ_REQUEST", "CB7", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB7_PERF_SEL_TOTAL_WRITE_REQUEST", "CB7", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB7_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB7", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB7_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB7", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb8CountersGfx12 = {
        {3, "CB8_PERF_SEL_DRAWN_PIXEL", "CB8", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB8_PERF_SEL_DRAWN_FRAGMENT", "CB8", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB8_PERF_SEL_TOTAL_READ_REQUEST", "CB8", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB8_PERF_SEL_TOTAL_WRITE_REQUEST", "CB8", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB8_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB8", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB8_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB8", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb9CountersGfx12 = {
        {3, "CB9_PERF_SEL_DRAWN_PIXEL", "CB9", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB9_PERF_SEL_DRAWN_FRAGMENT", "CB9", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB9_PERF_SEL_TOTAL_READ_REQUEST", "CB9", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB9_PERF_SEL_TOTAL_WRITE_REQUEST", "CB9", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB9_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB9", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB9_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB9", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb10CountersGfx12 = {
        {3, "CB10_PERF_SEL_DRAWN_PIXEL", "CB10", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB10_PERF_SEL_DRAWN_FRAGMENT", "CB10", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB10_PERF_SEL_TOTAL_READ_REQUEST", "CB10", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB10_PERF_SEL_TOTAL_WRITE_REQUEST", "CB10", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB10_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB10", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB10_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB10", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb11CountersGfx12 = {
        {3, "CB11_PERF_SEL_DRAWN_PIXEL", "CB11", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB11_PERF_SEL_DRAWN_FRAGMENT", "CB11", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB11_PERF_SEL_TOTAL_READ_REQUEST", "CB11", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB11_PERF_SEL_TOTAL_WRITE_REQUEST", "CB11", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB11_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB11", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB11_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB11", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb12CountersGfx12 = {
        {3, "CB12_PERF_SEL_DRAWN_PIXEL", "CB12", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB12_PERF_SEL_DRAWN_FRAGMENT", "CB12", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB12_PERF_SEL_TOTAL_READ_REQUEST", "CB12", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB12_PERF_SEL_TOTAL_WRITE_REQUEST", "CB12", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB12_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB12", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB12_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB12", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb13CountersGfx12 = {
        {3, "CB13_PERF_SEL_DRAWN_PIXEL", "CB13", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB13_PERF_SEL_DRAWN_FRAGMENT", "CB13", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB13_PERF_SEL_TOTAL_READ_REQUEST", "CB13", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB13_PERF_SEL_TOTAL_WRITE_REQUEST", "CB13", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB13_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB13", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB13_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB13", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb14CountersGfx12 = {
        {3, "CB14_PERF_SEL_DRAWN_PIXEL", "CB14", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB14_PERF_SEL_DRAWN_FRAGMENT", "CB14", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB14_PERF_SEL_TOTAL_READ_REQUEST", "CB14", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB14_PERF_SEL_TOTAL_WRITE_REQUEST", "CB14", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB14_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB14", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB14_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB14", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kCb15CountersGfx12 = {
        {3, "CB15_PERF_SEL_DRAWN_PIXEL", "CB15", "This is the number of drawn pixels. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {6, "CB15_PERF_SEL_DRAWN_FRAGMENT", "CB15", "This is the number of drawn fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {13, "CB15_PERF_SEL_TOTAL_READ_REQUEST", "CB15", "This is the amount of data requests on reads on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "CB15_PERF_SEL_TOTAL_WRITE_REQUEST", "CB15", "This is the amount of data requests on writes on a 32B granularity. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {40, "CB15_PERF_SEL_CC_CRW_GLX_REQ_READ_REQUEST", "CB15", "Number of 256-byte color read requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "CB15_PERF_SEL_CC_CRW_GLX_REQ_WRITE_REQUEST", "CB15", "Number of 256-byte color write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb0CountersGfx12 = {
        {40, "DB0_PERF_SEL_SX_DB_QUAD_QUADS", "DB0", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB0_PERF_SEL_DB_CB_EXPORT_STALLS", "DB0", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB0_PERF_SEL_OP_PIPE_BUSY", "DB0", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB0_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB0", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB0_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB0", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB0_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB0", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB0_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB0", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB0_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB0", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB0_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB0", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB0_PERF_SEL_CB_DB_RDREQ_SENDS", "DB0", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB0_PERF_SEL_CB_DB_WRREQ_SENDS", "DB0", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB0_PERF_SEL_SC_DB_QUAD_QUADS", "DB0", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB0_PERF_SEL_SC_DB_STILE_SENDS", "DB0", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB0_PERF_SEL_SC_DB_STILE_BUSY", "DB0", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb1CountersGfx12 = {
        {40, "DB1_PERF_SEL_SX_DB_QUAD_QUADS", "DB1", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB1_PERF_SEL_DB_CB_EXPORT_STALLS", "DB1", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB1_PERF_SEL_OP_PIPE_BUSY", "DB1", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB1_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB1", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB1_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB1", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB1_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB1", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB1_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB1", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB1_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB1", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB1_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB1", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB1_PERF_SEL_CB_DB_RDREQ_SENDS", "DB1", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB1_PERF_SEL_CB_DB_WRREQ_SENDS", "DB1", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB1_PERF_SEL_SC_DB_QUAD_QUADS", "DB1", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB1_PERF_SEL_SC_DB_STILE_SENDS", "DB1", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB1_PERF_SEL_SC_DB_STILE_BUSY", "DB1", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb2CountersGfx12 = {
        {40, "DB2_PERF_SEL_SX_DB_QUAD_QUADS", "DB2", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB2_PERF_SEL_DB_CB_EXPORT_STALLS", "DB2", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB2_PERF_SEL_OP_PIPE_BUSY", "DB2", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB2_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB2", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB2_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB2", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB2_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB2", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB2_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB2", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB2_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB2", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB2_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB2", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB2_PERF_SEL_CB_DB_RDREQ_SENDS", "DB2", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB2_PERF_SEL_CB_DB_WRREQ_SENDS", "DB2", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB2_PERF_SEL_SC_DB_QUAD_QUADS", "DB2", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB2_PERF_SEL_SC_DB_STILE_SENDS", "DB2", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB2_PERF_SEL_SC_DB_STILE_BUSY", "DB2", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb3CountersGfx12 = {
        {40, "DB3_PERF_SEL_SX_DB_QUAD_QUADS", "DB3", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB3_PERF_SEL_DB_CB_EXPORT_STALLS", "DB3", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB3_PERF_SEL_OP_PIPE_BUSY", "DB3", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB3_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB3", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB3_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB3", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB3_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB3", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB3_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB3", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB3_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB3", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB3_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB3", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB3_PERF_SEL_CB_DB_RDREQ_SENDS", "DB3", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB3_PERF_SEL_CB_DB_WRREQ_SENDS", "DB3", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB3_PERF_SEL_SC_DB_QUAD_QUADS", "DB3", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB3_PERF_SEL_SC_DB_STILE_SENDS", "DB3", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB3_PERF_SEL_SC_DB_STILE_BUSY", "DB3", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb4CountersGfx12 = {
        {40, "DB4_PERF_SEL_SX_DB_QUAD_QUADS", "DB4", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB4_PERF_SEL_DB_CB_EXPORT_STALLS", "DB4", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB4_PERF_SEL_OP_PIPE_BUSY", "DB4", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB4_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB4", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB4_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB4", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB4_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB4", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB4_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB4", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB4_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB4", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB4_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB4", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB4_PERF_SEL_CB_DB_RDREQ_SENDS", "DB4", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB4_PERF_SEL_CB_DB_WRREQ_SENDS", "DB4", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB4_PERF_SEL_SC_DB_QUAD_QUADS", "DB4", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB4_PERF_SEL_SC_DB_STILE_SENDS", "DB4", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB4_PERF_SEL_SC_DB_STILE_BUSY", "DB4", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb5CountersGfx12 = {
        {40, "DB5_PERF_SEL_SX_DB_QUAD_QUADS", "DB5", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB5_PERF_SEL_DB_CB_EXPORT_STALLS", "DB5", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB5_PERF_SEL_OP_PIPE_BUSY", "DB5", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB5_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB5", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB5_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB5", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB5_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB5", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB5_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB5", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB5_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB5", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB5_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB5", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB5_PERF_SEL_CB_DB_RDREQ_SENDS", "DB5", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB5_PERF_SEL_CB_DB_WRREQ_SENDS", "DB5", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB5_PERF_SEL_SC_DB_QUAD_QUADS", "DB5", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB5_PERF_SEL_SC_DB_STILE_SENDS", "DB5", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB5_PERF_SEL_SC_DB_STILE_BUSY", "DB5", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb6CountersGfx12 = {
        {40, "DB6_PERF_SEL_SX_DB_QUAD_QUADS", "DB6", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB6_PERF_SEL_DB_CB_EXPORT_STALLS", "DB6", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB6_PERF_SEL_OP_PIPE_BUSY", "DB6", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB6_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB6", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB6_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB6", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB6_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB6", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB6_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB6", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB6_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB6", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB6_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB6", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB6_PERF_SEL_CB_DB_RDREQ_SENDS", "DB6", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB6_PERF_SEL_CB_DB_WRREQ_SENDS", "DB6", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB6_PERF_SEL_SC_DB_QUAD_QUADS", "DB6", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB6_PERF_SEL_SC_DB_STILE_SENDS", "DB6", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB6_PERF_SEL_SC_DB_STILE_BUSY", "DB6", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb7CountersGfx12 = {
        {40, "DB7_PERF_SEL_SX_DB_QUAD_QUADS", "DB7", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB7_PERF_SEL_DB_CB_EXPORT_STALLS", "DB7", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB7_PERF_SEL_OP_PIPE_BUSY", "DB7", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB7_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB7", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB7_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB7", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB7_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB7", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB7_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB7", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB7_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB7", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB7_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB7", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB7_PERF_SEL_CB_DB_RDREQ_SENDS", "DB7", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB7_PERF_SEL_CB_DB_WRREQ_SENDS", "DB7", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB7_PERF_SEL_SC_DB_QUAD_QUADS", "DB7", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB7_PERF_SEL_SC_DB_STILE_SENDS", "DB7", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB7_PERF_SEL_SC_DB_STILE_BUSY", "DB7", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb8CountersGfx12 = {
        {40, "DB8_PERF_SEL_SX_DB_QUAD_QUADS", "DB8", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB8_PERF_SEL_DB_CB_EXPORT_STALLS", "DB8", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB8_PERF_SEL_OP_PIPE_BUSY", "DB8", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB8_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB8", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB8_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB8", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB8_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB8", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB8_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB8", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB8_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB8", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB8_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB8", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB8_PERF_SEL_CB_DB_RDREQ_SENDS", "DB8", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB8_PERF_SEL_CB_DB_WRREQ_SENDS", "DB8", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB8_PERF_SEL_SC_DB_QUAD_QUADS", "DB8", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB8_PERF_SEL_SC_DB_STILE_SENDS", "DB8", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB8_PERF_SEL_SC_DB_STILE_BUSY", "DB8", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb9CountersGfx12 = {
        {40, "DB9_PERF_SEL_SX_DB_QUAD_QUADS", "DB9", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB9_PERF_SEL_DB_CB_EXPORT_STALLS", "DB9", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB9_PERF_SEL_OP_PIPE_BUSY", "DB9", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB9_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB9", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB9_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB9", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB9_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB9", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB9_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB9", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB9_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB9", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB9_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB9", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB9_PERF_SEL_CB_DB_RDREQ_SENDS", "DB9", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB9_PERF_SEL_CB_DB_WRREQ_SENDS", "DB9", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB9_PERF_SEL_SC_DB_QUAD_QUADS", "DB9", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB9_PERF_SEL_SC_DB_STILE_SENDS", "DB9", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB9_PERF_SEL_SC_DB_STILE_BUSY", "DB9", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb10CountersGfx12 = {
        {40, "DB10_PERF_SEL_SX_DB_QUAD_QUADS", "DB10", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB10_PERF_SEL_DB_CB_EXPORT_STALLS", "DB10", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB10_PERF_SEL_OP_PIPE_BUSY", "DB10", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB10_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB10", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB10_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB10", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB10_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB10", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB10_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB10", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB10_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB10", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB10_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB10", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB10_PERF_SEL_CB_DB_RDREQ_SENDS", "DB10", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB10_PERF_SEL_CB_DB_WRREQ_SENDS", "DB10", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB10_PERF_SEL_SC_DB_QUAD_QUADS", "DB10", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB10_PERF_SEL_SC_DB_STILE_SENDS", "DB10", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB10_PERF_SEL_SC_DB_STILE_BUSY", "DB10", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb11CountersGfx12 = {
        {40, "DB11_PERF_SEL_SX_DB_QUAD_QUADS", "DB11", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB11_PERF_SEL_DB_CB_EXPORT_STALLS", "DB11", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB11_PERF_SEL_OP_PIPE_BUSY", "DB11", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB11_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB11", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB11_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB11", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB11_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB11", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB11_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB11", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB11_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB11", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB11_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB11", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB11_PERF_SEL_CB_DB_RDREQ_SENDS", "DB11", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB11_PERF_SEL_CB_DB_WRREQ_SENDS", "DB11", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB11_PERF_SEL_SC_DB_QUAD_QUADS", "DB11", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB11_PERF_SEL_SC_DB_STILE_SENDS", "DB11", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB11_PERF_SEL_SC_DB_STILE_BUSY", "DB11", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb12CountersGfx12 = {
        {40, "DB12_PERF_SEL_SX_DB_QUAD_QUADS", "DB12", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB12_PERF_SEL_DB_CB_EXPORT_STALLS", "DB12", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB12_PERF_SEL_OP_PIPE_BUSY", "DB12", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB12_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB12", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB12_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB12", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB12_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB12", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB12_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB12", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB12_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB12", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB12_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB12", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB12_PERF_SEL_CB_DB_RDREQ_SENDS", "DB12", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB12_PERF_SEL_CB_DB_WRREQ_SENDS", "DB12", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB12_PERF_SEL_SC_DB_QUAD_QUADS", "DB12", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB12_PERF_SEL_SC_DB_STILE_SENDS", "DB12", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB12_PERF_SEL_SC_DB_STILE_BUSY", "DB12", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb13CountersGfx12 = {
        {40, "DB13_PERF_SEL_SX_DB_QUAD_QUADS", "DB13", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB13_PERF_SEL_DB_CB_EXPORT_STALLS", "DB13", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB13_PERF_SEL_OP_PIPE_BUSY", "DB13", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB13_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB13", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB13_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB13", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB13_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB13", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB13_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB13", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB13_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB13", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB13_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB13", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB13_PERF_SEL_CB_DB_RDREQ_SENDS", "DB13", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB13_PERF_SEL_CB_DB_WRREQ_SENDS", "DB13", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB13_PERF_SEL_SC_DB_QUAD_QUADS", "DB13", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB13_PERF_SEL_SC_DB_STILE_SENDS", "DB13", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB13_PERF_SEL_SC_DB_STILE_BUSY", "DB13", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb14CountersGfx12 = {
        {40, "DB14_PERF_SEL_SX_DB_QUAD_QUADS", "DB14", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB14_PERF_SEL_DB_CB_EXPORT_STALLS", "DB14", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB14_PERF_SEL_OP_PIPE_BUSY", "DB14", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB14_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB14", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB14_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB14", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB14_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB14", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB14_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB14", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB14_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB14", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB14_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB14", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB14_PERF_SEL_CB_DB_RDREQ_SENDS", "DB14", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB14_PERF_SEL_CB_DB_WRREQ_SENDS", "DB14", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB14_PERF_SEL_SC_DB_QUAD_QUADS", "DB14", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB14_PERF_SEL_SC_DB_STILE_SENDS", "DB14", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB14_PERF_SEL_SC_DB_STILE_BUSY", "DB14", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kDb15CountersGfx12 = {
        {40, "DB15_PERF_SEL_SX_DB_QUAD_QUADS", "DB15", "Quads sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB15_PERF_SEL_DB_CB_EXPORT_STALLS", "DB15", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB15_PERF_SEL_OP_PIPE_BUSY", "DB15", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB15_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB15", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB15_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB15", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB15_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB15", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB15_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB15", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB15_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB15", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB15_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB15", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {265, "DB15_PERF_SEL_CB_DB_RDREQ_SENDS", "DB15", "Number of CB_DB memory read sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {267, "DB15_PERF_SEL_CB_DB_WRREQ_SENDS", "DB15", "Number of CB_DB memory write sends", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {293, "DB15_PERF_SEL_SC_DB_QUAD_QUADS", "DB15", "Number of quads sent to the DB. Depends on the sample rate.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "DB15_PERF_SEL_SC_DB_STILE_SENDS", "DB15", "SC_DB_stile interface sends.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "DB15_PERF_SEL_SC_DB_STILE_BUSY", "DB15", "SC_DB_stile interface is busy.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSu0CountersGfx12 = {
        {8, "PA_SU0_PERF_CLPR_INPUT_PRIM", "PA_SU0", "PAPC_PERF_SEL_CLPR_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "PA_SU0_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU0", "PAPC_PERF_SEL_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "PA_SU0_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU0", "PAPC_PERF_SEL_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "PA_SU0_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU0", "PAPC_PERF_SEL_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {56, "PA_SU0_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU0", "PAPC_PERF_SEL_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "PA_SU0_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU0", "PAPC_PERF_SEL_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "PA_SU0_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU0", "PAPC_PERF_SEL_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "PA_SU0_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU0", "PAPC_PERF_SEL_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "PA_SU0_PERF_PAPC_CLIP_BUSY", "PA_SU0", "PAPC_PERF_SEL_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {109, "PA_SU0_PERF_PAPC_SU_STALLED_SC", "PA_SU0", "PAPC_PERF_SEL_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {533, "PA_SU0_PERF_PAB_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU0", "PAPC_PERF_SEL_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {574, "PA_SU0_PERF_PAB_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU0", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {586, "PA_SU0_PERF_PAB_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU0", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSu1CountersGfx12 = {
        {8, "PA_SU1_PERF_CLPR_INPUT_PRIM", "PA_SU1", "PAPC_PERF_SEL_CLPR_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "PA_SU1_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU1", "PAPC_PERF_SEL_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "PA_SU1_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU1", "PAPC_PERF_SEL_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "PA_SU1_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU1", "PAPC_PERF_SEL_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {56, "PA_SU1_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU1", "PAPC_PERF_SEL_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "PA_SU1_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU1", "PAPC_PERF_SEL_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "PA_SU1_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU1", "PAPC_PERF_SEL_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "PA_SU1_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU1", "PAPC_PERF_SEL_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "PA_SU1_PERF_PAPC_CLIP_BUSY", "PA_SU1", "PAPC_PERF_SEL_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {109, "PA_SU1_PERF_PAPC_SU_STALLED_SC", "PA_SU1", "PAPC_PERF_SEL_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {533, "PA_SU1_PERF_PAB_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU1", "PAPC_PERF_SEL_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {574, "PA_SU1_PERF_PAB_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU1", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {586, "PA_SU1_PERF_PAB_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU1", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSu2CountersGfx12 = {
        {8, "PA_SU2_PERF_CLPR_INPUT_PRIM", "PA_SU2", "PAPC_PERF_SEL_CLPR_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "PA_SU2_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU2", "PAPC_PERF_SEL_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "PA_SU2_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU2", "PAPC_PERF_SEL_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "PA_SU2_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU2", "PAPC_PERF_SEL_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {56, "PA_SU2_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU2", "PAPC_PERF_SEL_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "PA_SU2_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU2", "PAPC_PERF_SEL_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "PA_SU2_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU2", "PAPC_PERF_SEL_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "PA_SU2_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU2", "PAPC_PERF_SEL_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "PA_SU2_PERF_PAPC_CLIP_BUSY", "PA_SU2", "PAPC_PERF_SEL_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {109, "PA_SU2_PERF_PAPC_SU_STALLED_SC", "PA_SU2", "PAPC_PERF_SEL_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {533, "PA_SU2_PERF_PAB_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU2", "PAPC_PERF_SEL_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {574, "PA_SU2_PERF_PAB_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU2", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {586, "PA_SU2_PERF_PAB_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU2", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSu3CountersGfx12 = {
        {8, "PA_SU3_PERF_CLPR_INPUT_PRIM", "PA_SU3", "PAPC_PERF_SEL_CLPR_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "PA_SU3_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU3", "PAPC_PERF_SEL_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "PA_SU3_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU3", "PAPC_PERF_SEL_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "PA_SU3_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU3", "PAPC_PERF_SEL_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {56, "PA_SU3_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU3", "PAPC_PERF_SEL_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "PA_SU3_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU3", "PAPC_PERF_SEL_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "PA_SU3_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU3", "PAPC_PERF_SEL_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "PA_SU3_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU3", "PAPC_PERF_SEL_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "PA_SU3_PERF_PAPC_CLIP_BUSY", "PA_SU3", "PAPC_PERF_SEL_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {109, "PA_SU3_PERF_PAPC_SU_STALLED_SC", "PA_SU3", "PAPC_PERF_SEL_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {533, "PA_SU3_PERF_PAB_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU3", "PAPC_PERF_SEL_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {574, "PA_SU3_PERF_PAB_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU3", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {586, "PA_SU3_PERF_PAB_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU3", "PAPC_PERF_SEL_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSx0CountersGfx12 = {
        {12, "SX0_PERF_SEL_DB0_PIXELS", "SX0", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX0_PERF_SEL_DB0_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX0_PERF_SEL_DB1_PIXELS", "SX0", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX0_PERF_SEL_DB1_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX0_PERF_SEL_DB2_PIXELS", "SX0", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX0_PERF_SEL_DB2_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX0_PERF_SEL_DB3_PIXELS", "SX0", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX0_PERF_SEL_DB3_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSx1CountersGfx12 = {
        {12, "SX1_PERF_SEL_DB0_PIXELS", "SX1", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX1_PERF_SEL_DB0_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX1_PERF_SEL_DB1_PIXELS", "SX1", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX1_PERF_SEL_DB1_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX1_PERF_SEL_DB2_PIXELS", "SX1", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX1_PERF_SEL_DB2_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX1_PERF_SEL_DB3_PIXELS", "SX1", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX1_PERF_SEL_DB3_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSx2CountersGfx12 = {
        {12, "SX2_PERF_SEL_DB0_PIXELS", "SX2", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX2_PERF_SEL_DB0_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX2_PERF_SEL_DB1_PIXELS", "SX2", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX2_PERF_SEL_DB1_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX2_PERF_SEL_DB2_PIXELS", "SX2", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX2_PERF_SEL_DB2_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX2_PERF_SEL_DB3_PIXELS", "SX2", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX2_PERF_SEL_DB3_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSx3CountersGfx12 = {
        {12, "SX3_PERF_SEL_DB0_PIXELS", "SX3", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX3_PERF_SEL_DB0_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX3_PERF_SEL_DB1_PIXELS", "SX3", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX3_PERF_SEL_DB1_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX3_PERF_SEL_DB2_PIXELS", "SX3", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX3_PERF_SEL_DB2_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX3_PERF_SEL_DB3_PIXELS", "SX3", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX3_PERF_SEL_DB3_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSx4CountersGfx12 = {
        {12, "SX4_PERF_SEL_DB0_PIXELS", "SX4", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX4_PERF_SEL_DB0_PIXEL_STALL", "SX4", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX4_PERF_SEL_DB1_PIXELS", "SX4", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX4_PERF_SEL_DB1_PIXEL_STALL", "SX4", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX4_PERF_SEL_DB2_PIXELS", "SX4", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX4_PERF_SEL_DB2_PIXEL_STALL", "SX4", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX4_PERF_SEL_DB3_PIXELS", "SX4", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX4_PERF_SEL_DB3_PIXEL_STALL", "SX4", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSx5CountersGfx12 = {
        {12, "SX5_PERF_SEL_DB0_PIXELS", "SX5", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX5_PERF_SEL_DB0_PIXEL_STALL", "SX5", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX5_PERF_SEL_DB1_PIXELS", "SX5", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX5_PERF_SEL_DB1_PIXEL_STALL", "SX5", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX5_PERF_SEL_DB2_PIXELS", "SX5", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX5_PERF_SEL_DB2_PIXEL_STALL", "SX5", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX5_PERF_SEL_DB3_PIXELS", "SX5", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX5_PERF_SEL_DB3_PIXEL_STALL", "SX5", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSx6CountersGfx12 = {
        {12, "SX6_PERF_SEL_DB0_PIXELS", "SX6", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX6_PERF_SEL_DB0_PIXEL_STALL", "SX6", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX6_PERF_SEL_DB1_PIXELS", "SX6", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX6_PERF_SEL_DB1_PIXEL_STALL", "SX6", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX6_PERF_SEL_DB2_PIXELS", "SX6", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX6_PERF_SEL_DB2_PIXEL_STALL", "SX6", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX6_PERF_SEL_DB3_PIXELS", "SX6", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX6_PERF_SEL_DB3_PIXEL_STALL", "SX6", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSx7CountersGfx12 = {
        {12, "SX7_PERF_SEL_DB0_PIXELS", "SX7", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX7_PERF_SEL_DB0_PIXEL_STALL", "SX7", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX7_PERF_SEL_DB1_PIXELS", "SX7", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX7_PERF_SEL_DB1_PIXEL_STALL", "SX7", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX7_PERF_SEL_DB2_PIXELS", "SX7", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX7_PERF_SEL_DB2_PIXEL_STALL", "SX7", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX7_PERF_SEL_DB3_PIXELS", "SX7", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX7_PERF_SEL_DB3_PIXEL_STALL", "SX7", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc0CountersGfx12 = {
        {159, "PA_SC0_QZ0_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC0_QZ1_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC0_QZ2_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC0_QZ3_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC0_P0_HIZ_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC0_EARLYZ_QUAD_COUNT", "PA_SC0", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc1CountersGfx12 = {
        {159, "PA_SC1_QZ0_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC1_QZ1_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC1_QZ2_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC1_QZ3_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC1_P0_HIZ_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC1_EARLYZ_QUAD_COUNT", "PA_SC1", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc2CountersGfx12 = {
        {159, "PA_SC2_QZ0_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC2_QZ1_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC2_QZ2_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC2_QZ3_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC2_P0_HIZ_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC2_EARLYZ_QUAD_COUNT", "PA_SC2", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc3CountersGfx12 = {
        {159, "PA_SC3_QZ0_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC3_QZ1_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC3_QZ2_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC3_QZ3_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC3_P0_HIZ_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC3_EARLYZ_QUAD_COUNT", "PA_SC3", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc4CountersGfx12 = {
        {159, "PA_SC4_QZ0_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC4_QZ1_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC4_QZ2_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC4_QZ3_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC4_P0_HIZ_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC4_EARLYZ_QUAD_COUNT", "PA_SC4", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc5CountersGfx12 = {
        {159, "PA_SC5_QZ0_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC5_QZ1_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC5_QZ2_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC5_QZ3_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC5_P0_HIZ_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC5_EARLYZ_QUAD_COUNT", "PA_SC5", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc6CountersGfx12 = {
        {159, "PA_SC6_QZ0_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC6_QZ1_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC6_QZ2_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC6_QZ3_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC6_P0_HIZ_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC6_EARLYZ_QUAD_COUNT", "PA_SC6", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc7CountersGfx12 = {
        {159, "PA_SC7_QZ0_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC7_QZ1_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC7_QZ2_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC7_QZ3_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC7_P0_HIZ_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC7_EARLYZ_QUAD_COUNT", "PA_SC7", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc8CountersGfx12 = {
        {159, "PA_SC8_QZ0_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC8_QZ1_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC8_QZ2_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC8_QZ3_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC8_P0_HIZ_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC8_EARLYZ_QUAD_COUNT", "PA_SC8", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc9CountersGfx12 = {
        {159, "PA_SC9_QZ0_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC9_QZ1_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC9_QZ2_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC9_QZ3_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC9_P0_HIZ_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC9_EARLYZ_QUAD_COUNT", "PA_SC9", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc10CountersGfx12 = {
        {159, "PA_SC10_QZ0_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC10_QZ1_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC10_QZ2_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC10_QZ3_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC10_P0_HIZ_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC10_EARLYZ_QUAD_COUNT", "PA_SC10", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc11CountersGfx12 = {
        {159, "PA_SC11_QZ0_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC11_QZ1_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC11_QZ2_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC11_QZ3_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC11_P0_HIZ_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC11_EARLYZ_QUAD_COUNT", "PA_SC11", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc12CountersGfx12 = {
        {159, "PA_SC12_QZ0_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC12_QZ1_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC12_QZ2_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC12_QZ3_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC12_P0_HIZ_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC12_EARLYZ_QUAD_COUNT", "PA_SC12", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc13CountersGfx12 = {
        {159, "PA_SC13_QZ0_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC13_QZ1_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC13_QZ2_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC13_QZ3_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC13_P0_HIZ_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC13_EARLYZ_QUAD_COUNT", "PA_SC13", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc14CountersGfx12 = {
        {159, "PA_SC14_QZ0_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC14_QZ1_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC14_QZ2_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC14_QZ3_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC14_P0_HIZ_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC14_EARLYZ_QUAD_COUNT", "PA_SC14", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc15CountersGfx12 = {
        {159, "PA_SC15_QZ0_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC15_QZ1_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC15_QZ2_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC15_QZ3_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC15_P0_HIZ_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC15_EARLYZ_QUAD_COUNT", "PA_SC15", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc16CountersGfx12 = {
        {159, "PA_SC16_QZ0_QUAD_COUNT", "PA_SC16", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC16_QZ1_QUAD_COUNT", "PA_SC16", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC16_QZ2_QUAD_COUNT", "PA_SC16", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC16_QZ3_QUAD_COUNT", "PA_SC16", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC16_P0_HIZ_QUAD_COUNT", "PA_SC16", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC16_EARLYZ_QUAD_COUNT", "PA_SC16", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc17CountersGfx12 = {
        {159, "PA_SC17_QZ0_QUAD_COUNT", "PA_SC17", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC17_QZ1_QUAD_COUNT", "PA_SC17", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC17_QZ2_QUAD_COUNT", "PA_SC17", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC17_QZ3_QUAD_COUNT", "PA_SC17", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC17_P0_HIZ_QUAD_COUNT", "PA_SC17", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC17_EARLYZ_QUAD_COUNT", "PA_SC17", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc18CountersGfx12 = {
        {159, "PA_SC18_QZ0_QUAD_COUNT", "PA_SC18", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC18_QZ1_QUAD_COUNT", "PA_SC18", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC18_QZ2_QUAD_COUNT", "PA_SC18", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC18_QZ3_QUAD_COUNT", "PA_SC18", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC18_P0_HIZ_QUAD_COUNT", "PA_SC18", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC18_EARLYZ_QUAD_COUNT", "PA_SC18", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc19CountersGfx12 = {
        {159, "PA_SC19_QZ0_QUAD_COUNT", "PA_SC19", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC19_QZ1_QUAD_COUNT", "PA_SC19", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC19_QZ2_QUAD_COUNT", "PA_SC19", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC19_QZ3_QUAD_COUNT", "PA_SC19", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC19_P0_HIZ_QUAD_COUNT", "PA_SC19", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC19_EARLYZ_QUAD_COUNT", "PA_SC19", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc20CountersGfx12 = {
        {159, "PA_SC20_QZ0_QUAD_COUNT", "PA_SC20", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC20_QZ1_QUAD_COUNT", "PA_SC20", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC20_QZ2_QUAD_COUNT", "PA_SC20", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC20_QZ3_QUAD_COUNT", "PA_SC20", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC20_P0_HIZ_QUAD_COUNT", "PA_SC20", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC20_EARLYZ_QUAD_COUNT", "PA_SC20", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc21CountersGfx12 = {
        {159, "PA_SC21_QZ0_QUAD_COUNT", "PA_SC21", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC21_QZ1_QUAD_COUNT", "PA_SC21", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC21_QZ2_QUAD_COUNT", "PA_SC21", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC21_QZ3_QUAD_COUNT", "PA_SC21", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC21_P0_HIZ_QUAD_COUNT", "PA_SC21", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC21_EARLYZ_QUAD_COUNT", "PA_SC21", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc22CountersGfx12 = {
        {159, "PA_SC22_QZ0_QUAD_COUNT", "PA_SC22", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC22_QZ1_QUAD_COUNT", "PA_SC22", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC22_QZ2_QUAD_COUNT", "PA_SC22", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC22_QZ3_QUAD_COUNT", "PA_SC22", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC22_P0_HIZ_QUAD_COUNT", "PA_SC22", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC22_EARLYZ_QUAD_COUNT", "PA_SC22", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc23CountersGfx12 = {
        {159, "PA_SC23_QZ0_QUAD_COUNT", "PA_SC23", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC23_QZ1_QUAD_COUNT", "PA_SC23", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC23_QZ2_QUAD_COUNT", "PA_SC23", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC23_QZ3_QUAD_COUNT", "PA_SC23", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC23_P0_HIZ_QUAD_COUNT", "PA_SC23", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC23_EARLYZ_QUAD_COUNT", "PA_SC23", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc24CountersGfx12 = {
        {159, "PA_SC24_QZ0_QUAD_COUNT", "PA_SC24", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC24_QZ1_QUAD_COUNT", "PA_SC24", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC24_QZ2_QUAD_COUNT", "PA_SC24", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC24_QZ3_QUAD_COUNT", "PA_SC24", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC24_P0_HIZ_QUAD_COUNT", "PA_SC24", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC24_EARLYZ_QUAD_COUNT", "PA_SC24", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc25CountersGfx12 = {
        {159, "PA_SC25_QZ0_QUAD_COUNT", "PA_SC25", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC25_QZ1_QUAD_COUNT", "PA_SC25", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC25_QZ2_QUAD_COUNT", "PA_SC25", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC25_QZ3_QUAD_COUNT", "PA_SC25", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC25_P0_HIZ_QUAD_COUNT", "PA_SC25", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC25_EARLYZ_QUAD_COUNT", "PA_SC25", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc26CountersGfx12 = {
        {159, "PA_SC26_QZ0_QUAD_COUNT", "PA_SC26", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC26_QZ1_QUAD_COUNT", "PA_SC26", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC26_QZ2_QUAD_COUNT", "PA_SC26", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC26_QZ3_QUAD_COUNT", "PA_SC26", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC26_P0_HIZ_QUAD_COUNT", "PA_SC26", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC26_EARLYZ_QUAD_COUNT", "PA_SC26", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc27CountersGfx12 = {
        {159, "PA_SC27_QZ0_QUAD_COUNT", "PA_SC27", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC27_QZ1_QUAD_COUNT", "PA_SC27", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC27_QZ2_QUAD_COUNT", "PA_SC27", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC27_QZ3_QUAD_COUNT", "PA_SC27", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC27_P0_HIZ_QUAD_COUNT", "PA_SC27", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC27_EARLYZ_QUAD_COUNT", "PA_SC27", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc28CountersGfx12 = {
        {159, "PA_SC28_QZ0_QUAD_COUNT", "PA_SC28", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC28_QZ1_QUAD_COUNT", "PA_SC28", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC28_QZ2_QUAD_COUNT", "PA_SC28", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC28_QZ3_QUAD_COUNT", "PA_SC28", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC28_P0_HIZ_QUAD_COUNT", "PA_SC28", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC28_EARLYZ_QUAD_COUNT", "PA_SC28", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc29CountersGfx12 = {
        {159, "PA_SC29_QZ0_QUAD_COUNT", "PA_SC29", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC29_QZ1_QUAD_COUNT", "PA_SC29", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC29_QZ2_QUAD_COUNT", "PA_SC29", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC29_QZ3_QUAD_COUNT", "PA_SC29", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC29_P0_HIZ_QUAD_COUNT", "PA_SC29", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC29_EARLYZ_QUAD_COUNT", "PA_SC29", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc30CountersGfx12 = {
        {159, "PA_SC30_QZ0_QUAD_COUNT", "PA_SC30", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC30_QZ1_QUAD_COUNT", "PA_SC30", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC30_QZ2_QUAD_COUNT", "PA_SC30", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC30_QZ3_QUAD_COUNT", "PA_SC30", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC30_P0_HIZ_QUAD_COUNT", "PA_SC30", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC30_EARLYZ_QUAD_COUNT", "PA_SC30", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kPaSc31CountersGfx12 = {
        {159, "PA_SC31_QZ0_QUAD_COUNT", "PA_SC31", "SC_PERF_SEL_SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "PA_SC31_QZ1_QUAD_COUNT", "PA_SC31", "SC_PERF_SEL_SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "PA_SC31_QZ2_QUAD_COUNT", "PA_SC31", "SC_PERF_SEL_SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "PA_SC31_QZ3_QUAD_COUNT", "PA_SC31", "SC_PERF_SEL_SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3 ; Where measured: sc sc_qdmsk_z output to sc_z_interp in db pipe 0 ; increment rate-one to 16 per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {235, "PA_SC31_P0_HIZ_QUAD_COUNT", "PA_SC31", "SC_PERF_SEL_SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z per packer Where measured: sc sc_quad_proc usc_tile_mask_return_fifo in db pipe 1 ; increment rate-one per clock ; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1; {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {259, "PA_SC31_EARLYZ_QUAD_COUNT", "PA_SC31", "SC_PERF_SEL_SC_EARLYZ_QUAD_COUNT total quads surviving early-z ; Where measured: sc_tileaccum (sc_quadaccum if 1db per packer) inputs to packer ; increment rate 1 to 2 quads per clock; range-1/clk ; CONTEXT_STATE_SENSITIVE=YES; Results reported per SE, INSTANCE_INDEX=0 to num_packer_per_sc-1. {unwindowed, not_emulated, deterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa0CountersGfx12 = {
        {15, "TA0_PERF_SEL_TA_BUSY", "TA0", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA0_PERF_SEL_MIP_1_CYCLE_QUADS", "TA0", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA0_PERF_SEL_MIP_2_CYCLE_QUADS", "TA0", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA0_PERF_SEL_VOL_1_CYCLE_QUADS", "TA0", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA0_PERF_SEL_VOL_2_CYCLE_QUADS", "TA0", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA0_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA0", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA0_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA0", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA0_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA0", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA0_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA0", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA0_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA0", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA0_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA0", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA0_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA0", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA0_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA0", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA0_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA0", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa1CountersGfx12 = {
        {15, "TA1_PERF_SEL_TA_BUSY", "TA1", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA1_PERF_SEL_MIP_1_CYCLE_QUADS", "TA1", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA1_PERF_SEL_MIP_2_CYCLE_QUADS", "TA1", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA1_PERF_SEL_VOL_1_CYCLE_QUADS", "TA1", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA1_PERF_SEL_VOL_2_CYCLE_QUADS", "TA1", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA1_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA1", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA1_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA1", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA1_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA1", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA1_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA1", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA1_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA1", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA1_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA1", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA1_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA1", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA1_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA1", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA1_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA1", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa2CountersGfx12 = {
        {15, "TA2_PERF_SEL_TA_BUSY", "TA2", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA2_PERF_SEL_MIP_1_CYCLE_QUADS", "TA2", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA2_PERF_SEL_MIP_2_CYCLE_QUADS", "TA2", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA2_PERF_SEL_VOL_1_CYCLE_QUADS", "TA2", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA2_PERF_SEL_VOL_2_CYCLE_QUADS", "TA2", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA2_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA2", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA2_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA2", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA2_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA2", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA2_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA2", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA2_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA2", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA2_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA2", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA2_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA2", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA2_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA2", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA2_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA2", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa3CountersGfx12 = {
        {15, "TA3_PERF_SEL_TA_BUSY", "TA3", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA3_PERF_SEL_MIP_1_CYCLE_QUADS", "TA3", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA3_PERF_SEL_MIP_2_CYCLE_QUADS", "TA3", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA3_PERF_SEL_VOL_1_CYCLE_QUADS", "TA3", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA3_PERF_SEL_VOL_2_CYCLE_QUADS", "TA3", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA3_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA3", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA3_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA3", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA3_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA3", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA3_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA3", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA3_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA3", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA3_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA3", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA3_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA3", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA3_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA3", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA3_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA3", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa4CountersGfx12 = {
        {15, "TA4_PERF_SEL_TA_BUSY", "TA4", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA4_PERF_SEL_MIP_1_CYCLE_QUADS", "TA4", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA4_PERF_SEL_MIP_2_CYCLE_QUADS", "TA4", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA4_PERF_SEL_VOL_1_CYCLE_QUADS", "TA4", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA4_PERF_SEL_VOL_2_CYCLE_QUADS", "TA4", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA4_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA4", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA4_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA4", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA4_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA4", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA4_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA4", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA4_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA4", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA4_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA4", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA4_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA4", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA4_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA4", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA4_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA4", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa5CountersGfx12 = {
        {15, "TA5_PERF_SEL_TA_BUSY", "TA5", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA5_PERF_SEL_MIP_1_CYCLE_QUADS", "TA5", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA5_PERF_SEL_MIP_2_CYCLE_QUADS", "TA5", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA5_PERF_SEL_VOL_1_CYCLE_QUADS", "TA5", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA5_PERF_SEL_VOL_2_CYCLE_QUADS", "TA5", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA5_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA5", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA5_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA5", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA5_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA5", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA5_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA5", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA5_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA5", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA5_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA5", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA5_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA5", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA5_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA5", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA5_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA5", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa6CountersGfx12 = {
        {15, "TA6_PERF_SEL_TA_BUSY", "TA6", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA6_PERF_SEL_MIP_1_CYCLE_QUADS", "TA6", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA6_PERF_SEL_MIP_2_CYCLE_QUADS", "TA6", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA6_PERF_SEL_VOL_1_CYCLE_QUADS", "TA6", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA6_PERF_SEL_VOL_2_CYCLE_QUADS", "TA6", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA6_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA6", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA6_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA6", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA6_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA6", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA6_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA6", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA6_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA6", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA6_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA6", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA6_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA6", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA6_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA6", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA6_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA6", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa7CountersGfx12 = {
        {15, "TA7_PERF_SEL_TA_BUSY", "TA7", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA7_PERF_SEL_MIP_1_CYCLE_QUADS", "TA7", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA7_PERF_SEL_MIP_2_CYCLE_QUADS", "TA7", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA7_PERF_SEL_VOL_1_CYCLE_QUADS", "TA7", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA7_PERF_SEL_VOL_2_CYCLE_QUADS", "TA7", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA7_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA7", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA7_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA7", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA7_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA7", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA7_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA7", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA7_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA7", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA7_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA7", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA7_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA7", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA7_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA7", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA7_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA7", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa8CountersGfx12 = {
        {15, "TA8_PERF_SEL_TA_BUSY", "TA8", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA8_PERF_SEL_MIP_1_CYCLE_QUADS", "TA8", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA8_PERF_SEL_MIP_2_CYCLE_QUADS", "TA8", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA8_PERF_SEL_VOL_1_CYCLE_QUADS", "TA8", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA8_PERF_SEL_VOL_2_CYCLE_QUADS", "TA8", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA8_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA8", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA8_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA8", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA8_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA8", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA8_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA8", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA8_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA8", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA8_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA8", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA8_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA8", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA8_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA8", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA8_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA8", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa9CountersGfx12 = {
        {15, "TA9_PERF_SEL_TA_BUSY", "TA9", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA9_PERF_SEL_MIP_1_CYCLE_QUADS", "TA9", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA9_PERF_SEL_MIP_2_CYCLE_QUADS", "TA9", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA9_PERF_SEL_VOL_1_CYCLE_QUADS", "TA9", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA9_PERF_SEL_VOL_2_CYCLE_QUADS", "TA9", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA9_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA9", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA9_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA9", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA9_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA9", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA9_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA9", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA9_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA9", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA9_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA9", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA9_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA9", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA9_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA9", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA9_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA9", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa10CountersGfx12 = {
        {15, "TA10_PERF_SEL_TA_BUSY", "TA10", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA10_PERF_SEL_MIP_1_CYCLE_QUADS", "TA10", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA10_PERF_SEL_MIP_2_CYCLE_QUADS", "TA10", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA10_PERF_SEL_VOL_1_CYCLE_QUADS", "TA10", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA10_PERF_SEL_VOL_2_CYCLE_QUADS", "TA10", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA10_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA10", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA10_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA10", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA10_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA10", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA10_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA10", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA10_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA10", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA10_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA10", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA10_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA10", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA10_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA10", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA10_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA10", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa11CountersGfx12 = {
        {15, "TA11_PERF_SEL_TA_BUSY", "TA11", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA11_PERF_SEL_MIP_1_CYCLE_QUADS", "TA11", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA11_PERF_SEL_MIP_2_CYCLE_QUADS", "TA11", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA11_PERF_SEL_VOL_1_CYCLE_QUADS", "TA11", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA11_PERF_SEL_VOL_2_CYCLE_QUADS", "TA11", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA11_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA11", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA11_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA11", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA11_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA11", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA11_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA11", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA11_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA11", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA11_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA11", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA11_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA11", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA11_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA11", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA11_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA11", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa12CountersGfx12 = {
        {15, "TA12_PERF_SEL_TA_BUSY", "TA12", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA12_PERF_SEL_MIP_1_CYCLE_QUADS", "TA12", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA12_PERF_SEL_MIP_2_CYCLE_QUADS", "TA12", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA12_PERF_SEL_VOL_1_CYCLE_QUADS", "TA12", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA12_PERF_SEL_VOL_2_CYCLE_QUADS", "TA12", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA12_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA12", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA12_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA12", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA12_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA12", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA12_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA12", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA12_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA12", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA12_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA12", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA12_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA12", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA12_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA12", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA12_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA12", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa13CountersGfx12 = {
        {15, "TA13_PERF_SEL_TA_BUSY", "TA13", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA13_PERF_SEL_MIP_1_CYCLE_QUADS", "TA13", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA13_PERF_SEL_MIP_2_CYCLE_QUADS", "TA13", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA13_PERF_SEL_VOL_1_CYCLE_QUADS", "TA13", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA13_PERF_SEL_VOL_2_CYCLE_QUADS", "TA13", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA13_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA13", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA13_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA13", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA13_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA13", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA13_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA13", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA13_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA13", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA13_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA13", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA13_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA13", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA13_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA13", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA13_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA13", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa14CountersGfx12 = {
        {15, "TA14_PERF_SEL_TA_BUSY", "TA14", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA14_PERF_SEL_MIP_1_CYCLE_QUADS", "TA14", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA14_PERF_SEL_MIP_2_CYCLE_QUADS", "TA14", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA14_PERF_SEL_VOL_1_CYCLE_QUADS", "TA14", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA14_PERF_SEL_VOL_2_CYCLE_QUADS", "TA14", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA14_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA14", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA14_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA14", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA14_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA14", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA14_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA14", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA14_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA14", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA14_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA14", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA14_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA14", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA14_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA14", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA14_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA14", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa15CountersGfx12 = {
        {15, "TA15_PERF_SEL_TA_BUSY", "TA15", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA15_PERF_SEL_MIP_1_CYCLE_QUADS", "TA15", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA15_PERF_SEL_MIP_2_CYCLE_QUADS", "TA15", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA15_PERF_SEL_VOL_1_CYCLE_QUADS", "TA15", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA15_PERF_SEL_VOL_2_CYCLE_QUADS", "TA15", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA15_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA15", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA15_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA15", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA15_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA15", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA15_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA15", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA15_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA15", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA15_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA15", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA15_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA15", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA15_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA15", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA15_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA15", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa16CountersGfx12 = {
        {15, "TA16_PERF_SEL_TA_BUSY", "TA16", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA16_PERF_SEL_MIP_1_CYCLE_QUADS", "TA16", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA16_PERF_SEL_MIP_2_CYCLE_QUADS", "TA16", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA16_PERF_SEL_VOL_1_CYCLE_QUADS", "TA16", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA16_PERF_SEL_VOL_2_CYCLE_QUADS", "TA16", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA16_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA16", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA16_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA16", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA16_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA16", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA16_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA16", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA16_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA16", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA16_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA16", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA16_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA16", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA16_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA16", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA16_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA16", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa17CountersGfx12 = {
        {15, "TA17_PERF_SEL_TA_BUSY", "TA17", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA17_PERF_SEL_MIP_1_CYCLE_QUADS", "TA17", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA17_PERF_SEL_MIP_2_CYCLE_QUADS", "TA17", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA17_PERF_SEL_VOL_1_CYCLE_QUADS", "TA17", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA17_PERF_SEL_VOL_2_CYCLE_QUADS", "TA17", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA17_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA17", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA17_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA17", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA17_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA17", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA17_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA17", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA17_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA17", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA17_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA17", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA17_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA17", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA17_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA17", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA17_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA17", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa18CountersGfx12 = {
        {15, "TA18_PERF_SEL_TA_BUSY", "TA18", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA18_PERF_SEL_MIP_1_CYCLE_QUADS", "TA18", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA18_PERF_SEL_MIP_2_CYCLE_QUADS", "TA18", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA18_PERF_SEL_VOL_1_CYCLE_QUADS", "TA18", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA18_PERF_SEL_VOL_2_CYCLE_QUADS", "TA18", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA18_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA18", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA18_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA18", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA18_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA18", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA18_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA18", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA18_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA18", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA18_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA18", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA18_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA18", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA18_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA18", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA18_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA18", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa19CountersGfx12 = {
        {15, "TA19_PERF_SEL_TA_BUSY", "TA19", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA19_PERF_SEL_MIP_1_CYCLE_QUADS", "TA19", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA19_PERF_SEL_MIP_2_CYCLE_QUADS", "TA19", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA19_PERF_SEL_VOL_1_CYCLE_QUADS", "TA19", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA19_PERF_SEL_VOL_2_CYCLE_QUADS", "TA19", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA19_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA19", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA19_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA19", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA19_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA19", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA19_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA19", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA19_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA19", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA19_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA19", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA19_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA19", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA19_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA19", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA19_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA19", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa20CountersGfx12 = {
        {15, "TA20_PERF_SEL_TA_BUSY", "TA20", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA20_PERF_SEL_MIP_1_CYCLE_QUADS", "TA20", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA20_PERF_SEL_MIP_2_CYCLE_QUADS", "TA20", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA20_PERF_SEL_VOL_1_CYCLE_QUADS", "TA20", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA20_PERF_SEL_VOL_2_CYCLE_QUADS", "TA20", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA20_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA20", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA20_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA20", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA20_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA20", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA20_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA20", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA20_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA20", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA20_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA20", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA20_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA20", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA20_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA20", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA20_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA20", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa21CountersGfx12 = {
        {15, "TA21_PERF_SEL_TA_BUSY", "TA21", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA21_PERF_SEL_MIP_1_CYCLE_QUADS", "TA21", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA21_PERF_SEL_MIP_2_CYCLE_QUADS", "TA21", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA21_PERF_SEL_VOL_1_CYCLE_QUADS", "TA21", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA21_PERF_SEL_VOL_2_CYCLE_QUADS", "TA21", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA21_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA21", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA21_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA21", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA21_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA21", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA21_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA21", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA21_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA21", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA21_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA21", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA21_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA21", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA21_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA21", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA21_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA21", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa22CountersGfx12 = {
        {15, "TA22_PERF_SEL_TA_BUSY", "TA22", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA22_PERF_SEL_MIP_1_CYCLE_QUADS", "TA22", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA22_PERF_SEL_MIP_2_CYCLE_QUADS", "TA22", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA22_PERF_SEL_VOL_1_CYCLE_QUADS", "TA22", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA22_PERF_SEL_VOL_2_CYCLE_QUADS", "TA22", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA22_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA22", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA22_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA22", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA22_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA22", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA22_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA22", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA22_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA22", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA22_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA22", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA22_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA22", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA22_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA22", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA22_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA22", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa23CountersGfx12 = {
        {15, "TA23_PERF_SEL_TA_BUSY", "TA23", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA23_PERF_SEL_MIP_1_CYCLE_QUADS", "TA23", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA23_PERF_SEL_MIP_2_CYCLE_QUADS", "TA23", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA23_PERF_SEL_VOL_1_CYCLE_QUADS", "TA23", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA23_PERF_SEL_VOL_2_CYCLE_QUADS", "TA23", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA23_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA23", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA23_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA23", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA23_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA23", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA23_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA23", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA23_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA23", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA23_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA23", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA23_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA23", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA23_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA23", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA23_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA23", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa24CountersGfx12 = {
        {15, "TA24_PERF_SEL_TA_BUSY", "TA24", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA24_PERF_SEL_MIP_1_CYCLE_QUADS", "TA24", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA24_PERF_SEL_MIP_2_CYCLE_QUADS", "TA24", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA24_PERF_SEL_VOL_1_CYCLE_QUADS", "TA24", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA24_PERF_SEL_VOL_2_CYCLE_QUADS", "TA24", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA24_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA24", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA24_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA24", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA24_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA24", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA24_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA24", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA24_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA24", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA24_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA24", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA24_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA24", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA24_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA24", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA24_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA24", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa25CountersGfx12 = {
        {15, "TA25_PERF_SEL_TA_BUSY", "TA25", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA25_PERF_SEL_MIP_1_CYCLE_QUADS", "TA25", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA25_PERF_SEL_MIP_2_CYCLE_QUADS", "TA25", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA25_PERF_SEL_VOL_1_CYCLE_QUADS", "TA25", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA25_PERF_SEL_VOL_2_CYCLE_QUADS", "TA25", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA25_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA25", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA25_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA25", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA25_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA25", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA25_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA25", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA25_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA25", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA25_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA25", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA25_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA25", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA25_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA25", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA25_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA25", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa26CountersGfx12 = {
        {15, "TA26_PERF_SEL_TA_BUSY", "TA26", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA26_PERF_SEL_MIP_1_CYCLE_QUADS", "TA26", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA26_PERF_SEL_MIP_2_CYCLE_QUADS", "TA26", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA26_PERF_SEL_VOL_1_CYCLE_QUADS", "TA26", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA26_PERF_SEL_VOL_2_CYCLE_QUADS", "TA26", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA26_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA26", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA26_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA26", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA26_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA26", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA26_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA26", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA26_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA26", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA26_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA26", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA26_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA26", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA26_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA26", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA26_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA26", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa27CountersGfx12 = {
        {15, "TA27_PERF_SEL_TA_BUSY", "TA27", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA27_PERF_SEL_MIP_1_CYCLE_QUADS", "TA27", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA27_PERF_SEL_MIP_2_CYCLE_QUADS", "TA27", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA27_PERF_SEL_VOL_1_CYCLE_QUADS", "TA27", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA27_PERF_SEL_VOL_2_CYCLE_QUADS", "TA27", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA27_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA27", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA27_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA27", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA27_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA27", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA27_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA27", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA27_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA27", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA27_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA27", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA27_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA27", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA27_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA27", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA27_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA27", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa28CountersGfx12 = {
        {15, "TA28_PERF_SEL_TA_BUSY", "TA28", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA28_PERF_SEL_MIP_1_CYCLE_QUADS", "TA28", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA28_PERF_SEL_MIP_2_CYCLE_QUADS", "TA28", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA28_PERF_SEL_VOL_1_CYCLE_QUADS", "TA28", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA28_PERF_SEL_VOL_2_CYCLE_QUADS", "TA28", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA28_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA28", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA28_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA28", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA28_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA28", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA28_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA28", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA28_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA28", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA28_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA28", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA28_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA28", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA28_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA28", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA28_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA28", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa29CountersGfx12 = {
        {15, "TA29_PERF_SEL_TA_BUSY", "TA29", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA29_PERF_SEL_MIP_1_CYCLE_QUADS", "TA29", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA29_PERF_SEL_MIP_2_CYCLE_QUADS", "TA29", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA29_PERF_SEL_VOL_1_CYCLE_QUADS", "TA29", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA29_PERF_SEL_VOL_2_CYCLE_QUADS", "TA29", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA29_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA29", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA29_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA29", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA29_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA29", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA29_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA29", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA29_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA29", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA29_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA29", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA29_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA29", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA29_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA29", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA29_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA29", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa30CountersGfx12 = {
        {15, "TA30_PERF_SEL_TA_BUSY", "TA30", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA30_PERF_SEL_MIP_1_CYCLE_QUADS", "TA30", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA30_PERF_SEL_MIP_2_CYCLE_QUADS", "TA30", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA30_PERF_SEL_VOL_1_CYCLE_QUADS", "TA30", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA30_PERF_SEL_VOL_2_CYCLE_QUADS", "TA30", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA30_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA30", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA30_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA30", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA30_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA30", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA30_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA30", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA30_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA30", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA30_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA30", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA30_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA30", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA30_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA30", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA30_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA30", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa31CountersGfx12 = {
        {15, "TA31_PERF_SEL_TA_BUSY", "TA31", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA31_PERF_SEL_MIP_1_CYCLE_QUADS", "TA31", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA31_PERF_SEL_MIP_2_CYCLE_QUADS", "TA31", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA31_PERF_SEL_VOL_1_CYCLE_QUADS", "TA31", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA31_PERF_SEL_VOL_2_CYCLE_QUADS", "TA31", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA31_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA31", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA31_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA31", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA31_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA31", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA31_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA31", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA31_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA31", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA31_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA31", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA31_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA31", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA31_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA31", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA31_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA31", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa32CountersGfx12 = {
        {15, "TA32_PERF_SEL_TA_BUSY", "TA32", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA32_PERF_SEL_MIP_1_CYCLE_QUADS", "TA32", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA32_PERF_SEL_MIP_2_CYCLE_QUADS", "TA32", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA32_PERF_SEL_VOL_1_CYCLE_QUADS", "TA32", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA32_PERF_SEL_VOL_2_CYCLE_QUADS", "TA32", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA32_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA32", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA32_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA32", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA32_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA32", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA32_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA32", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA32_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA32", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA32_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA32", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA32_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA32", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA32_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA32", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA32_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA32", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa33CountersGfx12 = {
        {15, "TA33_PERF_SEL_TA_BUSY", "TA33", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA33_PERF_SEL_MIP_1_CYCLE_QUADS", "TA33", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA33_PERF_SEL_MIP_2_CYCLE_QUADS", "TA33", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA33_PERF_SEL_VOL_1_CYCLE_QUADS", "TA33", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA33_PERF_SEL_VOL_2_CYCLE_QUADS", "TA33", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA33_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA33", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA33_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA33", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA33_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA33", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA33_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA33", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA33_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA33", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA33_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA33", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA33_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA33", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA33_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA33", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA33_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA33", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa34CountersGfx12 = {
        {15, "TA34_PERF_SEL_TA_BUSY", "TA34", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA34_PERF_SEL_MIP_1_CYCLE_QUADS", "TA34", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA34_PERF_SEL_MIP_2_CYCLE_QUADS", "TA34", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA34_PERF_SEL_VOL_1_CYCLE_QUADS", "TA34", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA34_PERF_SEL_VOL_2_CYCLE_QUADS", "TA34", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA34_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA34", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA34_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA34", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA34_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA34", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA34_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA34", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA34_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA34", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA34_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA34", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA34_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA34", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA34_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA34", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA34_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA34", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa35CountersGfx12 = {
        {15, "TA35_PERF_SEL_TA_BUSY", "TA35", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA35_PERF_SEL_MIP_1_CYCLE_QUADS", "TA35", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA35_PERF_SEL_MIP_2_CYCLE_QUADS", "TA35", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA35_PERF_SEL_VOL_1_CYCLE_QUADS", "TA35", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA35_PERF_SEL_VOL_2_CYCLE_QUADS", "TA35", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA35_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA35", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA35_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA35", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA35_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA35", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA35_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA35", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA35_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA35", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA35_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA35", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA35_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA35", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA35_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA35", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA35_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA35", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa36CountersGfx12 = {
        {15, "TA36_PERF_SEL_TA_BUSY", "TA36", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA36_PERF_SEL_MIP_1_CYCLE_QUADS", "TA36", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA36_PERF_SEL_MIP_2_CYCLE_QUADS", "TA36", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA36_PERF_SEL_VOL_1_CYCLE_QUADS", "TA36", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA36_PERF_SEL_VOL_2_CYCLE_QUADS", "TA36", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA36_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA36", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA36_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA36", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA36_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA36", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA36_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA36", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA36_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA36", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA36_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA36", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA36_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA36", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA36_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA36", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA36_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA36", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa37CountersGfx12 = {
        {15, "TA37_PERF_SEL_TA_BUSY", "TA37", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA37_PERF_SEL_MIP_1_CYCLE_QUADS", "TA37", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA37_PERF_SEL_MIP_2_CYCLE_QUADS", "TA37", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA37_PERF_SEL_VOL_1_CYCLE_QUADS", "TA37", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA37_PERF_SEL_VOL_2_CYCLE_QUADS", "TA37", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA37_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA37", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA37_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA37", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA37_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA37", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA37_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA37", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA37_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA37", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA37_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA37", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA37_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA37", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA37_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA37", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA37_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA37", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa38CountersGfx12 = {
        {15, "TA38_PERF_SEL_TA_BUSY", "TA38", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA38_PERF_SEL_MIP_1_CYCLE_QUADS", "TA38", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA38_PERF_SEL_MIP_2_CYCLE_QUADS", "TA38", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA38_PERF_SEL_VOL_1_CYCLE_QUADS", "TA38", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA38_PERF_SEL_VOL_2_CYCLE_QUADS", "TA38", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA38_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA38", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA38_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA38", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA38_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA38", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA38_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA38", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA38_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA38", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA38_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA38", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA38_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA38", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA38_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA38", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA38_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA38", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa39CountersGfx12 = {
        {15, "TA39_PERF_SEL_TA_BUSY", "TA39", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA39_PERF_SEL_MIP_1_CYCLE_QUADS", "TA39", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA39_PERF_SEL_MIP_2_CYCLE_QUADS", "TA39", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA39_PERF_SEL_VOL_1_CYCLE_QUADS", "TA39", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA39_PERF_SEL_VOL_2_CYCLE_QUADS", "TA39", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA39_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA39", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA39_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA39", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA39_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA39", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA39_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA39", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA39_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA39", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA39_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA39", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA39_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA39", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA39_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA39", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA39_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA39", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa40CountersGfx12 = {
        {15, "TA40_PERF_SEL_TA_BUSY", "TA40", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA40_PERF_SEL_MIP_1_CYCLE_QUADS", "TA40", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA40_PERF_SEL_MIP_2_CYCLE_QUADS", "TA40", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA40_PERF_SEL_VOL_1_CYCLE_QUADS", "TA40", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA40_PERF_SEL_VOL_2_CYCLE_QUADS", "TA40", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA40_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA40", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA40_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA40", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA40_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA40", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA40_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA40", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA40_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA40", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA40_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA40", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA40_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA40", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA40_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA40", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA40_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA40", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa41CountersGfx12 = {
        {15, "TA41_PERF_SEL_TA_BUSY", "TA41", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA41_PERF_SEL_MIP_1_CYCLE_QUADS", "TA41", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA41_PERF_SEL_MIP_2_CYCLE_QUADS", "TA41", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA41_PERF_SEL_VOL_1_CYCLE_QUADS", "TA41", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA41_PERF_SEL_VOL_2_CYCLE_QUADS", "TA41", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA41_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA41", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA41_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA41", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA41_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA41", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA41_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA41", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA41_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA41", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA41_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA41", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA41_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA41", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA41_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA41", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA41_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA41", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa42CountersGfx12 = {
        {15, "TA42_PERF_SEL_TA_BUSY", "TA42", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA42_PERF_SEL_MIP_1_CYCLE_QUADS", "TA42", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA42_PERF_SEL_MIP_2_CYCLE_QUADS", "TA42", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA42_PERF_SEL_VOL_1_CYCLE_QUADS", "TA42", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA42_PERF_SEL_VOL_2_CYCLE_QUADS", "TA42", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA42_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA42", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA42_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA42", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA42_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA42", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA42_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA42", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA42_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA42", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA42_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA42", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA42_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA42", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA42_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA42", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA42_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA42", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa43CountersGfx12 = {
        {15, "TA43_PERF_SEL_TA_BUSY", "TA43", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA43_PERF_SEL_MIP_1_CYCLE_QUADS", "TA43", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA43_PERF_SEL_MIP_2_CYCLE_QUADS", "TA43", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA43_PERF_SEL_VOL_1_CYCLE_QUADS", "TA43", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA43_PERF_SEL_VOL_2_CYCLE_QUADS", "TA43", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA43_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA43", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA43_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA43", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA43_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA43", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA43_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA43", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA43_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA43", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA43_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA43", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA43_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA43", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA43_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA43", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA43_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA43", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa44CountersGfx12 = {
        {15, "TA44_PERF_SEL_TA_BUSY", "TA44", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA44_PERF_SEL_MIP_1_CYCLE_QUADS", "TA44", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA44_PERF_SEL_MIP_2_CYCLE_QUADS", "TA44", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA44_PERF_SEL_VOL_1_CYCLE_QUADS", "TA44", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA44_PERF_SEL_VOL_2_CYCLE_QUADS", "TA44", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA44_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA44", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA44_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA44", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA44_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA44", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA44_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA44", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA44_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA44", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA44_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA44", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA44_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA44", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA44_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA44", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA44_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA44", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa45CountersGfx12 = {
        {15, "TA45_PERF_SEL_TA_BUSY", "TA45", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA45_PERF_SEL_MIP_1_CYCLE_QUADS", "TA45", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA45_PERF_SEL_MIP_2_CYCLE_QUADS", "TA45", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA45_PERF_SEL_VOL_1_CYCLE_QUADS", "TA45", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA45_PERF_SEL_VOL_2_CYCLE_QUADS", "TA45", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA45_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA45", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA45_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA45", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA45_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA45", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA45_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA45", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA45_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA45", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA45_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA45", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA45_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA45", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA45_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA45", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA45_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA45", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa46CountersGfx12 = {
        {15, "TA46_PERF_SEL_TA_BUSY", "TA46", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA46_PERF_SEL_MIP_1_CYCLE_QUADS", "TA46", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA46_PERF_SEL_MIP_2_CYCLE_QUADS", "TA46", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA46_PERF_SEL_VOL_1_CYCLE_QUADS", "TA46", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA46_PERF_SEL_VOL_2_CYCLE_QUADS", "TA46", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA46_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA46", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA46_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA46", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA46_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA46", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA46_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA46", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA46_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA46", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA46_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA46", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA46_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA46", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA46_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA46", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA46_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA46", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa47CountersGfx12 = {
        {15, "TA47_PERF_SEL_TA_BUSY", "TA47", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA47_PERF_SEL_MIP_1_CYCLE_QUADS", "TA47", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA47_PERF_SEL_MIP_2_CYCLE_QUADS", "TA47", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA47_PERF_SEL_VOL_1_CYCLE_QUADS", "TA47", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA47_PERF_SEL_VOL_2_CYCLE_QUADS", "TA47", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA47_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA47", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA47_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA47", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA47_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA47", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA47_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA47", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA47_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA47", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA47_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA47", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA47_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA47", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA47_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA47", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA47_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA47", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa48CountersGfx12 = {
        {15, "TA48_PERF_SEL_TA_BUSY", "TA48", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA48_PERF_SEL_MIP_1_CYCLE_QUADS", "TA48", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA48_PERF_SEL_MIP_2_CYCLE_QUADS", "TA48", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA48_PERF_SEL_VOL_1_CYCLE_QUADS", "TA48", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA48_PERF_SEL_VOL_2_CYCLE_QUADS", "TA48", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA48_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA48", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA48_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA48", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA48_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA48", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA48_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA48", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA48_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA48", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA48_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA48", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA48_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA48", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA48_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA48", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA48_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA48", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa49CountersGfx12 = {
        {15, "TA49_PERF_SEL_TA_BUSY", "TA49", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA49_PERF_SEL_MIP_1_CYCLE_QUADS", "TA49", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA49_PERF_SEL_MIP_2_CYCLE_QUADS", "TA49", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA49_PERF_SEL_VOL_1_CYCLE_QUADS", "TA49", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA49_PERF_SEL_VOL_2_CYCLE_QUADS", "TA49", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA49_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA49", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA49_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA49", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA49_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA49", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA49_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA49", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA49_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA49", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA49_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA49", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA49_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA49", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA49_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA49", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA49_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA49", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa50CountersGfx12 = {
        {15, "TA50_PERF_SEL_TA_BUSY", "TA50", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA50_PERF_SEL_MIP_1_CYCLE_QUADS", "TA50", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA50_PERF_SEL_MIP_2_CYCLE_QUADS", "TA50", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA50_PERF_SEL_VOL_1_CYCLE_QUADS", "TA50", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA50_PERF_SEL_VOL_2_CYCLE_QUADS", "TA50", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA50_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA50", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA50_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA50", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA50_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA50", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA50_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA50", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA50_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA50", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA50_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA50", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA50_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA50", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA50_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA50", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA50_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA50", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa51CountersGfx12 = {
        {15, "TA51_PERF_SEL_TA_BUSY", "TA51", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA51_PERF_SEL_MIP_1_CYCLE_QUADS", "TA51", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA51_PERF_SEL_MIP_2_CYCLE_QUADS", "TA51", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA51_PERF_SEL_VOL_1_CYCLE_QUADS", "TA51", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA51_PERF_SEL_VOL_2_CYCLE_QUADS", "TA51", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA51_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA51", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA51_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA51", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA51_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA51", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA51_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA51", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA51_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA51", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA51_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA51", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA51_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA51", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA51_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA51", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA51_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA51", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa52CountersGfx12 = {
        {15, "TA52_PERF_SEL_TA_BUSY", "TA52", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA52_PERF_SEL_MIP_1_CYCLE_QUADS", "TA52", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA52_PERF_SEL_MIP_2_CYCLE_QUADS", "TA52", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA52_PERF_SEL_VOL_1_CYCLE_QUADS", "TA52", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA52_PERF_SEL_VOL_2_CYCLE_QUADS", "TA52", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA52_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA52", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA52_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA52", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA52_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA52", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA52_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA52", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA52_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA52", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA52_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA52", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA52_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA52", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA52_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA52", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA52_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA52", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa53CountersGfx12 = {
        {15, "TA53_PERF_SEL_TA_BUSY", "TA53", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA53_PERF_SEL_MIP_1_CYCLE_QUADS", "TA53", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA53_PERF_SEL_MIP_2_CYCLE_QUADS", "TA53", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA53_PERF_SEL_VOL_1_CYCLE_QUADS", "TA53", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA53_PERF_SEL_VOL_2_CYCLE_QUADS", "TA53", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA53_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA53", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA53_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA53", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA53_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA53", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA53_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA53", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA53_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA53", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA53_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA53", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA53_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA53", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA53_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA53", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA53_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA53", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa54CountersGfx12 = {
        {15, "TA54_PERF_SEL_TA_BUSY", "TA54", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA54_PERF_SEL_MIP_1_CYCLE_QUADS", "TA54", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA54_PERF_SEL_MIP_2_CYCLE_QUADS", "TA54", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA54_PERF_SEL_VOL_1_CYCLE_QUADS", "TA54", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA54_PERF_SEL_VOL_2_CYCLE_QUADS", "TA54", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA54_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA54", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA54_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA54", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA54_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA54", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA54_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA54", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA54_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA54", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA54_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA54", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA54_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA54", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA54_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA54", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA54_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA54", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa55CountersGfx12 = {
        {15, "TA55_PERF_SEL_TA_BUSY", "TA55", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA55_PERF_SEL_MIP_1_CYCLE_QUADS", "TA55", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA55_PERF_SEL_MIP_2_CYCLE_QUADS", "TA55", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA55_PERF_SEL_VOL_1_CYCLE_QUADS", "TA55", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA55_PERF_SEL_VOL_2_CYCLE_QUADS", "TA55", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA55_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA55", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA55_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA55", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA55_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA55", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA55_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA55", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA55_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA55", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA55_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA55", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA55_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA55", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA55_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA55", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA55_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA55", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa56CountersGfx12 = {
        {15, "TA56_PERF_SEL_TA_BUSY", "TA56", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA56_PERF_SEL_MIP_1_CYCLE_QUADS", "TA56", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA56_PERF_SEL_MIP_2_CYCLE_QUADS", "TA56", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA56_PERF_SEL_VOL_1_CYCLE_QUADS", "TA56", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA56_PERF_SEL_VOL_2_CYCLE_QUADS", "TA56", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA56_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA56", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA56_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA56", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA56_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA56", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA56_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA56", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA56_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA56", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA56_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA56", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA56_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA56", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA56_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA56", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA56_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA56", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa57CountersGfx12 = {
        {15, "TA57_PERF_SEL_TA_BUSY", "TA57", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA57_PERF_SEL_MIP_1_CYCLE_QUADS", "TA57", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA57_PERF_SEL_MIP_2_CYCLE_QUADS", "TA57", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA57_PERF_SEL_VOL_1_CYCLE_QUADS", "TA57", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA57_PERF_SEL_VOL_2_CYCLE_QUADS", "TA57", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA57_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA57", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA57_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA57", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA57_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA57", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA57_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA57", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA57_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA57", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA57_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA57", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA57_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA57", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA57_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA57", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA57_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA57", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa58CountersGfx12 = {
        {15, "TA58_PERF_SEL_TA_BUSY", "TA58", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA58_PERF_SEL_MIP_1_CYCLE_QUADS", "TA58", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA58_PERF_SEL_MIP_2_CYCLE_QUADS", "TA58", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA58_PERF_SEL_VOL_1_CYCLE_QUADS", "TA58", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA58_PERF_SEL_VOL_2_CYCLE_QUADS", "TA58", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA58_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA58", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA58_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA58", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA58_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA58", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA58_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA58", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA58_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA58", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA58_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA58", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA58_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA58", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA58_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA58", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA58_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA58", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa59CountersGfx12 = {
        {15, "TA59_PERF_SEL_TA_BUSY", "TA59", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA59_PERF_SEL_MIP_1_CYCLE_QUADS", "TA59", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA59_PERF_SEL_MIP_2_CYCLE_QUADS", "TA59", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA59_PERF_SEL_VOL_1_CYCLE_QUADS", "TA59", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA59_PERF_SEL_VOL_2_CYCLE_QUADS", "TA59", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA59_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA59", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA59_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA59", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA59_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA59", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA59_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA59", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA59_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA59", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA59_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA59", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA59_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA59", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA59_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA59", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA59_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA59", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa60CountersGfx12 = {
        {15, "TA60_PERF_SEL_TA_BUSY", "TA60", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA60_PERF_SEL_MIP_1_CYCLE_QUADS", "TA60", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA60_PERF_SEL_MIP_2_CYCLE_QUADS", "TA60", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA60_PERF_SEL_VOL_1_CYCLE_QUADS", "TA60", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA60_PERF_SEL_VOL_2_CYCLE_QUADS", "TA60", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA60_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA60", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA60_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA60", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA60_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA60", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA60_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA60", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA60_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA60", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA60_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA60", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA60_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA60", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA60_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA60", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA60_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA60", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa61CountersGfx12 = {
        {15, "TA61_PERF_SEL_TA_BUSY", "TA61", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA61_PERF_SEL_MIP_1_CYCLE_QUADS", "TA61", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA61_PERF_SEL_MIP_2_CYCLE_QUADS", "TA61", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA61_PERF_SEL_VOL_1_CYCLE_QUADS", "TA61", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA61_PERF_SEL_VOL_2_CYCLE_QUADS", "TA61", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA61_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA61", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA61_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA61", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA61_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA61", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA61_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA61", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA61_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA61", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA61_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA61", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA61_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA61", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA61_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA61", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA61_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA61", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa62CountersGfx12 = {
        {15, "TA62_PERF_SEL_TA_BUSY", "TA62", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA62_PERF_SEL_MIP_1_CYCLE_QUADS", "TA62", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA62_PERF_SEL_MIP_2_CYCLE_QUADS", "TA62", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA62_PERF_SEL_VOL_1_CYCLE_QUADS", "TA62", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA62_PERF_SEL_VOL_2_CYCLE_QUADS", "TA62", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA62_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA62", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA62_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA62", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA62_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA62", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA62_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA62", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA62_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA62", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA62_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA62", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA62_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA62", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA62_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA62", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA62_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA62", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTa63CountersGfx12 = {
        {15, "TA63_PERF_SEL_TA_BUSY", "TA63", "Cycles TA block is busy. Perf_windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA63_PERF_SEL_MIP_1_CYCLE_QUADS", "TA63", "Quads requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA63_PERF_SEL_MIP_2_CYCLE_QUADS", "TA63", "Quads requiring sampler state machine to take 2 cycles due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA63_PERF_SEL_VOL_1_CYCLE_QUADS", "TA63", "Quads requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA63_PERF_SEL_VOL_2_CYCLE_QUADS", "TA63", "Quads requiring sampler state machine to take 2 cycles due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA63_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA63", "Quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA63_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA63", "Quads requiring 2 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA63_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA63", "Quads requiring 4 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA63_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA63", "Quads requiring 6 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA63_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA63", "Quads requiring 8 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA63_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA63", "Quads requiring 10 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA63_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA63", "Quads requiring 12 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA63_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA63", "Quads requiring 14 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA63_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA63", "Quads requiring 16 aniso samples.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd0CountersGfx12 = {
        {82, "TD0_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD0", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD0_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD0", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD0_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD0", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD0_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD0", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd1CountersGfx12 = {
        {82, "TD1_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD1", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD1_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD1", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD1_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD1", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD1_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD1", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd2CountersGfx12 = {
        {82, "TD2_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD2", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD2_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD2", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD2_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD2", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD2_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD2", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd3CountersGfx12 = {
        {82, "TD3_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD3", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD3_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD3", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD3_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD3", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD3_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD3", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd4CountersGfx12 = {
        {82, "TD4_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD4", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD4_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD4", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD4_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD4", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD4_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD4", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd5CountersGfx12 = {
        {82, "TD5_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD5", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD5_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD5", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD5_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD5", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD5_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD5", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd6CountersGfx12 = {
        {82, "TD6_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD6", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD6_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD6", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD6_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD6", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD6_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD6", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd7CountersGfx12 = {
        {82, "TD7_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD7", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD7_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD7", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD7_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD7", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD7_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD7", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd8CountersGfx12 = {
        {82, "TD8_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD8", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD8_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD8", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD8_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD8", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD8_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD8", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd9CountersGfx12 = {
        {82, "TD9_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD9", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD9_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD9", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD9_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD9", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD9_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD9", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd10CountersGfx12 = {
        {82, "TD10_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD10", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD10_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD10", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD10_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD10", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD10_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD10", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd11CountersGfx12 = {
        {82, "TD11_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD11", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD11_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD11", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD11_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD11", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD11_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD11", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd12CountersGfx12 = {
        {82, "TD12_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD12", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD12_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD12", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD12_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD12", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD12_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD12", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd13CountersGfx12 = {
        {82, "TD13_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD13", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD13_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD13", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD13_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD13", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD13_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD13", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd14CountersGfx12 = {
        {82, "TD14_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD14", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD14_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD14", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD14_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD14", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD14_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD14", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd15CountersGfx12 = {
        {82, "TD15_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD15", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD15_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD15", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD15_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD15", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD15_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD15", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd16CountersGfx12 = {
        {82, "TD16_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD16", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD16_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD16", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD16_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD16", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD16_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD16", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd17CountersGfx12 = {
        {82, "TD17_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD17", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD17_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD17", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD17_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD17", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD17_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD17", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd18CountersGfx12 = {
        {82, "TD18_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD18", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD18_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD18", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD18_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD18", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD18_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD18", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd19CountersGfx12 = {
        {82, "TD19_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD19", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD19_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD19", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD19_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD19", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD19_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD19", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd20CountersGfx12 = {
        {82, "TD20_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD20", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD20_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD20", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD20_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD20", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD20_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD20", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd21CountersGfx12 = {
        {82, "TD21_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD21", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD21_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD21", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD21_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD21", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD21_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD21", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd22CountersGfx12 = {
        {82, "TD22_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD22", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD22_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD22", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD22_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD22", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD22_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD22", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd23CountersGfx12 = {
        {82, "TD23_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD23", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD23_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD23", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD23_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD23", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD23_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD23", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd24CountersGfx12 = {
        {82, "TD24_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD24", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD24_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD24", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD24_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD24", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD24_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD24", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd25CountersGfx12 = {
        {82, "TD25_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD25", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD25_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD25", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD25_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD25", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD25_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD25", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd26CountersGfx12 = {
        {82, "TD26_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD26", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD26_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD26", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD26_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD26", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD26_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD26", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd27CountersGfx12 = {
        {82, "TD27_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD27", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD27_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD27", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD27_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD27", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD27_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD27", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd28CountersGfx12 = {
        {82, "TD28_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD28", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD28_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD28", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD28_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD28", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD28_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD28", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd29CountersGfx12 = {
        {82, "TD29_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD29", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD29_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD29", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD29_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD29", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD29_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD29", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd30CountersGfx12 = {
        {82, "TD30_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD30", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD30_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD30", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD30_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD30", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD30_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD30", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd31CountersGfx12 = {
        {82, "TD31_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD31", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD31_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD31", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD31_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD31", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD31_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD31", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd32CountersGfx12 = {
        {82, "TD32_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD32", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD32_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD32", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD32_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD32", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD32_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD32", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd33CountersGfx12 = {
        {82, "TD33_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD33", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD33_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD33", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD33_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD33", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD33_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD33", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd34CountersGfx12 = {
        {82, "TD34_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD34", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD34_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD34", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD34_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD34", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD34_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD34", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd35CountersGfx12 = {
        {82, "TD35_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD35", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD35_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD35", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD35_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD35", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD35_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD35", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd36CountersGfx12 = {
        {82, "TD36_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD36", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD36_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD36", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD36_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD36", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD36_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD36", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd37CountersGfx12 = {
        {82, "TD37_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD37", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD37_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD37", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD37_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD37", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD37_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD37", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd38CountersGfx12 = {
        {82, "TD38_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD38", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD38_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD38", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD38_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD38", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD38_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD38", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd39CountersGfx12 = {
        {82, "TD39_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD39", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD39_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD39", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD39_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD39", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD39_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD39", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd40CountersGfx12 = {
        {82, "TD40_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD40", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD40_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD40", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD40_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD40", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD40_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD40", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd41CountersGfx12 = {
        {82, "TD41_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD41", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD41_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD41", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD41_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD41", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD41_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD41", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd42CountersGfx12 = {
        {82, "TD42_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD42", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD42_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD42", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD42_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD42", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD42_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD42", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd43CountersGfx12 = {
        {82, "TD43_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD43", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD43_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD43", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD43_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD43", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD43_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD43", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd44CountersGfx12 = {
        {82, "TD44_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD44", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD44_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD44", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD44_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD44", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD44_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD44", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd45CountersGfx12 = {
        {82, "TD45_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD45", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD45_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD45", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD45_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD45", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD45_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD45", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd46CountersGfx12 = {
        {82, "TD46_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD46", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD46_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD46", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD46_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD46", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD46_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD46", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd47CountersGfx12 = {
        {82, "TD47_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD47", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD47_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD47", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD47_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD47", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD47_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD47", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd48CountersGfx12 = {
        {82, "TD48_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD48", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD48_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD48", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD48_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD48", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD48_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD48", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd49CountersGfx12 = {
        {82, "TD49_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD49", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD49_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD49", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD49_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD49", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD49_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD49", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd50CountersGfx12 = {
        {82, "TD50_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD50", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD50_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD50", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD50_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD50", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD50_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD50", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd51CountersGfx12 = {
        {82, "TD51_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD51", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD51_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD51", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD51_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD51", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD51_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD51", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd52CountersGfx12 = {
        {82, "TD52_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD52", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD52_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD52", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD52_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD52", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD52_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD52", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd53CountersGfx12 = {
        {82, "TD53_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD53", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD53_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD53", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD53_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD53", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD53_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD53", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd54CountersGfx12 = {
        {82, "TD54_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD54", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD54_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD54", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD54_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD54", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD54_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD54", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd55CountersGfx12 = {
        {82, "TD55_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD55", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD55_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD55", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD55_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD55", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD55_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD55", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd56CountersGfx12 = {
        {82, "TD56_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD56", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD56_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD56", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD56_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD56", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD56_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD56", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd57CountersGfx12 = {
        {82, "TD57_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD57", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD57_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD57", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD57_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD57", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD57_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD57", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd58CountersGfx12 = {
        {82, "TD58_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD58", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD58_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD58", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD58_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD58", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD58_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD58", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd59CountersGfx12 = {
        {82, "TD59_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD59", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD59_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD59", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD59_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD59", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD59_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD59", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd60CountersGfx12 = {
        {82, "TD60_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD60", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD60_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD60", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD60_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD60", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD60_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD60", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd61CountersGfx12 = {
        {82, "TD61_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD61", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD61_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD61", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD61_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD61", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD61_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD61", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd62CountersGfx12 = {
        {82, "TD62_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD62", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD62_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD62", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD62_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD62", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD62_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD62", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTd63CountersGfx12 = {
        {82, "TD63_PERF_SEL_TOTAL_NUM_RAY_TRACING_BVH4_INSTR", "TD63", "The total number of ray tracing bvh4 instructions seen by this TD. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {116, "TD63_PERF_SEL_RAY_TRACING_BVH4_FP16_BOX_NODE", "TD63", "Count the number of FP16 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "TD63_PERF_SEL_RAY_TRACING_BVH4_FP32_BOX_NODE", "TD63", "Count the number of FP32 box nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {118, "TD63_PERF_SEL_RAY_TRACING_BVH4_TRI_NODE", "TD63", "Count the number of triangle nodes that could write out to the shader (exec_mask = 1) from all bvh4 instructions.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp0CountersGfx12 = {
        {9, "TCP0_PERF_SEL_REQ", "TCP0", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP0_PERF_SEL_REQ_MISS", "TCP0", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP0_PERF_SEL_TCP_TA_REQ_STALL", "TCP0", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP0_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP0", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP0_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP0", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP0_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP0", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp1CountersGfx12 = {
        {9, "TCP1_PERF_SEL_REQ", "TCP1", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP1_PERF_SEL_REQ_MISS", "TCP1", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP1_PERF_SEL_TCP_TA_REQ_STALL", "TCP1", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP1_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP1", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP1_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP1", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP1_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP1", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp2CountersGfx12 = {
        {9, "TCP2_PERF_SEL_REQ", "TCP2", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP2_PERF_SEL_REQ_MISS", "TCP2", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP2_PERF_SEL_TCP_TA_REQ_STALL", "TCP2", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP2_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP2", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP2_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP2", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP2_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP2", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp3CountersGfx12 = {
        {9, "TCP3_PERF_SEL_REQ", "TCP3", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP3_PERF_SEL_REQ_MISS", "TCP3", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP3_PERF_SEL_TCP_TA_REQ_STALL", "TCP3", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP3_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP3", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP3_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP3", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP3_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP3", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp4CountersGfx12 = {
        {9, "TCP4_PERF_SEL_REQ", "TCP4", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP4_PERF_SEL_REQ_MISS", "TCP4", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP4_PERF_SEL_TCP_TA_REQ_STALL", "TCP4", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP4_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP4", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP4_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP4", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP4_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP4", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp5CountersGfx12 = {
        {9, "TCP5_PERF_SEL_REQ", "TCP5", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP5_PERF_SEL_REQ_MISS", "TCP5", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP5_PERF_SEL_TCP_TA_REQ_STALL", "TCP5", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP5_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP5", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP5_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP5", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP5_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP5", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp6CountersGfx12 = {
        {9, "TCP6_PERF_SEL_REQ", "TCP6", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP6_PERF_SEL_REQ_MISS", "TCP6", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP6_PERF_SEL_TCP_TA_REQ_STALL", "TCP6", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP6_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP6", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP6_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP6", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP6_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP6", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp7CountersGfx12 = {
        {9, "TCP7_PERF_SEL_REQ", "TCP7", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP7_PERF_SEL_REQ_MISS", "TCP7", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP7_PERF_SEL_TCP_TA_REQ_STALL", "TCP7", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP7_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP7", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP7_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP7", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP7_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP7", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp8CountersGfx12 = {
        {9, "TCP8_PERF_SEL_REQ", "TCP8", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP8_PERF_SEL_REQ_MISS", "TCP8", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP8_PERF_SEL_TCP_TA_REQ_STALL", "TCP8", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP8_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP8", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP8_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP8", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP8_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP8", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp9CountersGfx12 = {
        {9, "TCP9_PERF_SEL_REQ", "TCP9", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP9_PERF_SEL_REQ_MISS", "TCP9", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP9_PERF_SEL_TCP_TA_REQ_STALL", "TCP9", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP9_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP9", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP9_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP9", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP9_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP9", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp10CountersGfx12 = {
        {9, "TCP10_PERF_SEL_REQ", "TCP10", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP10_PERF_SEL_REQ_MISS", "TCP10", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP10_PERF_SEL_TCP_TA_REQ_STALL", "TCP10", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP10_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP10", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP10_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP10", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP10_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP10", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp11CountersGfx12 = {
        {9, "TCP11_PERF_SEL_REQ", "TCP11", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP11_PERF_SEL_REQ_MISS", "TCP11", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP11_PERF_SEL_TCP_TA_REQ_STALL", "TCP11", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP11_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP11", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP11_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP11", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP11_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP11", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp12CountersGfx12 = {
        {9, "TCP12_PERF_SEL_REQ", "TCP12", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP12_PERF_SEL_REQ_MISS", "TCP12", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP12_PERF_SEL_TCP_TA_REQ_STALL", "TCP12", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP12_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP12", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP12_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP12", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP12_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP12", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp13CountersGfx12 = {
        {9, "TCP13_PERF_SEL_REQ", "TCP13", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP13_PERF_SEL_REQ_MISS", "TCP13", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP13_PERF_SEL_TCP_TA_REQ_STALL", "TCP13", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP13_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP13", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP13_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP13", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP13_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP13", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp14CountersGfx12 = {
        {9, "TCP14_PERF_SEL_REQ", "TCP14", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP14_PERF_SEL_REQ_MISS", "TCP14", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP14_PERF_SEL_TCP_TA_REQ_STALL", "TCP14", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP14_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP14", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP14_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP14", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP14_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP14", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp15CountersGfx12 = {
        {9, "TCP15_PERF_SEL_REQ", "TCP15", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP15_PERF_SEL_REQ_MISS", "TCP15", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP15_PERF_SEL_TCP_TA_REQ_STALL", "TCP15", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP15_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP15", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP15_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP15", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP15_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP15", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp16CountersGfx12 = {
        {9, "TCP16_PERF_SEL_REQ", "TCP16", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP16_PERF_SEL_REQ_MISS", "TCP16", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP16_PERF_SEL_TCP_TA_REQ_STALL", "TCP16", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP16_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP16", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP16_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP16", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP16_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP16", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp17CountersGfx12 = {
        {9, "TCP17_PERF_SEL_REQ", "TCP17", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP17_PERF_SEL_REQ_MISS", "TCP17", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP17_PERF_SEL_TCP_TA_REQ_STALL", "TCP17", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP17_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP17", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP17_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP17", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP17_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP17", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp18CountersGfx12 = {
        {9, "TCP18_PERF_SEL_REQ", "TCP18", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP18_PERF_SEL_REQ_MISS", "TCP18", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP18_PERF_SEL_TCP_TA_REQ_STALL", "TCP18", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP18_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP18", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP18_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP18", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP18_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP18", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp19CountersGfx12 = {
        {9, "TCP19_PERF_SEL_REQ", "TCP19", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP19_PERF_SEL_REQ_MISS", "TCP19", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP19_PERF_SEL_TCP_TA_REQ_STALL", "TCP19", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP19_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP19", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP19_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP19", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP19_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP19", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp20CountersGfx12 = {
        {9, "TCP20_PERF_SEL_REQ", "TCP20", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP20_PERF_SEL_REQ_MISS", "TCP20", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP20_PERF_SEL_TCP_TA_REQ_STALL", "TCP20", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP20_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP20", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP20_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP20", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP20_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP20", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp21CountersGfx12 = {
        {9, "TCP21_PERF_SEL_REQ", "TCP21", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP21_PERF_SEL_REQ_MISS", "TCP21", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP21_PERF_SEL_TCP_TA_REQ_STALL", "TCP21", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP21_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP21", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP21_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP21", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP21_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP21", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp22CountersGfx12 = {
        {9, "TCP22_PERF_SEL_REQ", "TCP22", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP22_PERF_SEL_REQ_MISS", "TCP22", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP22_PERF_SEL_TCP_TA_REQ_STALL", "TCP22", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP22_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP22", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP22_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP22", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP22_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP22", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp23CountersGfx12 = {
        {9, "TCP23_PERF_SEL_REQ", "TCP23", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP23_PERF_SEL_REQ_MISS", "TCP23", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP23_PERF_SEL_TCP_TA_REQ_STALL", "TCP23", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP23_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP23", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP23_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP23", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP23_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP23", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp24CountersGfx12 = {
        {9, "TCP24_PERF_SEL_REQ", "TCP24", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP24_PERF_SEL_REQ_MISS", "TCP24", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP24_PERF_SEL_TCP_TA_REQ_STALL", "TCP24", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP24_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP24", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP24_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP24", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP24_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP24", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp25CountersGfx12 = {
        {9, "TCP25_PERF_SEL_REQ", "TCP25", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP25_PERF_SEL_REQ_MISS", "TCP25", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP25_PERF_SEL_TCP_TA_REQ_STALL", "TCP25", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP25_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP25", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP25_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP25", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP25_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP25", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp26CountersGfx12 = {
        {9, "TCP26_PERF_SEL_REQ", "TCP26", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP26_PERF_SEL_REQ_MISS", "TCP26", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP26_PERF_SEL_TCP_TA_REQ_STALL", "TCP26", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP26_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP26", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP26_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP26", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP26_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP26", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp27CountersGfx12 = {
        {9, "TCP27_PERF_SEL_REQ", "TCP27", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP27_PERF_SEL_REQ_MISS", "TCP27", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP27_PERF_SEL_TCP_TA_REQ_STALL", "TCP27", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP27_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP27", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP27_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP27", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP27_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP27", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp28CountersGfx12 = {
        {9, "TCP28_PERF_SEL_REQ", "TCP28", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP28_PERF_SEL_REQ_MISS", "TCP28", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP28_PERF_SEL_TCP_TA_REQ_STALL", "TCP28", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP28_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP28", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP28_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP28", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP28_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP28", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp29CountersGfx12 = {
        {9, "TCP29_PERF_SEL_REQ", "TCP29", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP29_PERF_SEL_REQ_MISS", "TCP29", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP29_PERF_SEL_TCP_TA_REQ_STALL", "TCP29", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP29_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP29", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP29_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP29", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP29_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP29", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp30CountersGfx12 = {
        {9, "TCP30_PERF_SEL_REQ", "TCP30", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP30_PERF_SEL_REQ_MISS", "TCP30", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP30_PERF_SEL_TCP_TA_REQ_STALL", "TCP30", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP30_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP30", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP30_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP30", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP30_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP30", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp31CountersGfx12 = {
        {9, "TCP31_PERF_SEL_REQ", "TCP31", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP31_PERF_SEL_REQ_MISS", "TCP31", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP31_PERF_SEL_TCP_TA_REQ_STALL", "TCP31", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP31_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP31", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP31_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP31", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP31_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP31", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp32CountersGfx12 = {
        {9, "TCP32_PERF_SEL_REQ", "TCP32", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP32_PERF_SEL_REQ_MISS", "TCP32", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP32_PERF_SEL_TCP_TA_REQ_STALL", "TCP32", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP32_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP32", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP32_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP32", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP32_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP32", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp33CountersGfx12 = {
        {9, "TCP33_PERF_SEL_REQ", "TCP33", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP33_PERF_SEL_REQ_MISS", "TCP33", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP33_PERF_SEL_TCP_TA_REQ_STALL", "TCP33", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP33_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP33", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP33_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP33", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP33_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP33", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp34CountersGfx12 = {
        {9, "TCP34_PERF_SEL_REQ", "TCP34", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP34_PERF_SEL_REQ_MISS", "TCP34", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP34_PERF_SEL_TCP_TA_REQ_STALL", "TCP34", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP34_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP34", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP34_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP34", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP34_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP34", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp35CountersGfx12 = {
        {9, "TCP35_PERF_SEL_REQ", "TCP35", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP35_PERF_SEL_REQ_MISS", "TCP35", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP35_PERF_SEL_TCP_TA_REQ_STALL", "TCP35", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP35_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP35", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP35_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP35", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP35_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP35", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp36CountersGfx12 = {
        {9, "TCP36_PERF_SEL_REQ", "TCP36", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP36_PERF_SEL_REQ_MISS", "TCP36", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP36_PERF_SEL_TCP_TA_REQ_STALL", "TCP36", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP36_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP36", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP36_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP36", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP36_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP36", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp37CountersGfx12 = {
        {9, "TCP37_PERF_SEL_REQ", "TCP37", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP37_PERF_SEL_REQ_MISS", "TCP37", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP37_PERF_SEL_TCP_TA_REQ_STALL", "TCP37", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP37_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP37", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP37_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP37", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP37_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP37", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp38CountersGfx12 = {
        {9, "TCP38_PERF_SEL_REQ", "TCP38", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP38_PERF_SEL_REQ_MISS", "TCP38", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP38_PERF_SEL_TCP_TA_REQ_STALL", "TCP38", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP38_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP38", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP38_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP38", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP38_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP38", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp39CountersGfx12 = {
        {9, "TCP39_PERF_SEL_REQ", "TCP39", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP39_PERF_SEL_REQ_MISS", "TCP39", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP39_PERF_SEL_TCP_TA_REQ_STALL", "TCP39", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP39_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP39", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP39_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP39", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP39_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP39", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp40CountersGfx12 = {
        {9, "TCP40_PERF_SEL_REQ", "TCP40", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP40_PERF_SEL_REQ_MISS", "TCP40", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP40_PERF_SEL_TCP_TA_REQ_STALL", "TCP40", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP40_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP40", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP40_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP40", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP40_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP40", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp41CountersGfx12 = {
        {9, "TCP41_PERF_SEL_REQ", "TCP41", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP41_PERF_SEL_REQ_MISS", "TCP41", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP41_PERF_SEL_TCP_TA_REQ_STALL", "TCP41", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP41_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP41", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP41_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP41", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP41_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP41", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp42CountersGfx12 = {
        {9, "TCP42_PERF_SEL_REQ", "TCP42", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP42_PERF_SEL_REQ_MISS", "TCP42", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP42_PERF_SEL_TCP_TA_REQ_STALL", "TCP42", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP42_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP42", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP42_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP42", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP42_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP42", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp43CountersGfx12 = {
        {9, "TCP43_PERF_SEL_REQ", "TCP43", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP43_PERF_SEL_REQ_MISS", "TCP43", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP43_PERF_SEL_TCP_TA_REQ_STALL", "TCP43", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP43_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP43", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP43_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP43", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP43_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP43", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp44CountersGfx12 = {
        {9, "TCP44_PERF_SEL_REQ", "TCP44", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP44_PERF_SEL_REQ_MISS", "TCP44", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP44_PERF_SEL_TCP_TA_REQ_STALL", "TCP44", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP44_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP44", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP44_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP44", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP44_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP44", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp45CountersGfx12 = {
        {9, "TCP45_PERF_SEL_REQ", "TCP45", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP45_PERF_SEL_REQ_MISS", "TCP45", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP45_PERF_SEL_TCP_TA_REQ_STALL", "TCP45", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP45_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP45", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP45_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP45", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP45_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP45", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp46CountersGfx12 = {
        {9, "TCP46_PERF_SEL_REQ", "TCP46", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP46_PERF_SEL_REQ_MISS", "TCP46", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP46_PERF_SEL_TCP_TA_REQ_STALL", "TCP46", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP46_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP46", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP46_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP46", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP46_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP46", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp47CountersGfx12 = {
        {9, "TCP47_PERF_SEL_REQ", "TCP47", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP47_PERF_SEL_REQ_MISS", "TCP47", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP47_PERF_SEL_TCP_TA_REQ_STALL", "TCP47", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP47_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP47", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP47_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP47", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP47_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP47", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp48CountersGfx12 = {
        {9, "TCP48_PERF_SEL_REQ", "TCP48", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP48_PERF_SEL_REQ_MISS", "TCP48", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP48_PERF_SEL_TCP_TA_REQ_STALL", "TCP48", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP48_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP48", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP48_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP48", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP48_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP48", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp49CountersGfx12 = {
        {9, "TCP49_PERF_SEL_REQ", "TCP49", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP49_PERF_SEL_REQ_MISS", "TCP49", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP49_PERF_SEL_TCP_TA_REQ_STALL", "TCP49", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP49_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP49", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP49_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP49", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP49_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP49", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp50CountersGfx12 = {
        {9, "TCP50_PERF_SEL_REQ", "TCP50", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP50_PERF_SEL_REQ_MISS", "TCP50", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP50_PERF_SEL_TCP_TA_REQ_STALL", "TCP50", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP50_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP50", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP50_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP50", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP50_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP50", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp51CountersGfx12 = {
        {9, "TCP51_PERF_SEL_REQ", "TCP51", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP51_PERF_SEL_REQ_MISS", "TCP51", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP51_PERF_SEL_TCP_TA_REQ_STALL", "TCP51", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP51_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP51", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP51_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP51", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP51_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP51", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp52CountersGfx12 = {
        {9, "TCP52_PERF_SEL_REQ", "TCP52", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP52_PERF_SEL_REQ_MISS", "TCP52", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP52_PERF_SEL_TCP_TA_REQ_STALL", "TCP52", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP52_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP52", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP52_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP52", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP52_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP52", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp53CountersGfx12 = {
        {9, "TCP53_PERF_SEL_REQ", "TCP53", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP53_PERF_SEL_REQ_MISS", "TCP53", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP53_PERF_SEL_TCP_TA_REQ_STALL", "TCP53", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP53_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP53", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP53_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP53", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP53_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP53", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp54CountersGfx12 = {
        {9, "TCP54_PERF_SEL_REQ", "TCP54", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP54_PERF_SEL_REQ_MISS", "TCP54", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP54_PERF_SEL_TCP_TA_REQ_STALL", "TCP54", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP54_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP54", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP54_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP54", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP54_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP54", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp55CountersGfx12 = {
        {9, "TCP55_PERF_SEL_REQ", "TCP55", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP55_PERF_SEL_REQ_MISS", "TCP55", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP55_PERF_SEL_TCP_TA_REQ_STALL", "TCP55", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP55_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP55", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP55_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP55", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP55_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP55", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp56CountersGfx12 = {
        {9, "TCP56_PERF_SEL_REQ", "TCP56", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP56_PERF_SEL_REQ_MISS", "TCP56", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP56_PERF_SEL_TCP_TA_REQ_STALL", "TCP56", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP56_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP56", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP56_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP56", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP56_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP56", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp57CountersGfx12 = {
        {9, "TCP57_PERF_SEL_REQ", "TCP57", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP57_PERF_SEL_REQ_MISS", "TCP57", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP57_PERF_SEL_TCP_TA_REQ_STALL", "TCP57", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP57_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP57", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP57_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP57", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP57_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP57", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp58CountersGfx12 = {
        {9, "TCP58_PERF_SEL_REQ", "TCP58", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP58_PERF_SEL_REQ_MISS", "TCP58", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP58_PERF_SEL_TCP_TA_REQ_STALL", "TCP58", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP58_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP58", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP58_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP58", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP58_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP58", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp59CountersGfx12 = {
        {9, "TCP59_PERF_SEL_REQ", "TCP59", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP59_PERF_SEL_REQ_MISS", "TCP59", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP59_PERF_SEL_TCP_TA_REQ_STALL", "TCP59", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP59_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP59", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP59_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP59", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP59_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP59", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp60CountersGfx12 = {
        {9, "TCP60_PERF_SEL_REQ", "TCP60", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP60_PERF_SEL_REQ_MISS", "TCP60", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP60_PERF_SEL_TCP_TA_REQ_STALL", "TCP60", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP60_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP60", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP60_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP60", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP60_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP60", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp61CountersGfx12 = {
        {9, "TCP61_PERF_SEL_REQ", "TCP61", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP61_PERF_SEL_REQ_MISS", "TCP61", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP61_PERF_SEL_TCP_TA_REQ_STALL", "TCP61", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP61_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP61", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP61_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP61", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP61_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP61", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp62CountersGfx12 = {
        {9, "TCP62_PERF_SEL_REQ", "TCP62", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP62_PERF_SEL_REQ_MISS", "TCP62", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP62_PERF_SEL_TCP_TA_REQ_STALL", "TCP62", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP62_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP62", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP62_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP62", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP62_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP62", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kTcp63CountersGfx12 = {
        {9, "TCP63_PERF_SEL_REQ", "TCP63", "Total cache line accesses", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "TCP63_PERF_SEL_REQ_MISS", "TCP63", "Total cache requests that missed", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "TCP63_PERF_SEL_TCP_TA_REQ_STALL", "TCP63", "TCP stalls TA req interface.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "TCP63_PERF_SEL_READ_TAGCONFLICT_STALL", "TCP63", "Tag conflict stall on a read", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "TCP63_PERF_SEL_WRITE_TAGCONFLICT_STALL", "TCP63", "Tag conflict stall on a write", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "TCP63_PERF_SEL_ATOMIC_TAGCONFLICT_STALL", "TCP63", "Tag conflict stall on an atomic", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSpi0CountersGfx12 = {
        {2, "SPI0_PERF_GS_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SPI0_PERF_GS_WAVE", "SPI0", "Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SPI0_PERF_HS_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SPI0_PERF_HS_WAVE", "SPI0", "Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {38, "SPI0_PERF_CSGN_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH)., Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "SPI0_PERF_CSGN_NUM_THREADGROUPS", "SPI0", "Number of threadgroups launched, Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "SPI0_PERF_CSGN_WAVE", "SPI0", "Number of waves, Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SPI0_PERF_CSN_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH). Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SPI0_PERF_CSN_NUM_THREADGROUPS", "SPI0", "Number of threadgroups launched. Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SPI0_PERF_CSN_WAVE", "SPI0", "Number of waves. Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "SPI0_PERF_PS0_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH) , PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {58, "SPI0_PERF_PS1_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH) , PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {59, "SPI0_PERF_PS2_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH) , PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "SPI0_PERF_PS3_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH) , PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "SPI0_PERF_PS0_WAVE", "SPI0", "Number of waves ,PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {74, "SPI0_PERF_PS1_WAVE", "SPI0", "Number of waves ,PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {75, "SPI0_PERF_PS2_WAVE", "SPI0", "Number of waves ,PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {76, "SPI0_PERF_PS3_WAVE", "SPI0", "Number of waves ,PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {155, "SPI0_PERF_RA_TMP_STALL_PS", "SPI0", "Cycles where ps wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {156, "SPI0_PERF_RA_TMP_STALL_GS", "SPI0", "Cycles where gs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {157, "SPI0_PERF_RA_TMP_STALL_HS", "SPI0", "Cycles where hs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {158, "SPI0_PERF_RA_TMP_STALL_CSG", "SPI0", "Cycles where csg wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "SPI0_PERF_RA_WAVE_SIMD_FULL_PS", "SPI0", "Sum of SIMD where WAVE resource full when !ps_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "SPI0_PERF_RA_WAVE_SIMD_FULL_GS", "SPI0", "Sum of SIMD where WAVE resource full when !gs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "SPI0_PERF_RA_WAVE_SIMD_FULL_HS", "SPI0", "Sum of SIMD where WAVE can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {163, "SPI0_PERF_RA_WAVE_SIMD_FULL_CSG", "SPI0", "Sum of SIMD where WAVE can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {165, "SPI0_PERF_RA_VGPR_SIMD_FULL_PS", "SPI0", "Sum of SIMD where VGPR can't take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {166, "SPI0_PERF_RA_VGPR_SIMD_FULL_GS", "SPI0", "Sum of SIMD where VGPR can't take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {167, "SPI0_PERF_RA_VGPR_SIMD_FULL_HS", "SPI0", "Sum of SIMD where VGPR can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {168, "SPI0_PERF_RA_VGPR_SIMD_FULL_CSG", "SPI0", "Sum of SIMD where VGPR can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {170, "SPI0_PERF_RA_LDS_CU_FULL_PS", "SPI0", "Sum of CU where LDS can't take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {171, "SPI0_PERF_RA_LDS_CU_FULL_HS", "SPI0", "Sum of CU where LDS can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {172, "SPI0_PERF_RA_LDS_CU_FULL_GS", "SPI0", "Sum of CU where LDS can't take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {173, "SPI0_PERF_RA_LDS_CU_FULL_CSG", "SPI0", "Sum of CU where LDS can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "SPI0_PERF_RA_BAR_CU_FULL_HS", "SPI0", "Sum of CU where BARRIER can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "SPI0_PERF_RA_BAR_CU_FULL_CSG", "SPI0", "Sum of CU where BARRIER can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {182, "SPI0_PERF_RA_TGLIM_CU_FULL_CSG", "SPI0", "Cycles where csg wants to req but all CU are at tg_limit", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSpi1CountersGfx12 = {
        {2, "SPI1_PERF_GS_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SPI1_PERF_GS_WAVE", "SPI1", "Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SPI1_PERF_HS_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SPI1_PERF_HS_WAVE", "SPI1", "Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {38, "SPI1_PERF_CSGN_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH)., Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "SPI1_PERF_CSGN_NUM_THREADGROUPS", "SPI1", "Number of threadgroups launched, Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "SPI1_PERF_CSGN_WAVE", "SPI1", "Number of waves, Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SPI1_PERF_CSN_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH). Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SPI1_PERF_CSN_NUM_THREADGROUPS", "SPI1", "Number of threadgroups launched. Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SPI1_PERF_CSN_WAVE", "SPI1", "Number of waves. Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "SPI1_PERF_PS0_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH) , PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {58, "SPI1_PERF_PS1_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH) , PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {59, "SPI1_PERF_PS2_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH) , PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "SPI1_PERF_PS3_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH) , PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "SPI1_PERF_PS0_WAVE", "SPI1", "Number of waves ,PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {74, "SPI1_PERF_PS1_WAVE", "SPI1", "Number of waves ,PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {75, "SPI1_PERF_PS2_WAVE", "SPI1", "Number of waves ,PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {76, "SPI1_PERF_PS3_WAVE", "SPI1", "Number of waves ,PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {155, "SPI1_PERF_RA_TMP_STALL_PS", "SPI1", "Cycles where ps wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {156, "SPI1_PERF_RA_TMP_STALL_GS", "SPI1", "Cycles where gs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {157, "SPI1_PERF_RA_TMP_STALL_HS", "SPI1", "Cycles where hs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {158, "SPI1_PERF_RA_TMP_STALL_CSG", "SPI1", "Cycles where csg wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "SPI1_PERF_RA_WAVE_SIMD_FULL_PS", "SPI1", "Sum of SIMD where WAVE resource full when !ps_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "SPI1_PERF_RA_WAVE_SIMD_FULL_GS", "SPI1", "Sum of SIMD where WAVE resource full when !gs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "SPI1_PERF_RA_WAVE_SIMD_FULL_HS", "SPI1", "Sum of SIMD where WAVE can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {163, "SPI1_PERF_RA_WAVE_SIMD_FULL_CSG", "SPI1", "Sum of SIMD where WAVE can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {165, "SPI1_PERF_RA_VGPR_SIMD_FULL_PS", "SPI1", "Sum of SIMD where VGPR can't take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {166, "SPI1_PERF_RA_VGPR_SIMD_FULL_GS", "SPI1", "Sum of SIMD where VGPR can't take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {167, "SPI1_PERF_RA_VGPR_SIMD_FULL_HS", "SPI1", "Sum of SIMD where VGPR can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {168, "SPI1_PERF_RA_VGPR_SIMD_FULL_CSG", "SPI1", "Sum of SIMD where VGPR can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {170, "SPI1_PERF_RA_LDS_CU_FULL_PS", "SPI1", "Sum of CU where LDS can't take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {171, "SPI1_PERF_RA_LDS_CU_FULL_HS", "SPI1", "Sum of CU where LDS can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {172, "SPI1_PERF_RA_LDS_CU_FULL_GS", "SPI1", "Sum of CU where LDS can't take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {173, "SPI1_PERF_RA_LDS_CU_FULL_CSG", "SPI1", "Sum of CU where LDS can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "SPI1_PERF_RA_BAR_CU_FULL_HS", "SPI1", "Sum of CU where BARRIER can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "SPI1_PERF_RA_BAR_CU_FULL_CSG", "SPI1", "Sum of CU where BARRIER can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {182, "SPI1_PERF_RA_TGLIM_CU_FULL_CSG", "SPI1", "Cycles where csg wants to req but all CU are at tg_limit", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSpi2CountersGfx12 = {
        {2, "SPI2_PERF_GS_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SPI2_PERF_GS_WAVE", "SPI2", "Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SPI2_PERF_HS_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SPI2_PERF_HS_WAVE", "SPI2", "Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {38, "SPI2_PERF_CSGN_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH)., Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "SPI2_PERF_CSGN_NUM_THREADGROUPS", "SPI2", "Number of threadgroups launched, Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "SPI2_PERF_CSGN_WAVE", "SPI2", "Number of waves, Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SPI2_PERF_CSN_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH). Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SPI2_PERF_CSN_NUM_THREADGROUPS", "SPI2", "Number of threadgroups launched. Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SPI2_PERF_CSN_WAVE", "SPI2", "Number of waves. Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "SPI2_PERF_PS0_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH) , PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {58, "SPI2_PERF_PS1_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH) , PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {59, "SPI2_PERF_PS2_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH) , PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "SPI2_PERF_PS3_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH) , PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "SPI2_PERF_PS0_WAVE", "SPI2", "Number of waves ,PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {74, "SPI2_PERF_PS1_WAVE", "SPI2", "Number of waves ,PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {75, "SPI2_PERF_PS2_WAVE", "SPI2", "Number of waves ,PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {76, "SPI2_PERF_PS3_WAVE", "SPI2", "Number of waves ,PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {155, "SPI2_PERF_RA_TMP_STALL_PS", "SPI2", "Cycles where ps wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {156, "SPI2_PERF_RA_TMP_STALL_GS", "SPI2", "Cycles where gs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {157, "SPI2_PERF_RA_TMP_STALL_HS", "SPI2", "Cycles where hs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {158, "SPI2_PERF_RA_TMP_STALL_CSG", "SPI2", "Cycles where csg wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "SPI2_PERF_RA_WAVE_SIMD_FULL_PS", "SPI2", "Sum of SIMD where WAVE resource full when !ps_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "SPI2_PERF_RA_WAVE_SIMD_FULL_GS", "SPI2", "Sum of SIMD where WAVE resource full when !gs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "SPI2_PERF_RA_WAVE_SIMD_FULL_HS", "SPI2", "Sum of SIMD where WAVE can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {163, "SPI2_PERF_RA_WAVE_SIMD_FULL_CSG", "SPI2", "Sum of SIMD where WAVE can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {165, "SPI2_PERF_RA_VGPR_SIMD_FULL_PS", "SPI2", "Sum of SIMD where VGPR can't take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {166, "SPI2_PERF_RA_VGPR_SIMD_FULL_GS", "SPI2", "Sum of SIMD where VGPR can't take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {167, "SPI2_PERF_RA_VGPR_SIMD_FULL_HS", "SPI2", "Sum of SIMD where VGPR can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {168, "SPI2_PERF_RA_VGPR_SIMD_FULL_CSG", "SPI2", "Sum of SIMD where VGPR can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {170, "SPI2_PERF_RA_LDS_CU_FULL_PS", "SPI2", "Sum of CU where LDS can't take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {171, "SPI2_PERF_RA_LDS_CU_FULL_HS", "SPI2", "Sum of CU where LDS can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {172, "SPI2_PERF_RA_LDS_CU_FULL_GS", "SPI2", "Sum of CU where LDS can't take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {173, "SPI2_PERF_RA_LDS_CU_FULL_CSG", "SPI2", "Sum of CU where LDS can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "SPI2_PERF_RA_BAR_CU_FULL_HS", "SPI2", "Sum of CU where BARRIER can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "SPI2_PERF_RA_BAR_CU_FULL_CSG", "SPI2", "Sum of CU where BARRIER can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {182, "SPI2_PERF_RA_TGLIM_CU_FULL_CSG", "SPI2", "Cycles where csg wants to req but all CU are at tg_limit", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSpi3CountersGfx12 = {
        {2, "SPI3_PERF_GS_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SPI3_PERF_GS_WAVE", "SPI3", "Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SPI3_PERF_HS_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SPI3_PERF_HS_WAVE", "SPI3", "Number of waves.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {38, "SPI3_PERF_CSGN_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH)., Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {39, "SPI3_PERF_CSGN_NUM_THREADGROUPS", "SPI3", "Number of threadgroups launched, Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {42, "SPI3_PERF_CSGN_WAVE", "SPI3", "Number of waves, Requires SPI_DEBUG_CNTL.DEBUG_GFX_PIPE_SEL to select source, DEBUG_GFX_PIPE_SEL = 0 , source is CSG PIPE0; DEBUG_GFX_PIPE_SEL = 1 , source is CSG PIPE1; default , source is CSG PIPE0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SPI3_PERF_CSN_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH). Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SPI3_PERF_CSN_NUM_THREADGROUPS", "SPI3", "Number of threadgroups launched. Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SPI3_PERF_CSN_WAVE", "SPI3", "Number of waves. Requires SPI_DEBUG_CNTL.DEBUG_PIPE_SEL to select source, DEBUG_PIPE_SEL = 0 , source is CS0; DEBUG_PIPE_SEL = 1 , source is CS1; DEBUG_PIPE_SEL = 2 , source is CS2; DEBUG_PIPE_SEL = 3 , source is CS3; DEBUG_PIPE_SEL = 4 , source is CS4; DEBUG_PIPE_SEL = 5 , source is CS5; DEBUG_PIPE_SEL = 6 , source is CS6; DEBUG_PIPE_SEL = 7 , source is CS7; default , source is CS0;", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "SPI3_PERF_PS0_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH) , PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {58, "SPI3_PERF_PS1_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH) , PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {59, "SPI3_PERF_PS2_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH) , PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "SPI3_PERF_PS3_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH) , PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "SPI3_PERF_PS0_WAVE", "SPI3", "Number of waves ,PACKER0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {74, "SPI3_PERF_PS1_WAVE", "SPI3", "Number of waves ,PACKER1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {75, "SPI3_PERF_PS2_WAVE", "SPI3", "Number of waves ,PACKER2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {76, "SPI3_PERF_PS3_WAVE", "SPI3", "Number of waves ,PACKER3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {155, "SPI3_PERF_RA_TMP_STALL_PS", "SPI3", "Cycles where ps wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {156, "SPI3_PERF_RA_TMP_STALL_GS", "SPI3", "Cycles where gs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {157, "SPI3_PERF_RA_TMP_STALL_HS", "SPI3", "Cycles where hs wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {158, "SPI3_PERF_RA_TMP_STALL_CSG", "SPI3", "Cycles where csg wants to req but does not fit in temp space.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {160, "SPI3_PERF_RA_WAVE_SIMD_FULL_PS", "SPI3", "Sum of SIMD where WAVE resource full when !ps_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "SPI3_PERF_RA_WAVE_SIMD_FULL_GS", "SPI3", "Sum of SIMD where WAVE resource full when !gs_fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {162, "SPI3_PERF_RA_WAVE_SIMD_FULL_HS", "SPI3", "Sum of SIMD where WAVE can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {163, "SPI3_PERF_RA_WAVE_SIMD_FULL_CSG", "SPI3", "Sum of SIMD where WAVE can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {165, "SPI3_PERF_RA_VGPR_SIMD_FULL_PS", "SPI3", "Sum of SIMD where VGPR can't take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {166, "SPI3_PERF_RA_VGPR_SIMD_FULL_GS", "SPI3", "Sum of SIMD where VGPR can't take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {167, "SPI3_PERF_RA_VGPR_SIMD_FULL_HS", "SPI3", "Sum of SIMD where VGPR can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {168, "SPI3_PERF_RA_VGPR_SIMD_FULL_CSG", "SPI3", "Sum of SIMD where VGPR can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {170, "SPI3_PERF_RA_LDS_CU_FULL_PS", "SPI3", "Sum of CU where LDS can't take ps wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {171, "SPI3_PERF_RA_LDS_CU_FULL_HS", "SPI3", "Sum of CU where LDS can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {172, "SPI3_PERF_RA_LDS_CU_FULL_GS", "SPI3", "Sum of CU where LDS can't take gs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {173, "SPI3_PERF_RA_LDS_CU_FULL_CSG", "SPI3", "Sum of CU where LDS can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "SPI3_PERF_RA_BAR_CU_FULL_HS", "SPI3", "Sum of CU where BARRIER can't take hs wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "SPI3_PERF_RA_BAR_CU_FULL_CSG", "SPI3", "Sum of CU where BARRIER can't take csg wave when !fits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {182, "SPI3_PERF_RA_TGLIM_CU_FULL_CSG", "SPI3", "Cycles where csg wants to req but all CU are at tg_limit", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqg0CountersGfx12 = {
        {19, "SQG0_PERF_SEL_WAVES", "SQG0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG0_PERF_SEL_WAVES_32", "SQG0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG0_PERF_SEL_ITEMS", "SQG0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqg1CountersGfx12 = {
        {19, "SQG1_PERF_SEL_WAVES", "SQG1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG1_PERF_SEL_WAVES_32", "SQG1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG1_PERF_SEL_ITEMS", "SQG1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqg2CountersGfx12 = {
        {19, "SQG2_PERF_SEL_WAVES", "SQG2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG2_PERF_SEL_WAVES_32", "SQG2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG2_PERF_SEL_ITEMS", "SQG2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqg3CountersGfx12 = {
        {19, "SQG3_PERF_SEL_WAVES", "SQG3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG3_PERF_SEL_WAVES_32", "SQG3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG3_PERF_SEL_ITEMS", "SQG3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgGs0CountersGfx12 = {
        {19, "SQG_GS0_PERF_SEL_WAVES", "SQG_GS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_GS0_PERF_SEL_WAVES_32", "SQG_GS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_GS0_PERF_SEL_ITEMS", "SQG_GS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgGs1CountersGfx12 = {
        {19, "SQG_GS1_PERF_SEL_WAVES", "SQG_GS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_GS1_PERF_SEL_WAVES_32", "SQG_GS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_GS1_PERF_SEL_ITEMS", "SQG_GS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgGs2CountersGfx12 = {
        {19, "SQG_GS2_PERF_SEL_WAVES", "SQG_GS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_GS2_PERF_SEL_WAVES_32", "SQG_GS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_GS2_PERF_SEL_ITEMS", "SQG_GS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgGs3CountersGfx12 = {
        {19, "SQG_GS3_PERF_SEL_WAVES", "SQG_GS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_GS3_PERF_SEL_WAVES_32", "SQG_GS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_GS3_PERF_SEL_ITEMS", "SQG_GS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgPs0CountersGfx12 = {
        {19, "SQG_PS0_PERF_SEL_WAVES", "SQG_PS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_PS0_PERF_SEL_WAVES_32", "SQG_PS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_PS0_PERF_SEL_ITEMS", "SQG_PS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgPs1CountersGfx12 = {
        {19, "SQG_PS1_PERF_SEL_WAVES", "SQG_PS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_PS1_PERF_SEL_WAVES_32", "SQG_PS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_PS1_PERF_SEL_ITEMS", "SQG_PS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgPs2CountersGfx12 = {
        {19, "SQG_PS2_PERF_SEL_WAVES", "SQG_PS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_PS2_PERF_SEL_WAVES_32", "SQG_PS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_PS2_PERF_SEL_ITEMS", "SQG_PS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgPs3CountersGfx12 = {
        {19, "SQG_PS3_PERF_SEL_WAVES", "SQG_PS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_PS3_PERF_SEL_WAVES_32", "SQG_PS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_PS3_PERF_SEL_ITEMS", "SQG_PS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgHs0CountersGfx12 = {
        {19, "SQG_HS0_PERF_SEL_WAVES", "SQG_HS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_HS0_PERF_SEL_WAVES_32", "SQG_HS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_HS0_PERF_SEL_ITEMS", "SQG_HS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgHs1CountersGfx12 = {
        {19, "SQG_HS1_PERF_SEL_WAVES", "SQG_HS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_HS1_PERF_SEL_WAVES_32", "SQG_HS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_HS1_PERF_SEL_ITEMS", "SQG_HS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgHs2CountersGfx12 = {
        {19, "SQG_HS2_PERF_SEL_WAVES", "SQG_HS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_HS2_PERF_SEL_WAVES_32", "SQG_HS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_HS2_PERF_SEL_ITEMS", "SQG_HS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgHs3CountersGfx12 = {
        {19, "SQG_HS3_PERF_SEL_WAVES", "SQG_HS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_HS3_PERF_SEL_WAVES_32", "SQG_HS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_HS3_PERF_SEL_ITEMS", "SQG_HS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgCs0CountersGfx12 = {
        {19, "SQG_CS0_PERF_SEL_WAVES", "SQG_CS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_CS0_PERF_SEL_WAVES_32", "SQG_CS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_CS0_PERF_SEL_ITEMS", "SQG_CS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgCs1CountersGfx12 = {
        {19, "SQG_CS1_PERF_SEL_WAVES", "SQG_CS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_CS1_PERF_SEL_WAVES_32", "SQG_CS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_CS1_PERF_SEL_ITEMS", "SQG_CS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgCs2CountersGfx12 = {
        {19, "SQG_CS2_PERF_SEL_WAVES", "SQG_CS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_CS2_PERF_SEL_WAVES_32", "SQG_CS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_CS2_PERF_SEL_ITEMS", "SQG_CS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqgCs3CountersGfx12 = {
        {19, "SQG_CS3_PERF_SEL_WAVES", "SQG_CS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SQG_CS3_PERF_SEL_WAVES_32", "SQG_CS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SQG_CS3_PERF_SEL_ITEMS", "SQG_CS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp0CountersGfx12 = {
        {4, "SQWGP0_SQ_PERF_SEL_WAVES", "SQWGP0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP0_SQ_PERF_SEL_WAVES_32", "SQWGP0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP0_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP0_SQ_PERF_SEL_ITEMS", "SQWGP0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP0_SQ_PERF_SEL_INSTS_FLAT", "SQWGP0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP0_SQ_PERF_SEL_INSTS_LDS", "SQWGP0", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP0_SQ_PERF_SEL_INSTS_SALU", "SQWGP0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP0_SQ_PERF_SEL_INSTS_SMEM", "SQWGP0", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP0_SQ_PERF_SEL_INSTS_VALU", "SQWGP0", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP0_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP0", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP0_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP0", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP0_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP0_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP0", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP0", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP0_SQC_PERF_SEL_ICACHE_REQ", "SQWGP0", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP0_SQC_PERF_SEL_ICACHE_HITS", "SQWGP0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP0_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP0_SQC_PERF_SEL_DCACHE_REQ", "SQWGP0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP0_SQC_PERF_SEL_DCACHE_HITS", "SQWGP0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP0_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp1CountersGfx12 = {
        {4, "SQWGP1_SQ_PERF_SEL_WAVES", "SQWGP1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP1_SQ_PERF_SEL_WAVES_32", "SQWGP1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP1_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP1_SQ_PERF_SEL_ITEMS", "SQWGP1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP1_SQ_PERF_SEL_INSTS_FLAT", "SQWGP1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP1_SQ_PERF_SEL_INSTS_LDS", "SQWGP1", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP1_SQ_PERF_SEL_INSTS_SALU", "SQWGP1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP1_SQ_PERF_SEL_INSTS_SMEM", "SQWGP1", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP1_SQ_PERF_SEL_INSTS_VALU", "SQWGP1", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP1_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP1", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP1_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP1", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP1_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP1_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP1", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP1", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP1_SQC_PERF_SEL_ICACHE_REQ", "SQWGP1", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP1_SQC_PERF_SEL_ICACHE_HITS", "SQWGP1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP1_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP1_SQC_PERF_SEL_DCACHE_REQ", "SQWGP1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP1_SQC_PERF_SEL_DCACHE_HITS", "SQWGP1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP1_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp2CountersGfx12 = {
        {4, "SQWGP2_SQ_PERF_SEL_WAVES", "SQWGP2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP2_SQ_PERF_SEL_WAVES_32", "SQWGP2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP2_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP2_SQ_PERF_SEL_ITEMS", "SQWGP2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP2_SQ_PERF_SEL_INSTS_FLAT", "SQWGP2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP2_SQ_PERF_SEL_INSTS_LDS", "SQWGP2", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP2_SQ_PERF_SEL_INSTS_SALU", "SQWGP2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP2_SQ_PERF_SEL_INSTS_SMEM", "SQWGP2", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP2_SQ_PERF_SEL_INSTS_VALU", "SQWGP2", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP2_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP2", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP2_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP2", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP2_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP2_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP2", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP2", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP2_SQC_PERF_SEL_ICACHE_REQ", "SQWGP2", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP2_SQC_PERF_SEL_ICACHE_HITS", "SQWGP2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP2_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP2_SQC_PERF_SEL_DCACHE_REQ", "SQWGP2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP2_SQC_PERF_SEL_DCACHE_HITS", "SQWGP2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP2_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp3CountersGfx12 = {
        {4, "SQWGP3_SQ_PERF_SEL_WAVES", "SQWGP3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP3_SQ_PERF_SEL_WAVES_32", "SQWGP3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP3_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP3_SQ_PERF_SEL_ITEMS", "SQWGP3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP3_SQ_PERF_SEL_INSTS_FLAT", "SQWGP3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP3_SQ_PERF_SEL_INSTS_LDS", "SQWGP3", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP3_SQ_PERF_SEL_INSTS_SALU", "SQWGP3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP3_SQ_PERF_SEL_INSTS_SMEM", "SQWGP3", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP3_SQ_PERF_SEL_INSTS_VALU", "SQWGP3", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP3_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP3", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP3_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP3", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP3_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP3_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP3", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP3", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP3_SQC_PERF_SEL_ICACHE_REQ", "SQWGP3", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP3_SQC_PERF_SEL_ICACHE_HITS", "SQWGP3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP3_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP3_SQC_PERF_SEL_DCACHE_REQ", "SQWGP3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP3_SQC_PERF_SEL_DCACHE_HITS", "SQWGP3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP3_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp4CountersGfx12 = {
        {4, "SQWGP4_SQ_PERF_SEL_WAVES", "SQWGP4", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP4_SQ_PERF_SEL_WAVES_32", "SQWGP4", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP4_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP4", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP4_SQ_PERF_SEL_ITEMS", "SQWGP4", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP4_SQ_PERF_SEL_INSTS_FLAT", "SQWGP4", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP4_SQ_PERF_SEL_INSTS_LDS", "SQWGP4", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP4_SQ_PERF_SEL_INSTS_SALU", "SQWGP4", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP4_SQ_PERF_SEL_INSTS_SMEM", "SQWGP4", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP4_SQ_PERF_SEL_INSTS_VALU", "SQWGP4", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP4_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP4", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP4_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP4", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP4_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP4", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP4_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP4", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP4_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP4", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP4_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP4", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP4_SQC_PERF_SEL_ICACHE_REQ", "SQWGP4", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP4_SQC_PERF_SEL_ICACHE_HITS", "SQWGP4", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP4_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP4", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP4_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP4", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP4_SQC_PERF_SEL_DCACHE_REQ", "SQWGP4", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP4_SQC_PERF_SEL_DCACHE_HITS", "SQWGP4", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP4_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP4", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP4_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP4", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp5CountersGfx12 = {
        {4, "SQWGP5_SQ_PERF_SEL_WAVES", "SQWGP5", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP5_SQ_PERF_SEL_WAVES_32", "SQWGP5", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP5_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP5", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP5_SQ_PERF_SEL_ITEMS", "SQWGP5", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP5_SQ_PERF_SEL_INSTS_FLAT", "SQWGP5", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP5_SQ_PERF_SEL_INSTS_LDS", "SQWGP5", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP5_SQ_PERF_SEL_INSTS_SALU", "SQWGP5", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP5_SQ_PERF_SEL_INSTS_SMEM", "SQWGP5", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP5_SQ_PERF_SEL_INSTS_VALU", "SQWGP5", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP5_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP5", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP5_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP5", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP5_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP5", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP5_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP5", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP5_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP5", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP5_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP5", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP5_SQC_PERF_SEL_ICACHE_REQ", "SQWGP5", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP5_SQC_PERF_SEL_ICACHE_HITS", "SQWGP5", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP5_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP5", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP5_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP5", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP5_SQC_PERF_SEL_DCACHE_REQ", "SQWGP5", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP5_SQC_PERF_SEL_DCACHE_HITS", "SQWGP5", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP5_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP5", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP5_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP5", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp6CountersGfx12 = {
        {4, "SQWGP6_SQ_PERF_SEL_WAVES", "SQWGP6", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP6_SQ_PERF_SEL_WAVES_32", "SQWGP6", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP6_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP6", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP6_SQ_PERF_SEL_ITEMS", "SQWGP6", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP6_SQ_PERF_SEL_INSTS_FLAT", "SQWGP6", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP6_SQ_PERF_SEL_INSTS_LDS", "SQWGP6", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP6_SQ_PERF_SEL_INSTS_SALU", "SQWGP6", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP6_SQ_PERF_SEL_INSTS_SMEM", "SQWGP6", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP6_SQ_PERF_SEL_INSTS_VALU", "SQWGP6", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP6_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP6", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP6_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP6", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP6_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP6", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP6_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP6", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP6_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP6", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP6_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP6", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP6_SQC_PERF_SEL_ICACHE_REQ", "SQWGP6", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP6_SQC_PERF_SEL_ICACHE_HITS", "SQWGP6", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP6_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP6", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP6_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP6", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP6_SQC_PERF_SEL_DCACHE_REQ", "SQWGP6", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP6_SQC_PERF_SEL_DCACHE_HITS", "SQWGP6", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP6_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP6", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP6_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP6", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp7CountersGfx12 = {
        {4, "SQWGP7_SQ_PERF_SEL_WAVES", "SQWGP7", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP7_SQ_PERF_SEL_WAVES_32", "SQWGP7", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP7_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP7", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP7_SQ_PERF_SEL_ITEMS", "SQWGP7", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP7_SQ_PERF_SEL_INSTS_FLAT", "SQWGP7", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP7_SQ_PERF_SEL_INSTS_LDS", "SQWGP7", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP7_SQ_PERF_SEL_INSTS_SALU", "SQWGP7", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP7_SQ_PERF_SEL_INSTS_SMEM", "SQWGP7", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP7_SQ_PERF_SEL_INSTS_VALU", "SQWGP7", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP7_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP7", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP7_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP7", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP7_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP7", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP7_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP7", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP7_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP7", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP7_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP7", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP7_SQC_PERF_SEL_ICACHE_REQ", "SQWGP7", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP7_SQC_PERF_SEL_ICACHE_HITS", "SQWGP7", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP7_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP7", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP7_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP7", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP7_SQC_PERF_SEL_DCACHE_REQ", "SQWGP7", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP7_SQC_PERF_SEL_DCACHE_HITS", "SQWGP7", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP7_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP7", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP7_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP7", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp8CountersGfx12 = {
        {4, "SQWGP8_SQ_PERF_SEL_WAVES", "SQWGP8", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP8_SQ_PERF_SEL_WAVES_32", "SQWGP8", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP8_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP8", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP8_SQ_PERF_SEL_ITEMS", "SQWGP8", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP8_SQ_PERF_SEL_INSTS_FLAT", "SQWGP8", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP8_SQ_PERF_SEL_INSTS_LDS", "SQWGP8", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP8_SQ_PERF_SEL_INSTS_SALU", "SQWGP8", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP8_SQ_PERF_SEL_INSTS_SMEM", "SQWGP8", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP8_SQ_PERF_SEL_INSTS_VALU", "SQWGP8", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP8_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP8", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP8_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP8", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP8_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP8", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP8_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP8", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP8_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP8", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP8_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP8", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP8_SQC_PERF_SEL_ICACHE_REQ", "SQWGP8", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP8_SQC_PERF_SEL_ICACHE_HITS", "SQWGP8", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP8_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP8", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP8_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP8", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP8_SQC_PERF_SEL_DCACHE_REQ", "SQWGP8", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP8_SQC_PERF_SEL_DCACHE_HITS", "SQWGP8", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP8_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP8", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP8_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP8", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp9CountersGfx12 = {
        {4, "SQWGP9_SQ_PERF_SEL_WAVES", "SQWGP9", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP9_SQ_PERF_SEL_WAVES_32", "SQWGP9", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP9_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP9", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP9_SQ_PERF_SEL_ITEMS", "SQWGP9", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP9_SQ_PERF_SEL_INSTS_FLAT", "SQWGP9", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP9_SQ_PERF_SEL_INSTS_LDS", "SQWGP9", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP9_SQ_PERF_SEL_INSTS_SALU", "SQWGP9", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP9_SQ_PERF_SEL_INSTS_SMEM", "SQWGP9", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP9_SQ_PERF_SEL_INSTS_VALU", "SQWGP9", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP9_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP9", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP9_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP9", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP9_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP9", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP9_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP9", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP9_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP9", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP9_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP9", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP9_SQC_PERF_SEL_ICACHE_REQ", "SQWGP9", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP9_SQC_PERF_SEL_ICACHE_HITS", "SQWGP9", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP9_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP9", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP9_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP9", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP9_SQC_PERF_SEL_DCACHE_REQ", "SQWGP9", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP9_SQC_PERF_SEL_DCACHE_HITS", "SQWGP9", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP9_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP9", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP9_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP9", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp10CountersGfx12 = {
        {4, "SQWGP10_SQ_PERF_SEL_WAVES", "SQWGP10", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP10_SQ_PERF_SEL_WAVES_32", "SQWGP10", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP10_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP10", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP10_SQ_PERF_SEL_ITEMS", "SQWGP10", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP10_SQ_PERF_SEL_INSTS_FLAT", "SQWGP10", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP10_SQ_PERF_SEL_INSTS_LDS", "SQWGP10", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP10_SQ_PERF_SEL_INSTS_SALU", "SQWGP10", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP10_SQ_PERF_SEL_INSTS_SMEM", "SQWGP10", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP10_SQ_PERF_SEL_INSTS_VALU", "SQWGP10", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP10_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP10", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP10_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP10", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP10_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP10", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP10_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP10", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP10_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP10", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP10_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP10", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP10_SQC_PERF_SEL_ICACHE_REQ", "SQWGP10", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP10_SQC_PERF_SEL_ICACHE_HITS", "SQWGP10", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP10_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP10", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP10_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP10", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP10_SQC_PERF_SEL_DCACHE_REQ", "SQWGP10", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP10_SQC_PERF_SEL_DCACHE_HITS", "SQWGP10", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP10_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP10", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP10_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP10", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp11CountersGfx12 = {
        {4, "SQWGP11_SQ_PERF_SEL_WAVES", "SQWGP11", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP11_SQ_PERF_SEL_WAVES_32", "SQWGP11", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP11_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP11", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP11_SQ_PERF_SEL_ITEMS", "SQWGP11", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP11_SQ_PERF_SEL_INSTS_FLAT", "SQWGP11", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP11_SQ_PERF_SEL_INSTS_LDS", "SQWGP11", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP11_SQ_PERF_SEL_INSTS_SALU", "SQWGP11", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP11_SQ_PERF_SEL_INSTS_SMEM", "SQWGP11", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP11_SQ_PERF_SEL_INSTS_VALU", "SQWGP11", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP11_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP11", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP11_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP11", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP11_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP11", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP11_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP11", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP11_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP11", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP11_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP11", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP11_SQC_PERF_SEL_ICACHE_REQ", "SQWGP11", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP11_SQC_PERF_SEL_ICACHE_HITS", "SQWGP11", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP11_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP11", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP11_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP11", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP11_SQC_PERF_SEL_DCACHE_REQ", "SQWGP11", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP11_SQC_PERF_SEL_DCACHE_HITS", "SQWGP11", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP11_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP11", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP11_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP11", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp12CountersGfx12 = {
        {4, "SQWGP12_SQ_PERF_SEL_WAVES", "SQWGP12", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP12_SQ_PERF_SEL_WAVES_32", "SQWGP12", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP12_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP12", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP12_SQ_PERF_SEL_ITEMS", "SQWGP12", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP12_SQ_PERF_SEL_INSTS_FLAT", "SQWGP12", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP12_SQ_PERF_SEL_INSTS_LDS", "SQWGP12", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP12_SQ_PERF_SEL_INSTS_SALU", "SQWGP12", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP12_SQ_PERF_SEL_INSTS_SMEM", "SQWGP12", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP12_SQ_PERF_SEL_INSTS_VALU", "SQWGP12", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP12_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP12", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP12_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP12", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP12_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP12", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP12_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP12", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP12_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP12", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP12_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP12", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP12_SQC_PERF_SEL_ICACHE_REQ", "SQWGP12", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP12_SQC_PERF_SEL_ICACHE_HITS", "SQWGP12", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP12_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP12", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP12_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP12", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP12_SQC_PERF_SEL_DCACHE_REQ", "SQWGP12", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP12_SQC_PERF_SEL_DCACHE_HITS", "SQWGP12", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP12_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP12", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP12_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP12", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp13CountersGfx12 = {
        {4, "SQWGP13_SQ_PERF_SEL_WAVES", "SQWGP13", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP13_SQ_PERF_SEL_WAVES_32", "SQWGP13", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP13_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP13", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP13_SQ_PERF_SEL_ITEMS", "SQWGP13", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP13_SQ_PERF_SEL_INSTS_FLAT", "SQWGP13", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP13_SQ_PERF_SEL_INSTS_LDS", "SQWGP13", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP13_SQ_PERF_SEL_INSTS_SALU", "SQWGP13", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP13_SQ_PERF_SEL_INSTS_SMEM", "SQWGP13", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP13_SQ_PERF_SEL_INSTS_VALU", "SQWGP13", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP13_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP13", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP13_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP13", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP13_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP13", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP13_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP13", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP13_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP13", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP13_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP13", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP13_SQC_PERF_SEL_ICACHE_REQ", "SQWGP13", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP13_SQC_PERF_SEL_ICACHE_HITS", "SQWGP13", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP13_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP13", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP13_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP13", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP13_SQC_PERF_SEL_DCACHE_REQ", "SQWGP13", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP13_SQC_PERF_SEL_DCACHE_HITS", "SQWGP13", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP13_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP13", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP13_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP13", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp14CountersGfx12 = {
        {4, "SQWGP14_SQ_PERF_SEL_WAVES", "SQWGP14", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP14_SQ_PERF_SEL_WAVES_32", "SQWGP14", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP14_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP14", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP14_SQ_PERF_SEL_ITEMS", "SQWGP14", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP14_SQ_PERF_SEL_INSTS_FLAT", "SQWGP14", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP14_SQ_PERF_SEL_INSTS_LDS", "SQWGP14", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP14_SQ_PERF_SEL_INSTS_SALU", "SQWGP14", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP14_SQ_PERF_SEL_INSTS_SMEM", "SQWGP14", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP14_SQ_PERF_SEL_INSTS_VALU", "SQWGP14", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP14_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP14", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP14_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP14", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP14_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP14", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP14_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP14", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP14_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP14", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP14_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP14", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP14_SQC_PERF_SEL_ICACHE_REQ", "SQWGP14", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP14_SQC_PERF_SEL_ICACHE_HITS", "SQWGP14", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP14_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP14", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP14_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP14", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP14_SQC_PERF_SEL_DCACHE_REQ", "SQWGP14", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP14_SQC_PERF_SEL_DCACHE_HITS", "SQWGP14", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP14_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP14", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP14_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP14", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp15CountersGfx12 = {
        {4, "SQWGP15_SQ_PERF_SEL_WAVES", "SQWGP15", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP15_SQ_PERF_SEL_WAVES_32", "SQWGP15", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP15_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP15", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP15_SQ_PERF_SEL_ITEMS", "SQWGP15", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP15_SQ_PERF_SEL_INSTS_FLAT", "SQWGP15", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP15_SQ_PERF_SEL_INSTS_LDS", "SQWGP15", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP15_SQ_PERF_SEL_INSTS_SALU", "SQWGP15", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP15_SQ_PERF_SEL_INSTS_SMEM", "SQWGP15", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP15_SQ_PERF_SEL_INSTS_VALU", "SQWGP15", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP15_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP15", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP15_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP15", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP15_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP15", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP15_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP15", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP15_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP15", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP15_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP15", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP15_SQC_PERF_SEL_ICACHE_REQ", "SQWGP15", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP15_SQC_PERF_SEL_ICACHE_HITS", "SQWGP15", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP15_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP15", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP15_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP15", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP15_SQC_PERF_SEL_DCACHE_REQ", "SQWGP15", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP15_SQC_PERF_SEL_DCACHE_HITS", "SQWGP15", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP15_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP15", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP15_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP15", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp16CountersGfx12 = {
        {4, "SQWGP16_SQ_PERF_SEL_WAVES", "SQWGP16", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP16_SQ_PERF_SEL_WAVES_32", "SQWGP16", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP16_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP16", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP16_SQ_PERF_SEL_ITEMS", "SQWGP16", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP16_SQ_PERF_SEL_INSTS_FLAT", "SQWGP16", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP16_SQ_PERF_SEL_INSTS_LDS", "SQWGP16", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP16_SQ_PERF_SEL_INSTS_SALU", "SQWGP16", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP16_SQ_PERF_SEL_INSTS_SMEM", "SQWGP16", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP16_SQ_PERF_SEL_INSTS_VALU", "SQWGP16", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP16_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP16", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP16_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP16", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP16_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP16", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP16_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP16", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP16_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP16", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP16_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP16", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP16_SQC_PERF_SEL_ICACHE_REQ", "SQWGP16", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP16_SQC_PERF_SEL_ICACHE_HITS", "SQWGP16", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP16_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP16", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP16_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP16", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP16_SQC_PERF_SEL_DCACHE_REQ", "SQWGP16", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP16_SQC_PERF_SEL_DCACHE_HITS", "SQWGP16", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP16_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP16", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP16_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP16", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp17CountersGfx12 = {
        {4, "SQWGP17_SQ_PERF_SEL_WAVES", "SQWGP17", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP17_SQ_PERF_SEL_WAVES_32", "SQWGP17", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP17_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP17", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP17_SQ_PERF_SEL_ITEMS", "SQWGP17", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP17_SQ_PERF_SEL_INSTS_FLAT", "SQWGP17", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP17_SQ_PERF_SEL_INSTS_LDS", "SQWGP17", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP17_SQ_PERF_SEL_INSTS_SALU", "SQWGP17", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP17_SQ_PERF_SEL_INSTS_SMEM", "SQWGP17", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP17_SQ_PERF_SEL_INSTS_VALU", "SQWGP17", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP17_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP17", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP17_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP17", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP17_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP17", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP17_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP17", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP17_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP17", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP17_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP17", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP17_SQC_PERF_SEL_ICACHE_REQ", "SQWGP17", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP17_SQC_PERF_SEL_ICACHE_HITS", "SQWGP17", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP17_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP17", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP17_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP17", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP17_SQC_PERF_SEL_DCACHE_REQ", "SQWGP17", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP17_SQC_PERF_SEL_DCACHE_HITS", "SQWGP17", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP17_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP17", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP17_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP17", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp18CountersGfx12 = {
        {4, "SQWGP18_SQ_PERF_SEL_WAVES", "SQWGP18", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP18_SQ_PERF_SEL_WAVES_32", "SQWGP18", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP18_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP18", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP18_SQ_PERF_SEL_ITEMS", "SQWGP18", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP18_SQ_PERF_SEL_INSTS_FLAT", "SQWGP18", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP18_SQ_PERF_SEL_INSTS_LDS", "SQWGP18", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP18_SQ_PERF_SEL_INSTS_SALU", "SQWGP18", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP18_SQ_PERF_SEL_INSTS_SMEM", "SQWGP18", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP18_SQ_PERF_SEL_INSTS_VALU", "SQWGP18", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP18_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP18", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP18_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP18", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP18_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP18", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP18_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP18", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP18_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP18", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP18_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP18", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP18_SQC_PERF_SEL_ICACHE_REQ", "SQWGP18", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP18_SQC_PERF_SEL_ICACHE_HITS", "SQWGP18", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP18_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP18", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP18_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP18", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP18_SQC_PERF_SEL_DCACHE_REQ", "SQWGP18", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP18_SQC_PERF_SEL_DCACHE_HITS", "SQWGP18", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP18_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP18", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP18_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP18", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp19CountersGfx12 = {
        {4, "SQWGP19_SQ_PERF_SEL_WAVES", "SQWGP19", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP19_SQ_PERF_SEL_WAVES_32", "SQWGP19", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP19_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP19", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP19_SQ_PERF_SEL_ITEMS", "SQWGP19", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP19_SQ_PERF_SEL_INSTS_FLAT", "SQWGP19", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP19_SQ_PERF_SEL_INSTS_LDS", "SQWGP19", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP19_SQ_PERF_SEL_INSTS_SALU", "SQWGP19", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP19_SQ_PERF_SEL_INSTS_SMEM", "SQWGP19", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP19_SQ_PERF_SEL_INSTS_VALU", "SQWGP19", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP19_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP19", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP19_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP19", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP19_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP19", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP19_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP19", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP19_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP19", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP19_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP19", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP19_SQC_PERF_SEL_ICACHE_REQ", "SQWGP19", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP19_SQC_PERF_SEL_ICACHE_HITS", "SQWGP19", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP19_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP19", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP19_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP19", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP19_SQC_PERF_SEL_DCACHE_REQ", "SQWGP19", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP19_SQC_PERF_SEL_DCACHE_HITS", "SQWGP19", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP19_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP19", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP19_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP19", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp20CountersGfx12 = {
        {4, "SQWGP20_SQ_PERF_SEL_WAVES", "SQWGP20", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP20_SQ_PERF_SEL_WAVES_32", "SQWGP20", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP20_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP20", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP20_SQ_PERF_SEL_ITEMS", "SQWGP20", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP20_SQ_PERF_SEL_INSTS_FLAT", "SQWGP20", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP20_SQ_PERF_SEL_INSTS_LDS", "SQWGP20", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP20_SQ_PERF_SEL_INSTS_SALU", "SQWGP20", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP20_SQ_PERF_SEL_INSTS_SMEM", "SQWGP20", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP20_SQ_PERF_SEL_INSTS_VALU", "SQWGP20", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP20_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP20", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP20_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP20", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP20_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP20", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP20_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP20", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP20_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP20", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP20_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP20", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP20_SQC_PERF_SEL_ICACHE_REQ", "SQWGP20", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP20_SQC_PERF_SEL_ICACHE_HITS", "SQWGP20", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP20_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP20", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP20_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP20", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP20_SQC_PERF_SEL_DCACHE_REQ", "SQWGP20", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP20_SQC_PERF_SEL_DCACHE_HITS", "SQWGP20", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP20_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP20", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP20_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP20", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp21CountersGfx12 = {
        {4, "SQWGP21_SQ_PERF_SEL_WAVES", "SQWGP21", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP21_SQ_PERF_SEL_WAVES_32", "SQWGP21", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP21_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP21", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP21_SQ_PERF_SEL_ITEMS", "SQWGP21", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP21_SQ_PERF_SEL_INSTS_FLAT", "SQWGP21", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP21_SQ_PERF_SEL_INSTS_LDS", "SQWGP21", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP21_SQ_PERF_SEL_INSTS_SALU", "SQWGP21", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP21_SQ_PERF_SEL_INSTS_SMEM", "SQWGP21", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP21_SQ_PERF_SEL_INSTS_VALU", "SQWGP21", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP21_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP21", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP21_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP21", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP21_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP21", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP21_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP21", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP21_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP21", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP21_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP21", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP21_SQC_PERF_SEL_ICACHE_REQ", "SQWGP21", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP21_SQC_PERF_SEL_ICACHE_HITS", "SQWGP21", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP21_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP21", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP21_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP21", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP21_SQC_PERF_SEL_DCACHE_REQ", "SQWGP21", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP21_SQC_PERF_SEL_DCACHE_HITS", "SQWGP21", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP21_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP21", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP21_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP21", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp22CountersGfx12 = {
        {4, "SQWGP22_SQ_PERF_SEL_WAVES", "SQWGP22", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP22_SQ_PERF_SEL_WAVES_32", "SQWGP22", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP22_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP22", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP22_SQ_PERF_SEL_ITEMS", "SQWGP22", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP22_SQ_PERF_SEL_INSTS_FLAT", "SQWGP22", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP22_SQ_PERF_SEL_INSTS_LDS", "SQWGP22", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP22_SQ_PERF_SEL_INSTS_SALU", "SQWGP22", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP22_SQ_PERF_SEL_INSTS_SMEM", "SQWGP22", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP22_SQ_PERF_SEL_INSTS_VALU", "SQWGP22", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP22_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP22", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP22_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP22", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP22_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP22", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP22_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP22", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP22_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP22", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP22_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP22", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP22_SQC_PERF_SEL_ICACHE_REQ", "SQWGP22", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP22_SQC_PERF_SEL_ICACHE_HITS", "SQWGP22", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP22_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP22", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP22_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP22", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP22_SQC_PERF_SEL_DCACHE_REQ", "SQWGP22", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP22_SQC_PERF_SEL_DCACHE_HITS", "SQWGP22", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP22_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP22", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP22_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP22", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp23CountersGfx12 = {
        {4, "SQWGP23_SQ_PERF_SEL_WAVES", "SQWGP23", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP23_SQ_PERF_SEL_WAVES_32", "SQWGP23", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP23_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP23", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP23_SQ_PERF_SEL_ITEMS", "SQWGP23", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP23_SQ_PERF_SEL_INSTS_FLAT", "SQWGP23", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP23_SQ_PERF_SEL_INSTS_LDS", "SQWGP23", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP23_SQ_PERF_SEL_INSTS_SALU", "SQWGP23", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP23_SQ_PERF_SEL_INSTS_SMEM", "SQWGP23", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP23_SQ_PERF_SEL_INSTS_VALU", "SQWGP23", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP23_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP23", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP23_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP23", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP23_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP23", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP23_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP23", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP23_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP23", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP23_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP23", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP23_SQC_PERF_SEL_ICACHE_REQ", "SQWGP23", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP23_SQC_PERF_SEL_ICACHE_HITS", "SQWGP23", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP23_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP23", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP23_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP23", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP23_SQC_PERF_SEL_DCACHE_REQ", "SQWGP23", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP23_SQC_PERF_SEL_DCACHE_HITS", "SQWGP23", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP23_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP23", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP23_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP23", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp24CountersGfx12 = {
        {4, "SQWGP24_SQ_PERF_SEL_WAVES", "SQWGP24", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP24_SQ_PERF_SEL_WAVES_32", "SQWGP24", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP24_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP24", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP24_SQ_PERF_SEL_ITEMS", "SQWGP24", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP24_SQ_PERF_SEL_INSTS_FLAT", "SQWGP24", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP24_SQ_PERF_SEL_INSTS_LDS", "SQWGP24", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP24_SQ_PERF_SEL_INSTS_SALU", "SQWGP24", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP24_SQ_PERF_SEL_INSTS_SMEM", "SQWGP24", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP24_SQ_PERF_SEL_INSTS_VALU", "SQWGP24", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP24_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP24", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP24_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP24", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP24_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP24", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP24_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP24", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP24_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP24", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP24_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP24", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP24_SQC_PERF_SEL_ICACHE_REQ", "SQWGP24", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP24_SQC_PERF_SEL_ICACHE_HITS", "SQWGP24", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP24_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP24", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP24_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP24", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP24_SQC_PERF_SEL_DCACHE_REQ", "SQWGP24", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP24_SQC_PERF_SEL_DCACHE_HITS", "SQWGP24", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP24_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP24", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP24_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP24", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp25CountersGfx12 = {
        {4, "SQWGP25_SQ_PERF_SEL_WAVES", "SQWGP25", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP25_SQ_PERF_SEL_WAVES_32", "SQWGP25", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP25_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP25", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP25_SQ_PERF_SEL_ITEMS", "SQWGP25", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP25_SQ_PERF_SEL_INSTS_FLAT", "SQWGP25", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP25_SQ_PERF_SEL_INSTS_LDS", "SQWGP25", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP25_SQ_PERF_SEL_INSTS_SALU", "SQWGP25", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP25_SQ_PERF_SEL_INSTS_SMEM", "SQWGP25", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP25_SQ_PERF_SEL_INSTS_VALU", "SQWGP25", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP25_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP25", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP25_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP25", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP25_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP25", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP25_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP25", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP25_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP25", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP25_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP25", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP25_SQC_PERF_SEL_ICACHE_REQ", "SQWGP25", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP25_SQC_PERF_SEL_ICACHE_HITS", "SQWGP25", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP25_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP25", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP25_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP25", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP25_SQC_PERF_SEL_DCACHE_REQ", "SQWGP25", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP25_SQC_PERF_SEL_DCACHE_HITS", "SQWGP25", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP25_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP25", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP25_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP25", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp26CountersGfx12 = {
        {4, "SQWGP26_SQ_PERF_SEL_WAVES", "SQWGP26", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP26_SQ_PERF_SEL_WAVES_32", "SQWGP26", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP26_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP26", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP26_SQ_PERF_SEL_ITEMS", "SQWGP26", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP26_SQ_PERF_SEL_INSTS_FLAT", "SQWGP26", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP26_SQ_PERF_SEL_INSTS_LDS", "SQWGP26", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP26_SQ_PERF_SEL_INSTS_SALU", "SQWGP26", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP26_SQ_PERF_SEL_INSTS_SMEM", "SQWGP26", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP26_SQ_PERF_SEL_INSTS_VALU", "SQWGP26", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP26_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP26", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP26_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP26", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP26_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP26", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP26_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP26", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP26_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP26", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP26_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP26", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP26_SQC_PERF_SEL_ICACHE_REQ", "SQWGP26", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP26_SQC_PERF_SEL_ICACHE_HITS", "SQWGP26", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP26_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP26", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP26_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP26", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP26_SQC_PERF_SEL_DCACHE_REQ", "SQWGP26", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP26_SQC_PERF_SEL_DCACHE_HITS", "SQWGP26", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP26_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP26", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP26_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP26", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp27CountersGfx12 = {
        {4, "SQWGP27_SQ_PERF_SEL_WAVES", "SQWGP27", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP27_SQ_PERF_SEL_WAVES_32", "SQWGP27", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP27_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP27", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP27_SQ_PERF_SEL_ITEMS", "SQWGP27", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP27_SQ_PERF_SEL_INSTS_FLAT", "SQWGP27", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP27_SQ_PERF_SEL_INSTS_LDS", "SQWGP27", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP27_SQ_PERF_SEL_INSTS_SALU", "SQWGP27", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP27_SQ_PERF_SEL_INSTS_SMEM", "SQWGP27", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP27_SQ_PERF_SEL_INSTS_VALU", "SQWGP27", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP27_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP27", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP27_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP27", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP27_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP27", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP27_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP27", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP27_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP27", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP27_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP27", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP27_SQC_PERF_SEL_ICACHE_REQ", "SQWGP27", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP27_SQC_PERF_SEL_ICACHE_HITS", "SQWGP27", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP27_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP27", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP27_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP27", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP27_SQC_PERF_SEL_DCACHE_REQ", "SQWGP27", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP27_SQC_PERF_SEL_DCACHE_HITS", "SQWGP27", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP27_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP27", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP27_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP27", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp28CountersGfx12 = {
        {4, "SQWGP28_SQ_PERF_SEL_WAVES", "SQWGP28", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP28_SQ_PERF_SEL_WAVES_32", "SQWGP28", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP28_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP28", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP28_SQ_PERF_SEL_ITEMS", "SQWGP28", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP28_SQ_PERF_SEL_INSTS_FLAT", "SQWGP28", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP28_SQ_PERF_SEL_INSTS_LDS", "SQWGP28", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP28_SQ_PERF_SEL_INSTS_SALU", "SQWGP28", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP28_SQ_PERF_SEL_INSTS_SMEM", "SQWGP28", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP28_SQ_PERF_SEL_INSTS_VALU", "SQWGP28", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP28_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP28", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP28_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP28", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP28_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP28", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP28_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP28", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP28_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP28", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP28_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP28", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP28_SQC_PERF_SEL_ICACHE_REQ", "SQWGP28", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP28_SQC_PERF_SEL_ICACHE_HITS", "SQWGP28", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP28_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP28", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP28_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP28", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP28_SQC_PERF_SEL_DCACHE_REQ", "SQWGP28", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP28_SQC_PERF_SEL_DCACHE_HITS", "SQWGP28", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP28_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP28", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP28_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP28", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp29CountersGfx12 = {
        {4, "SQWGP29_SQ_PERF_SEL_WAVES", "SQWGP29", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP29_SQ_PERF_SEL_WAVES_32", "SQWGP29", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP29_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP29", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP29_SQ_PERF_SEL_ITEMS", "SQWGP29", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP29_SQ_PERF_SEL_INSTS_FLAT", "SQWGP29", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP29_SQ_PERF_SEL_INSTS_LDS", "SQWGP29", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP29_SQ_PERF_SEL_INSTS_SALU", "SQWGP29", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP29_SQ_PERF_SEL_INSTS_SMEM", "SQWGP29", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP29_SQ_PERF_SEL_INSTS_VALU", "SQWGP29", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP29_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP29", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP29_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP29", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP29_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP29", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP29_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP29", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP29_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP29", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP29_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP29", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP29_SQC_PERF_SEL_ICACHE_REQ", "SQWGP29", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP29_SQC_PERF_SEL_ICACHE_HITS", "SQWGP29", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP29_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP29", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP29_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP29", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP29_SQC_PERF_SEL_DCACHE_REQ", "SQWGP29", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP29_SQC_PERF_SEL_DCACHE_HITS", "SQWGP29", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP29_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP29", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP29_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP29", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp30CountersGfx12 = {
        {4, "SQWGP30_SQ_PERF_SEL_WAVES", "SQWGP30", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP30_SQ_PERF_SEL_WAVES_32", "SQWGP30", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP30_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP30", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP30_SQ_PERF_SEL_ITEMS", "SQWGP30", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP30_SQ_PERF_SEL_INSTS_FLAT", "SQWGP30", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP30_SQ_PERF_SEL_INSTS_LDS", "SQWGP30", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP30_SQ_PERF_SEL_INSTS_SALU", "SQWGP30", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP30_SQ_PERF_SEL_INSTS_SMEM", "SQWGP30", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP30_SQ_PERF_SEL_INSTS_VALU", "SQWGP30", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP30_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP30", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP30_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP30", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP30_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP30", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP30_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP30", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP30_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP30", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP30_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP30", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP30_SQC_PERF_SEL_ICACHE_REQ", "SQWGP30", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP30_SQC_PERF_SEL_ICACHE_HITS", "SQWGP30", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP30_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP30", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP30_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP30", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP30_SQC_PERF_SEL_DCACHE_REQ", "SQWGP30", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP30_SQC_PERF_SEL_DCACHE_HITS", "SQWGP30", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP30_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP30", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP30_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP30", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgp31CountersGfx12 = {
        {4, "SQWGP31_SQ_PERF_SEL_WAVES", "SQWGP31", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP31_SQ_PERF_SEL_WAVES_32", "SQWGP31", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP31_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP31", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP31_SQ_PERF_SEL_ITEMS", "SQWGP31", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP31_SQ_PERF_SEL_INSTS_FLAT", "SQWGP31", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP31_SQ_PERF_SEL_INSTS_LDS", "SQWGP31", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP31_SQ_PERF_SEL_INSTS_SALU", "SQWGP31", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP31_SQ_PERF_SEL_INSTS_SMEM", "SQWGP31", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP31_SQ_PERF_SEL_INSTS_VALU", "SQWGP31", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP31_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP31", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP31_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP31", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP31_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP31", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP31_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP31", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP31_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP31", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP31_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP31", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP31_SQC_PERF_SEL_ICACHE_REQ", "SQWGP31", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP31_SQC_PERF_SEL_ICACHE_HITS", "SQWGP31", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP31_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP31", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP31_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP31", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP31_SQC_PERF_SEL_DCACHE_REQ", "SQWGP31", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP31_SQC_PERF_SEL_DCACHE_HITS", "SQWGP31", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP31_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP31", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP31_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP31", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs0CountersGfx12 = {
        {4, "SQWGP_GS0_SQ_PERF_SEL_WAVES", "SQWGP_GS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS0_SQ_PERF_SEL_WAVES_32", "SQWGP_GS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS0_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS0_SQ_PERF_SEL_ITEMS", "SQWGP_GS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS0_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS0_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS0", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS0_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS0_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS0", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS0_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS0", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS0_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS0", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS0_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS0", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS0_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS0_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS0", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS0", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS0_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS0", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS0_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS0_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS0_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS0_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS0_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs1CountersGfx12 = {
        {4, "SQWGP_GS1_SQ_PERF_SEL_WAVES", "SQWGP_GS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS1_SQ_PERF_SEL_WAVES_32", "SQWGP_GS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS1_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS1_SQ_PERF_SEL_ITEMS", "SQWGP_GS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS1_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS1_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS1", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS1_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS1_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS1", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS1_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS1", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS1_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS1", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS1_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS1", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS1_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS1_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS1", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS1", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS1_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS1", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS1_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS1_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS1_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS1_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS1_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs2CountersGfx12 = {
        {4, "SQWGP_GS2_SQ_PERF_SEL_WAVES", "SQWGP_GS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS2_SQ_PERF_SEL_WAVES_32", "SQWGP_GS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS2_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS2_SQ_PERF_SEL_ITEMS", "SQWGP_GS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS2_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS2_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS2", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS2_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS2_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS2", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS2_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS2", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS2_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS2", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS2_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS2", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS2_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS2_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS2", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS2", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS2_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS2", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS2_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS2_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS2_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS2_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS2_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs3CountersGfx12 = {
        {4, "SQWGP_GS3_SQ_PERF_SEL_WAVES", "SQWGP_GS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS3_SQ_PERF_SEL_WAVES_32", "SQWGP_GS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS3_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS3_SQ_PERF_SEL_ITEMS", "SQWGP_GS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS3_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS3_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS3", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS3_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS3_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS3", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS3_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS3", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS3_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS3", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS3_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS3", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS3_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS3_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS3", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS3", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS3_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS3", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS3_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS3_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS3_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS3_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS3_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs4CountersGfx12 = {
        {4, "SQWGP_GS4_SQ_PERF_SEL_WAVES", "SQWGP_GS4", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS4_SQ_PERF_SEL_WAVES_32", "SQWGP_GS4", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS4_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS4", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS4_SQ_PERF_SEL_ITEMS", "SQWGP_GS4", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS4_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS4", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS4_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS4", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS4_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS4", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS4_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS4", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS4_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS4", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS4_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS4", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS4_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS4", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS4_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS4", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS4_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS4", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS4_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS4", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS4_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS4", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS4_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS4", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS4_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS4", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS4_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS4", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS4_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS4", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS4_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS4", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS4_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS4", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS4_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS4", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS4_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS4", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs5CountersGfx12 = {
        {4, "SQWGP_GS5_SQ_PERF_SEL_WAVES", "SQWGP_GS5", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS5_SQ_PERF_SEL_WAVES_32", "SQWGP_GS5", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS5_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS5", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS5_SQ_PERF_SEL_ITEMS", "SQWGP_GS5", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS5_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS5", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS5_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS5", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS5_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS5", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS5_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS5", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS5_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS5", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS5_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS5", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS5_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS5", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS5_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS5", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS5_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS5", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS5_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS5", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS5_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS5", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS5_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS5", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS5_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS5", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS5_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS5", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS5_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS5", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS5_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS5", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS5_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS5", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS5_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS5", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS5_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS5", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs6CountersGfx12 = {
        {4, "SQWGP_GS6_SQ_PERF_SEL_WAVES", "SQWGP_GS6", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS6_SQ_PERF_SEL_WAVES_32", "SQWGP_GS6", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS6_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS6", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS6_SQ_PERF_SEL_ITEMS", "SQWGP_GS6", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS6_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS6", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS6_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS6", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS6_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS6", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS6_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS6", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS6_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS6", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS6_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS6", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS6_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS6", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS6_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS6", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS6_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS6", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS6_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS6", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS6_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS6", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS6_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS6", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS6_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS6", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS6_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS6", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS6_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS6", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS6_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS6", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS6_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS6", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS6_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS6", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS6_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS6", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs7CountersGfx12 = {
        {4, "SQWGP_GS7_SQ_PERF_SEL_WAVES", "SQWGP_GS7", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS7_SQ_PERF_SEL_WAVES_32", "SQWGP_GS7", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS7_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS7", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS7_SQ_PERF_SEL_ITEMS", "SQWGP_GS7", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS7_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS7", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS7_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS7", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS7_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS7", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS7_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS7", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS7_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS7", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS7_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS7", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS7_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS7", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS7_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS7", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS7_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS7", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS7_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS7", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS7_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS7", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS7_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS7", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS7_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS7", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS7_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS7", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS7_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS7", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS7_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS7", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS7_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS7", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS7_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS7", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS7_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS7", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs8CountersGfx12 = {
        {4, "SQWGP_GS8_SQ_PERF_SEL_WAVES", "SQWGP_GS8", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS8_SQ_PERF_SEL_WAVES_32", "SQWGP_GS8", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS8_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS8", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS8_SQ_PERF_SEL_ITEMS", "SQWGP_GS8", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS8_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS8", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS8_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS8", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS8_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS8", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS8_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS8", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS8_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS8", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS8_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS8", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS8_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS8", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS8_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS8", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS8_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS8", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS8_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS8", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS8_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS8", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS8_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS8", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS8_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS8", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS8_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS8", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS8_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS8", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS8_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS8", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS8_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS8", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS8_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS8", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS8_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS8", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs9CountersGfx12 = {
        {4, "SQWGP_GS9_SQ_PERF_SEL_WAVES", "SQWGP_GS9", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS9_SQ_PERF_SEL_WAVES_32", "SQWGP_GS9", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS9_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS9", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS9_SQ_PERF_SEL_ITEMS", "SQWGP_GS9", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS9_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS9", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS9_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS9", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS9_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS9", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS9_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS9", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS9_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS9", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS9_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS9", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS9_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS9", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS9_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS9", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS9_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS9", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS9_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS9", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS9_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS9", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS9_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS9", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS9_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS9", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS9_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS9", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS9_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS9", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS9_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS9", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS9_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS9", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS9_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS9", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS9_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS9", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs10CountersGfx12 = {
        {4, "SQWGP_GS10_SQ_PERF_SEL_WAVES", "SQWGP_GS10", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS10_SQ_PERF_SEL_WAVES_32", "SQWGP_GS10", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS10_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS10", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS10_SQ_PERF_SEL_ITEMS", "SQWGP_GS10", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS10_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS10", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS10_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS10", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS10_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS10", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS10_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS10", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS10_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS10", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS10_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS10", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS10_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS10", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS10_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS10", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS10_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS10", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS10_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS10", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS10_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS10", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS10_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS10", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS10_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS10", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS10_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS10", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS10_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS10", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS10_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS10", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS10_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS10", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS10_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS10", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS10_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS10", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs11CountersGfx12 = {
        {4, "SQWGP_GS11_SQ_PERF_SEL_WAVES", "SQWGP_GS11", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS11_SQ_PERF_SEL_WAVES_32", "SQWGP_GS11", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS11_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS11", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS11_SQ_PERF_SEL_ITEMS", "SQWGP_GS11", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS11_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS11", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS11_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS11", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS11_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS11", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS11_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS11", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS11_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS11", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS11_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS11", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS11_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS11", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS11_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS11", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS11_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS11", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS11_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS11", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS11_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS11", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS11_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS11", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS11_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS11", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS11_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS11", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS11_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS11", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS11_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS11", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS11_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS11", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS11_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS11", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS11_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS11", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs12CountersGfx12 = {
        {4, "SQWGP_GS12_SQ_PERF_SEL_WAVES", "SQWGP_GS12", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS12_SQ_PERF_SEL_WAVES_32", "SQWGP_GS12", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS12_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS12", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS12_SQ_PERF_SEL_ITEMS", "SQWGP_GS12", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS12_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS12", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS12_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS12", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS12_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS12", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS12_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS12", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS12_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS12", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS12_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS12", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS12_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS12", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS12_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS12", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS12_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS12", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS12_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS12", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS12_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS12", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS12_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS12", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS12_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS12", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS12_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS12", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS12_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS12", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS12_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS12", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS12_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS12", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS12_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS12", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS12_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS12", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs13CountersGfx12 = {
        {4, "SQWGP_GS13_SQ_PERF_SEL_WAVES", "SQWGP_GS13", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS13_SQ_PERF_SEL_WAVES_32", "SQWGP_GS13", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS13_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS13", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS13_SQ_PERF_SEL_ITEMS", "SQWGP_GS13", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS13_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS13", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS13_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS13", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS13_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS13", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS13_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS13", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS13_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS13", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS13_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS13", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS13_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS13", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS13_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS13", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS13_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS13", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS13_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS13", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS13_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS13", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS13_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS13", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS13_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS13", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS13_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS13", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS13_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS13", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS13_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS13", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS13_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS13", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS13_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS13", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS13_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS13", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs14CountersGfx12 = {
        {4, "SQWGP_GS14_SQ_PERF_SEL_WAVES", "SQWGP_GS14", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS14_SQ_PERF_SEL_WAVES_32", "SQWGP_GS14", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS14_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS14", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS14_SQ_PERF_SEL_ITEMS", "SQWGP_GS14", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS14_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS14", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS14_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS14", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS14_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS14", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS14_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS14", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS14_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS14", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS14_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS14", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS14_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS14", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS14_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS14", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS14_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS14", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS14_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS14", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS14_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS14", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS14_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS14", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS14_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS14", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS14_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS14", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS14_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS14", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS14_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS14", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS14_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS14", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS14_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS14", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS14_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS14", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs15CountersGfx12 = {
        {4, "SQWGP_GS15_SQ_PERF_SEL_WAVES", "SQWGP_GS15", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS15_SQ_PERF_SEL_WAVES_32", "SQWGP_GS15", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS15_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS15", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS15_SQ_PERF_SEL_ITEMS", "SQWGP_GS15", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS15_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS15", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS15_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS15", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS15_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS15", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS15_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS15", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS15_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS15", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS15_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS15", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS15_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS15", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS15_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS15", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS15_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS15", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS15_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS15", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS15_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS15", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS15_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS15", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS15_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS15", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS15_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS15", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS15_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS15", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS15_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS15", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS15_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS15", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS15_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS15", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS15_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS15", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs16CountersGfx12 = {
        {4, "SQWGP_GS16_SQ_PERF_SEL_WAVES", "SQWGP_GS16", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS16_SQ_PERF_SEL_WAVES_32", "SQWGP_GS16", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS16_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS16", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS16_SQ_PERF_SEL_ITEMS", "SQWGP_GS16", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS16_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS16", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS16_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS16", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS16_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS16", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS16_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS16", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS16_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS16", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS16_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS16", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS16_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS16", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS16_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS16", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS16_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS16", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS16_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS16", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS16_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS16", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS16_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS16", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS16_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS16", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS16_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS16", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS16_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS16", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS16_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS16", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS16_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS16", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS16_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS16", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS16_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS16", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs17CountersGfx12 = {
        {4, "SQWGP_GS17_SQ_PERF_SEL_WAVES", "SQWGP_GS17", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS17_SQ_PERF_SEL_WAVES_32", "SQWGP_GS17", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS17_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS17", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS17_SQ_PERF_SEL_ITEMS", "SQWGP_GS17", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS17_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS17", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS17_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS17", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS17_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS17", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS17_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS17", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS17_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS17", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS17_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS17", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS17_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS17", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS17_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS17", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS17_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS17", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS17_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS17", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS17_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS17", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS17_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS17", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS17_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS17", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS17_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS17", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS17_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS17", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS17_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS17", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS17_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS17", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS17_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS17", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS17_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS17", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs18CountersGfx12 = {
        {4, "SQWGP_GS18_SQ_PERF_SEL_WAVES", "SQWGP_GS18", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS18_SQ_PERF_SEL_WAVES_32", "SQWGP_GS18", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS18_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS18", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS18_SQ_PERF_SEL_ITEMS", "SQWGP_GS18", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS18_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS18", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS18_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS18", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS18_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS18", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS18_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS18", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS18_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS18", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS18_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS18", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS18_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS18", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS18_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS18", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS18_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS18", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS18_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS18", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS18_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS18", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS18_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS18", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS18_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS18", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS18_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS18", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS18_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS18", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS18_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS18", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS18_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS18", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS18_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS18", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS18_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS18", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs19CountersGfx12 = {
        {4, "SQWGP_GS19_SQ_PERF_SEL_WAVES", "SQWGP_GS19", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS19_SQ_PERF_SEL_WAVES_32", "SQWGP_GS19", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS19_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS19", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS19_SQ_PERF_SEL_ITEMS", "SQWGP_GS19", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS19_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS19", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS19_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS19", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS19_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS19", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS19_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS19", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS19_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS19", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS19_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS19", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS19_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS19", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS19_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS19", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS19_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS19", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS19_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS19", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS19_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS19", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS19_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS19", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS19_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS19", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS19_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS19", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS19_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS19", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS19_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS19", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS19_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS19", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS19_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS19", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS19_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS19", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs20CountersGfx12 = {
        {4, "SQWGP_GS20_SQ_PERF_SEL_WAVES", "SQWGP_GS20", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS20_SQ_PERF_SEL_WAVES_32", "SQWGP_GS20", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS20_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS20", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS20_SQ_PERF_SEL_ITEMS", "SQWGP_GS20", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS20_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS20", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS20_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS20", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS20_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS20", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS20_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS20", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS20_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS20", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS20_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS20", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS20_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS20", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS20_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS20", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS20_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS20", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS20_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS20", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS20_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS20", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS20_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS20", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS20_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS20", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS20_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS20", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS20_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS20", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS20_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS20", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS20_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS20", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS20_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS20", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS20_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS20", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs21CountersGfx12 = {
        {4, "SQWGP_GS21_SQ_PERF_SEL_WAVES", "SQWGP_GS21", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS21_SQ_PERF_SEL_WAVES_32", "SQWGP_GS21", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS21_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS21", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS21_SQ_PERF_SEL_ITEMS", "SQWGP_GS21", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS21_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS21", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS21_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS21", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS21_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS21", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS21_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS21", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS21_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS21", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS21_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS21", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS21_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS21", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS21_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS21", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS21_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS21", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS21_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS21", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS21_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS21", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS21_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS21", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS21_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS21", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS21_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS21", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS21_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS21", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS21_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS21", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS21_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS21", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS21_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS21", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS21_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS21", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs22CountersGfx12 = {
        {4, "SQWGP_GS22_SQ_PERF_SEL_WAVES", "SQWGP_GS22", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS22_SQ_PERF_SEL_WAVES_32", "SQWGP_GS22", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS22_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS22", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS22_SQ_PERF_SEL_ITEMS", "SQWGP_GS22", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS22_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS22", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS22_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS22", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS22_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS22", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS22_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS22", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS22_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS22", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS22_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS22", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS22_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS22", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS22_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS22", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS22_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS22", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS22_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS22", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS22_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS22", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS22_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS22", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS22_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS22", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS22_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS22", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS22_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS22", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS22_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS22", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS22_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS22", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS22_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS22", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS22_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS22", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs23CountersGfx12 = {
        {4, "SQWGP_GS23_SQ_PERF_SEL_WAVES", "SQWGP_GS23", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS23_SQ_PERF_SEL_WAVES_32", "SQWGP_GS23", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS23_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS23", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS23_SQ_PERF_SEL_ITEMS", "SQWGP_GS23", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS23_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS23", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS23_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS23", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS23_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS23", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS23_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS23", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS23_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS23", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS23_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS23", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS23_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS23", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS23_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS23", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS23_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS23", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS23_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS23", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS23_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS23", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS23_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS23", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS23_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS23", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS23_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS23", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS23_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS23", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS23_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS23", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS23_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS23", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS23_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS23", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS23_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS23", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs24CountersGfx12 = {
        {4, "SQWGP_GS24_SQ_PERF_SEL_WAVES", "SQWGP_GS24", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS24_SQ_PERF_SEL_WAVES_32", "SQWGP_GS24", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS24_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS24", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS24_SQ_PERF_SEL_ITEMS", "SQWGP_GS24", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS24_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS24", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS24_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS24", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS24_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS24", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS24_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS24", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS24_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS24", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS24_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS24", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS24_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS24", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS24_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS24", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS24_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS24", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS24_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS24", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS24_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS24", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS24_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS24", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS24_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS24", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS24_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS24", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS24_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS24", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS24_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS24", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS24_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS24", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS24_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS24", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS24_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS24", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs25CountersGfx12 = {
        {4, "SQWGP_GS25_SQ_PERF_SEL_WAVES", "SQWGP_GS25", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS25_SQ_PERF_SEL_WAVES_32", "SQWGP_GS25", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS25_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS25", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS25_SQ_PERF_SEL_ITEMS", "SQWGP_GS25", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS25_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS25", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS25_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS25", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS25_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS25", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS25_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS25", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS25_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS25", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS25_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS25", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS25_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS25", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS25_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS25", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS25_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS25", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS25_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS25", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS25_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS25", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS25_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS25", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS25_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS25", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS25_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS25", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS25_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS25", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS25_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS25", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS25_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS25", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS25_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS25", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS25_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS25", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs26CountersGfx12 = {
        {4, "SQWGP_GS26_SQ_PERF_SEL_WAVES", "SQWGP_GS26", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS26_SQ_PERF_SEL_WAVES_32", "SQWGP_GS26", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS26_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS26", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS26_SQ_PERF_SEL_ITEMS", "SQWGP_GS26", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS26_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS26", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS26_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS26", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS26_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS26", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS26_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS26", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS26_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS26", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS26_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS26", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS26_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS26", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS26_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS26", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS26_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS26", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS26_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS26", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS26_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS26", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS26_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS26", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS26_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS26", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS26_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS26", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS26_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS26", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS26_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS26", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS26_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS26", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS26_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS26", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS26_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS26", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs27CountersGfx12 = {
        {4, "SQWGP_GS27_SQ_PERF_SEL_WAVES", "SQWGP_GS27", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS27_SQ_PERF_SEL_WAVES_32", "SQWGP_GS27", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS27_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS27", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS27_SQ_PERF_SEL_ITEMS", "SQWGP_GS27", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS27_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS27", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS27_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS27", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS27_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS27", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS27_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS27", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS27_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS27", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS27_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS27", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS27_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS27", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS27_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS27", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS27_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS27", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS27_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS27", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS27_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS27", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS27_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS27", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS27_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS27", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS27_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS27", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS27_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS27", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS27_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS27", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS27_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS27", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS27_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS27", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS27_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS27", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs28CountersGfx12 = {
        {4, "SQWGP_GS28_SQ_PERF_SEL_WAVES", "SQWGP_GS28", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS28_SQ_PERF_SEL_WAVES_32", "SQWGP_GS28", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS28_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS28", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS28_SQ_PERF_SEL_ITEMS", "SQWGP_GS28", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS28_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS28", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS28_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS28", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS28_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS28", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS28_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS28", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS28_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS28", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS28_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS28", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS28_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS28", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS28_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS28", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS28_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS28", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS28_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS28", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS28_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS28", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS28_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS28", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS28_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS28", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS28_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS28", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS28_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS28", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS28_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS28", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS28_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS28", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS28_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS28", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS28_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS28", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs29CountersGfx12 = {
        {4, "SQWGP_GS29_SQ_PERF_SEL_WAVES", "SQWGP_GS29", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS29_SQ_PERF_SEL_WAVES_32", "SQWGP_GS29", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS29_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS29", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS29_SQ_PERF_SEL_ITEMS", "SQWGP_GS29", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS29_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS29", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS29_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS29", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS29_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS29", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS29_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS29", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS29_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS29", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS29_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS29", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS29_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS29", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS29_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS29", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS29_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS29", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS29_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS29", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS29_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS29", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS29_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS29", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS29_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS29", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS29_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS29", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS29_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS29", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS29_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS29", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS29_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS29", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS29_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS29", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS29_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS29", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs30CountersGfx12 = {
        {4, "SQWGP_GS30_SQ_PERF_SEL_WAVES", "SQWGP_GS30", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS30_SQ_PERF_SEL_WAVES_32", "SQWGP_GS30", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS30_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS30", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS30_SQ_PERF_SEL_ITEMS", "SQWGP_GS30", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS30_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS30", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS30_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS30", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS30_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS30", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS30_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS30", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS30_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS30", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS30_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS30", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS30_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS30", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS30_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS30", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS30_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS30", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS30_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS30", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS30_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS30", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS30_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS30", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS30_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS30", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS30_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS30", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS30_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS30", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS30_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS30", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS30_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS30", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS30_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS30", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS30_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS30", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpGs31CountersGfx12 = {
        {4, "SQWGP_GS31_SQ_PERF_SEL_WAVES", "SQWGP_GS31", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_GS31_SQ_PERF_SEL_WAVES_32", "SQWGP_GS31", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_GS31_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_GS31", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_GS31_SQ_PERF_SEL_ITEMS", "SQWGP_GS31", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_GS31_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_GS31", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_GS31_SQ_PERF_SEL_INSTS_LDS", "SQWGP_GS31", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_GS31_SQ_PERF_SEL_INSTS_SALU", "SQWGP_GS31", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_GS31_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_GS31", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_GS31_SQ_PERF_SEL_INSTS_VALU", "SQWGP_GS31", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_GS31_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_GS31", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_GS31_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_GS31", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_GS31_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_GS31", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_GS31_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_GS31", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_GS31_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_GS31", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_GS31_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_GS31", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_GS31_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_GS31", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_GS31_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_GS31", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_GS31_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_GS31", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_GS31_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_GS31", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_GS31_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_GS31", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_GS31_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_GS31", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_GS31_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_GS31", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_GS31_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_GS31", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs0CountersGfx12 = {
        {4, "SQWGP_PS0_SQ_PERF_SEL_WAVES", "SQWGP_PS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS0_SQ_PERF_SEL_WAVES_32", "SQWGP_PS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS0_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS0_SQ_PERF_SEL_ITEMS", "SQWGP_PS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS0_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS0_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS0", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS0_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS0_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS0", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS0_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS0", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS0_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS0", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS0_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS0", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS0_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS0_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS0", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS0", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS0_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS0", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS0_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS0_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS0_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS0_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS0_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs1CountersGfx12 = {
        {4, "SQWGP_PS1_SQ_PERF_SEL_WAVES", "SQWGP_PS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS1_SQ_PERF_SEL_WAVES_32", "SQWGP_PS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS1_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS1_SQ_PERF_SEL_ITEMS", "SQWGP_PS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS1_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS1_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS1", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS1_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS1_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS1", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS1_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS1", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS1_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS1", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS1_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS1", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS1_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS1_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS1", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS1", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS1_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS1", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS1_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS1_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS1_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS1_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS1_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs2CountersGfx12 = {
        {4, "SQWGP_PS2_SQ_PERF_SEL_WAVES", "SQWGP_PS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS2_SQ_PERF_SEL_WAVES_32", "SQWGP_PS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS2_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS2_SQ_PERF_SEL_ITEMS", "SQWGP_PS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS2_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS2_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS2", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS2_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS2_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS2", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS2_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS2", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS2_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS2", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS2_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS2", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS2_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS2_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS2", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS2", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS2_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS2", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS2_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS2_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS2_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS2_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS2_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs3CountersGfx12 = {
        {4, "SQWGP_PS3_SQ_PERF_SEL_WAVES", "SQWGP_PS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS3_SQ_PERF_SEL_WAVES_32", "SQWGP_PS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS3_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS3_SQ_PERF_SEL_ITEMS", "SQWGP_PS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS3_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS3_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS3", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS3_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS3_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS3", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS3_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS3", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS3_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS3", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS3_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS3", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS3_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS3_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS3", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS3", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS3_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS3", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS3_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS3_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS3_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS3_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS3_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs4CountersGfx12 = {
        {4, "SQWGP_PS4_SQ_PERF_SEL_WAVES", "SQWGP_PS4", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS4_SQ_PERF_SEL_WAVES_32", "SQWGP_PS4", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS4_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS4", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS4_SQ_PERF_SEL_ITEMS", "SQWGP_PS4", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS4_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS4", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS4_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS4", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS4_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS4", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS4_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS4", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS4_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS4", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS4_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS4", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS4_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS4", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS4_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS4", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS4_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS4", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS4_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS4", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS4_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS4", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS4_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS4", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS4_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS4", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS4_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS4", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS4_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS4", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS4_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS4", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS4_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS4", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS4_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS4", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS4_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS4", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs5CountersGfx12 = {
        {4, "SQWGP_PS5_SQ_PERF_SEL_WAVES", "SQWGP_PS5", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS5_SQ_PERF_SEL_WAVES_32", "SQWGP_PS5", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS5_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS5", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS5_SQ_PERF_SEL_ITEMS", "SQWGP_PS5", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS5_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS5", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS5_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS5", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS5_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS5", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS5_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS5", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS5_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS5", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS5_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS5", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS5_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS5", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS5_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS5", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS5_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS5", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS5_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS5", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS5_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS5", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS5_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS5", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS5_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS5", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS5_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS5", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS5_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS5", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS5_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS5", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS5_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS5", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS5_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS5", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS5_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS5", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs6CountersGfx12 = {
        {4, "SQWGP_PS6_SQ_PERF_SEL_WAVES", "SQWGP_PS6", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS6_SQ_PERF_SEL_WAVES_32", "SQWGP_PS6", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS6_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS6", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS6_SQ_PERF_SEL_ITEMS", "SQWGP_PS6", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS6_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS6", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS6_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS6", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS6_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS6", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS6_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS6", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS6_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS6", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS6_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS6", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS6_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS6", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS6_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS6", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS6_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS6", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS6_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS6", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS6_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS6", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS6_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS6", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS6_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS6", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS6_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS6", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS6_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS6", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS6_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS6", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS6_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS6", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS6_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS6", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS6_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS6", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs7CountersGfx12 = {
        {4, "SQWGP_PS7_SQ_PERF_SEL_WAVES", "SQWGP_PS7", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS7_SQ_PERF_SEL_WAVES_32", "SQWGP_PS7", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS7_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS7", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS7_SQ_PERF_SEL_ITEMS", "SQWGP_PS7", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS7_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS7", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS7_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS7", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS7_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS7", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS7_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS7", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS7_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS7", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS7_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS7", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS7_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS7", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS7_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS7", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS7_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS7", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS7_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS7", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS7_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS7", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS7_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS7", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS7_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS7", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS7_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS7", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS7_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS7", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS7_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS7", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS7_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS7", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS7_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS7", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS7_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS7", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs8CountersGfx12 = {
        {4, "SQWGP_PS8_SQ_PERF_SEL_WAVES", "SQWGP_PS8", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS8_SQ_PERF_SEL_WAVES_32", "SQWGP_PS8", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS8_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS8", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS8_SQ_PERF_SEL_ITEMS", "SQWGP_PS8", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS8_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS8", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS8_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS8", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS8_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS8", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS8_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS8", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS8_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS8", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS8_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS8", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS8_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS8", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS8_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS8", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS8_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS8", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS8_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS8", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS8_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS8", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS8_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS8", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS8_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS8", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS8_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS8", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS8_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS8", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS8_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS8", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS8_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS8", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS8_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS8", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS8_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS8", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs9CountersGfx12 = {
        {4, "SQWGP_PS9_SQ_PERF_SEL_WAVES", "SQWGP_PS9", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS9_SQ_PERF_SEL_WAVES_32", "SQWGP_PS9", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS9_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS9", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS9_SQ_PERF_SEL_ITEMS", "SQWGP_PS9", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS9_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS9", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS9_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS9", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS9_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS9", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS9_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS9", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS9_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS9", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS9_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS9", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS9_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS9", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS9_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS9", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS9_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS9", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS9_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS9", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS9_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS9", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS9_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS9", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS9_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS9", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS9_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS9", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS9_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS9", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS9_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS9", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS9_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS9", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS9_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS9", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS9_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS9", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs10CountersGfx12 = {
        {4, "SQWGP_PS10_SQ_PERF_SEL_WAVES", "SQWGP_PS10", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS10_SQ_PERF_SEL_WAVES_32", "SQWGP_PS10", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS10_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS10", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS10_SQ_PERF_SEL_ITEMS", "SQWGP_PS10", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS10_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS10", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS10_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS10", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS10_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS10", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS10_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS10", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS10_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS10", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS10_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS10", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS10_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS10", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS10_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS10", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS10_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS10", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS10_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS10", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS10_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS10", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS10_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS10", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS10_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS10", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS10_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS10", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS10_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS10", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS10_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS10", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS10_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS10", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS10_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS10", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS10_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS10", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs11CountersGfx12 = {
        {4, "SQWGP_PS11_SQ_PERF_SEL_WAVES", "SQWGP_PS11", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS11_SQ_PERF_SEL_WAVES_32", "SQWGP_PS11", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS11_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS11", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS11_SQ_PERF_SEL_ITEMS", "SQWGP_PS11", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS11_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS11", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS11_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS11", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS11_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS11", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS11_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS11", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS11_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS11", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS11_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS11", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS11_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS11", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS11_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS11", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS11_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS11", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS11_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS11", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS11_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS11", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS11_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS11", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS11_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS11", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS11_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS11", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS11_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS11", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS11_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS11", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS11_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS11", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS11_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS11", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS11_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS11", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs12CountersGfx12 = {
        {4, "SQWGP_PS12_SQ_PERF_SEL_WAVES", "SQWGP_PS12", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS12_SQ_PERF_SEL_WAVES_32", "SQWGP_PS12", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS12_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS12", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS12_SQ_PERF_SEL_ITEMS", "SQWGP_PS12", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS12_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS12", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS12_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS12", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS12_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS12", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS12_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS12", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS12_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS12", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS12_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS12", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS12_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS12", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS12_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS12", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS12_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS12", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS12_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS12", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS12_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS12", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS12_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS12", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS12_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS12", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS12_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS12", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS12_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS12", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS12_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS12", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS12_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS12", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS12_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS12", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS12_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS12", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs13CountersGfx12 = {
        {4, "SQWGP_PS13_SQ_PERF_SEL_WAVES", "SQWGP_PS13", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS13_SQ_PERF_SEL_WAVES_32", "SQWGP_PS13", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS13_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS13", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS13_SQ_PERF_SEL_ITEMS", "SQWGP_PS13", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS13_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS13", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS13_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS13", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS13_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS13", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS13_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS13", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS13_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS13", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS13_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS13", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS13_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS13", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS13_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS13", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS13_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS13", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS13_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS13", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS13_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS13", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS13_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS13", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS13_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS13", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS13_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS13", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS13_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS13", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS13_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS13", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS13_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS13", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS13_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS13", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS13_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS13", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs14CountersGfx12 = {
        {4, "SQWGP_PS14_SQ_PERF_SEL_WAVES", "SQWGP_PS14", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS14_SQ_PERF_SEL_WAVES_32", "SQWGP_PS14", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS14_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS14", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS14_SQ_PERF_SEL_ITEMS", "SQWGP_PS14", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS14_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS14", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS14_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS14", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS14_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS14", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS14_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS14", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS14_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS14", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS14_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS14", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS14_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS14", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS14_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS14", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS14_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS14", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS14_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS14", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS14_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS14", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS14_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS14", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS14_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS14", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS14_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS14", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS14_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS14", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS14_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS14", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS14_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS14", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS14_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS14", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS14_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS14", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs15CountersGfx12 = {
        {4, "SQWGP_PS15_SQ_PERF_SEL_WAVES", "SQWGP_PS15", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS15_SQ_PERF_SEL_WAVES_32", "SQWGP_PS15", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS15_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS15", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS15_SQ_PERF_SEL_ITEMS", "SQWGP_PS15", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS15_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS15", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS15_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS15", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS15_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS15", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS15_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS15", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS15_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS15", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS15_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS15", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS15_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS15", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS15_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS15", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS15_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS15", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS15_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS15", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS15_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS15", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS15_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS15", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS15_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS15", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS15_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS15", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS15_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS15", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS15_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS15", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS15_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS15", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS15_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS15", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS15_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS15", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs16CountersGfx12 = {
        {4, "SQWGP_PS16_SQ_PERF_SEL_WAVES", "SQWGP_PS16", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS16_SQ_PERF_SEL_WAVES_32", "SQWGP_PS16", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS16_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS16", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS16_SQ_PERF_SEL_ITEMS", "SQWGP_PS16", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS16_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS16", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS16_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS16", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS16_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS16", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS16_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS16", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS16_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS16", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS16_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS16", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS16_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS16", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS16_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS16", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS16_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS16", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS16_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS16", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS16_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS16", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS16_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS16", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS16_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS16", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS16_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS16", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS16_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS16", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS16_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS16", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS16_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS16", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS16_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS16", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS16_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS16", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs17CountersGfx12 = {
        {4, "SQWGP_PS17_SQ_PERF_SEL_WAVES", "SQWGP_PS17", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS17_SQ_PERF_SEL_WAVES_32", "SQWGP_PS17", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS17_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS17", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS17_SQ_PERF_SEL_ITEMS", "SQWGP_PS17", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS17_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS17", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS17_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS17", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS17_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS17", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS17_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS17", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS17_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS17", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS17_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS17", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS17_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS17", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS17_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS17", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS17_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS17", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS17_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS17", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS17_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS17", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS17_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS17", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS17_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS17", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS17_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS17", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS17_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS17", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS17_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS17", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS17_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS17", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS17_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS17", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS17_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS17", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs18CountersGfx12 = {
        {4, "SQWGP_PS18_SQ_PERF_SEL_WAVES", "SQWGP_PS18", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS18_SQ_PERF_SEL_WAVES_32", "SQWGP_PS18", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS18_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS18", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS18_SQ_PERF_SEL_ITEMS", "SQWGP_PS18", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS18_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS18", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS18_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS18", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS18_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS18", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS18_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS18", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS18_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS18", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS18_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS18", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS18_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS18", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS18_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS18", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS18_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS18", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS18_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS18", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS18_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS18", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS18_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS18", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS18_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS18", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS18_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS18", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS18_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS18", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS18_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS18", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS18_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS18", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS18_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS18", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS18_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS18", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs19CountersGfx12 = {
        {4, "SQWGP_PS19_SQ_PERF_SEL_WAVES", "SQWGP_PS19", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS19_SQ_PERF_SEL_WAVES_32", "SQWGP_PS19", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS19_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS19", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS19_SQ_PERF_SEL_ITEMS", "SQWGP_PS19", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS19_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS19", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS19_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS19", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS19_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS19", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS19_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS19", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS19_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS19", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS19_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS19", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS19_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS19", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS19_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS19", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS19_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS19", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS19_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS19", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS19_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS19", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS19_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS19", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS19_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS19", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS19_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS19", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS19_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS19", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS19_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS19", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS19_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS19", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS19_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS19", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS19_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS19", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs20CountersGfx12 = {
        {4, "SQWGP_PS20_SQ_PERF_SEL_WAVES", "SQWGP_PS20", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS20_SQ_PERF_SEL_WAVES_32", "SQWGP_PS20", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS20_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS20", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS20_SQ_PERF_SEL_ITEMS", "SQWGP_PS20", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS20_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS20", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS20_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS20", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS20_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS20", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS20_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS20", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS20_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS20", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS20_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS20", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS20_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS20", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS20_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS20", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS20_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS20", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS20_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS20", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS20_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS20", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS20_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS20", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS20_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS20", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS20_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS20", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS20_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS20", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS20_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS20", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS20_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS20", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS20_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS20", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS20_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS20", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs21CountersGfx12 = {
        {4, "SQWGP_PS21_SQ_PERF_SEL_WAVES", "SQWGP_PS21", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS21_SQ_PERF_SEL_WAVES_32", "SQWGP_PS21", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS21_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS21", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS21_SQ_PERF_SEL_ITEMS", "SQWGP_PS21", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS21_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS21", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS21_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS21", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS21_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS21", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS21_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS21", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS21_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS21", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS21_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS21", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS21_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS21", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS21_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS21", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS21_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS21", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS21_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS21", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS21_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS21", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS21_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS21", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS21_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS21", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS21_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS21", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS21_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS21", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS21_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS21", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS21_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS21", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS21_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS21", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS21_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS21", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs22CountersGfx12 = {
        {4, "SQWGP_PS22_SQ_PERF_SEL_WAVES", "SQWGP_PS22", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS22_SQ_PERF_SEL_WAVES_32", "SQWGP_PS22", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS22_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS22", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS22_SQ_PERF_SEL_ITEMS", "SQWGP_PS22", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS22_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS22", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS22_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS22", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS22_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS22", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS22_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS22", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS22_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS22", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS22_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS22", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS22_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS22", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS22_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS22", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS22_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS22", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS22_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS22", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS22_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS22", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS22_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS22", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS22_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS22", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS22_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS22", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS22_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS22", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS22_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS22", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS22_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS22", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS22_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS22", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS22_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS22", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs23CountersGfx12 = {
        {4, "SQWGP_PS23_SQ_PERF_SEL_WAVES", "SQWGP_PS23", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS23_SQ_PERF_SEL_WAVES_32", "SQWGP_PS23", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS23_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS23", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS23_SQ_PERF_SEL_ITEMS", "SQWGP_PS23", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS23_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS23", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS23_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS23", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS23_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS23", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS23_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS23", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS23_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS23", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS23_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS23", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS23_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS23", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS23_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS23", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS23_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS23", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS23_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS23", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS23_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS23", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS23_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS23", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS23_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS23", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS23_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS23", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS23_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS23", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS23_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS23", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS23_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS23", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS23_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS23", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS23_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS23", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs24CountersGfx12 = {
        {4, "SQWGP_PS24_SQ_PERF_SEL_WAVES", "SQWGP_PS24", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS24_SQ_PERF_SEL_WAVES_32", "SQWGP_PS24", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS24_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS24", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS24_SQ_PERF_SEL_ITEMS", "SQWGP_PS24", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS24_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS24", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS24_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS24", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS24_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS24", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS24_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS24", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS24_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS24", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS24_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS24", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS24_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS24", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS24_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS24", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS24_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS24", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS24_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS24", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS24_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS24", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS24_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS24", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS24_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS24", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS24_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS24", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS24_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS24", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS24_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS24", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS24_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS24", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS24_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS24", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS24_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS24", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs25CountersGfx12 = {
        {4, "SQWGP_PS25_SQ_PERF_SEL_WAVES", "SQWGP_PS25", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS25_SQ_PERF_SEL_WAVES_32", "SQWGP_PS25", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS25_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS25", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS25_SQ_PERF_SEL_ITEMS", "SQWGP_PS25", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS25_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS25", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS25_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS25", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS25_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS25", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS25_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS25", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS25_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS25", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS25_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS25", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS25_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS25", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS25_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS25", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS25_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS25", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS25_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS25", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS25_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS25", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS25_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS25", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS25_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS25", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS25_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS25", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS25_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS25", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS25_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS25", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS25_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS25", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS25_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS25", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS25_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS25", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs26CountersGfx12 = {
        {4, "SQWGP_PS26_SQ_PERF_SEL_WAVES", "SQWGP_PS26", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS26_SQ_PERF_SEL_WAVES_32", "SQWGP_PS26", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS26_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS26", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS26_SQ_PERF_SEL_ITEMS", "SQWGP_PS26", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS26_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS26", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS26_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS26", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS26_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS26", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS26_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS26", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS26_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS26", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS26_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS26", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS26_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS26", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS26_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS26", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS26_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS26", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS26_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS26", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS26_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS26", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS26_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS26", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS26_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS26", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS26_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS26", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS26_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS26", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS26_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS26", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS26_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS26", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS26_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS26", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS26_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS26", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs27CountersGfx12 = {
        {4, "SQWGP_PS27_SQ_PERF_SEL_WAVES", "SQWGP_PS27", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS27_SQ_PERF_SEL_WAVES_32", "SQWGP_PS27", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS27_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS27", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS27_SQ_PERF_SEL_ITEMS", "SQWGP_PS27", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS27_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS27", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS27_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS27", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS27_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS27", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS27_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS27", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS27_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS27", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS27_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS27", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS27_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS27", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS27_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS27", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS27_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS27", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS27_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS27", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS27_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS27", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS27_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS27", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS27_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS27", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS27_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS27", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS27_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS27", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS27_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS27", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS27_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS27", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS27_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS27", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS27_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS27", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs28CountersGfx12 = {
        {4, "SQWGP_PS28_SQ_PERF_SEL_WAVES", "SQWGP_PS28", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS28_SQ_PERF_SEL_WAVES_32", "SQWGP_PS28", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS28_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS28", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS28_SQ_PERF_SEL_ITEMS", "SQWGP_PS28", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS28_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS28", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS28_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS28", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS28_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS28", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS28_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS28", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS28_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS28", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS28_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS28", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS28_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS28", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS28_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS28", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS28_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS28", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS28_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS28", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS28_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS28", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS28_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS28", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS28_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS28", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS28_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS28", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS28_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS28", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS28_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS28", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS28_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS28", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS28_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS28", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS28_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS28", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs29CountersGfx12 = {
        {4, "SQWGP_PS29_SQ_PERF_SEL_WAVES", "SQWGP_PS29", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS29_SQ_PERF_SEL_WAVES_32", "SQWGP_PS29", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS29_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS29", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS29_SQ_PERF_SEL_ITEMS", "SQWGP_PS29", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS29_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS29", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS29_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS29", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS29_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS29", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS29_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS29", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS29_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS29", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS29_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS29", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS29_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS29", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS29_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS29", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS29_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS29", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS29_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS29", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS29_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS29", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS29_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS29", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS29_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS29", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS29_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS29", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS29_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS29", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS29_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS29", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS29_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS29", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS29_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS29", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS29_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS29", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs30CountersGfx12 = {
        {4, "SQWGP_PS30_SQ_PERF_SEL_WAVES", "SQWGP_PS30", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS30_SQ_PERF_SEL_WAVES_32", "SQWGP_PS30", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS30_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS30", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS30_SQ_PERF_SEL_ITEMS", "SQWGP_PS30", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS30_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS30", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS30_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS30", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS30_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS30", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS30_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS30", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS30_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS30", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS30_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS30", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS30_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS30", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS30_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS30", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS30_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS30", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS30_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS30", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS30_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS30", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS30_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS30", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS30_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS30", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS30_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS30", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS30_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS30", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS30_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS30", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS30_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS30", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS30_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS30", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS30_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS30", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpPs31CountersGfx12 = {
        {4, "SQWGP_PS31_SQ_PERF_SEL_WAVES", "SQWGP_PS31", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_PS31_SQ_PERF_SEL_WAVES_32", "SQWGP_PS31", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_PS31_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_PS31", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_PS31_SQ_PERF_SEL_ITEMS", "SQWGP_PS31", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_PS31_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_PS31", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_PS31_SQ_PERF_SEL_INSTS_LDS", "SQWGP_PS31", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_PS31_SQ_PERF_SEL_INSTS_SALU", "SQWGP_PS31", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_PS31_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_PS31", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_PS31_SQ_PERF_SEL_INSTS_VALU", "SQWGP_PS31", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_PS31_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_PS31", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_PS31_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_PS31", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_PS31_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_PS31", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_PS31_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_PS31", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_PS31_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_PS31", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_PS31_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_PS31", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_PS31_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_PS31", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_PS31_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_PS31", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_PS31_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_PS31", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_PS31_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_PS31", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_PS31_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_PS31", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_PS31_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_PS31", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_PS31_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_PS31", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_PS31_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_PS31", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs0CountersGfx12 = {
        {4, "SQWGP_HS0_SQ_PERF_SEL_WAVES", "SQWGP_HS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS0_SQ_PERF_SEL_WAVES_32", "SQWGP_HS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS0_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS0_SQ_PERF_SEL_ITEMS", "SQWGP_HS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS0_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS0_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS0", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS0_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS0_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS0", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS0_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS0", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS0_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS0", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS0_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS0", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS0_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS0_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS0", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS0", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS0_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS0", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS0_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS0_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS0_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS0_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS0_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs1CountersGfx12 = {
        {4, "SQWGP_HS1_SQ_PERF_SEL_WAVES", "SQWGP_HS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS1_SQ_PERF_SEL_WAVES_32", "SQWGP_HS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS1_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS1_SQ_PERF_SEL_ITEMS", "SQWGP_HS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS1_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS1_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS1", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS1_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS1_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS1", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS1_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS1", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS1_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS1", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS1_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS1", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS1_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS1_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS1", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS1", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS1_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS1", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS1_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS1_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS1_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS1_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS1_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs2CountersGfx12 = {
        {4, "SQWGP_HS2_SQ_PERF_SEL_WAVES", "SQWGP_HS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS2_SQ_PERF_SEL_WAVES_32", "SQWGP_HS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS2_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS2_SQ_PERF_SEL_ITEMS", "SQWGP_HS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS2_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS2_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS2", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS2_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS2_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS2", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS2_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS2", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS2_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS2", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS2_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS2", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS2_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS2_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS2", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS2", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS2_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS2", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS2_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS2_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS2_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS2_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS2_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs3CountersGfx12 = {
        {4, "SQWGP_HS3_SQ_PERF_SEL_WAVES", "SQWGP_HS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS3_SQ_PERF_SEL_WAVES_32", "SQWGP_HS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS3_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS3_SQ_PERF_SEL_ITEMS", "SQWGP_HS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS3_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS3_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS3", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS3_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS3_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS3", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS3_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS3", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS3_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS3", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS3_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS3", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS3_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS3_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS3", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS3", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS3_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS3", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS3_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS3_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS3_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS3_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS3_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs4CountersGfx12 = {
        {4, "SQWGP_HS4_SQ_PERF_SEL_WAVES", "SQWGP_HS4", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS4_SQ_PERF_SEL_WAVES_32", "SQWGP_HS4", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS4_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS4", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS4_SQ_PERF_SEL_ITEMS", "SQWGP_HS4", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS4_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS4", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS4_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS4", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS4_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS4", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS4_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS4", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS4_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS4", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS4_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS4", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS4_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS4", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS4_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS4", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS4_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS4", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS4_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS4", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS4_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS4", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS4_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS4", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS4_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS4", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS4_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS4", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS4_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS4", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS4_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS4", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS4_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS4", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS4_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS4", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS4_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS4", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs5CountersGfx12 = {
        {4, "SQWGP_HS5_SQ_PERF_SEL_WAVES", "SQWGP_HS5", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS5_SQ_PERF_SEL_WAVES_32", "SQWGP_HS5", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS5_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS5", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS5_SQ_PERF_SEL_ITEMS", "SQWGP_HS5", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS5_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS5", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS5_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS5", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS5_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS5", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS5_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS5", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS5_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS5", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS5_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS5", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS5_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS5", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS5_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS5", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS5_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS5", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS5_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS5", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS5_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS5", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS5_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS5", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS5_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS5", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS5_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS5", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS5_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS5", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS5_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS5", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS5_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS5", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS5_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS5", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS5_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS5", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs6CountersGfx12 = {
        {4, "SQWGP_HS6_SQ_PERF_SEL_WAVES", "SQWGP_HS6", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS6_SQ_PERF_SEL_WAVES_32", "SQWGP_HS6", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS6_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS6", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS6_SQ_PERF_SEL_ITEMS", "SQWGP_HS6", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS6_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS6", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS6_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS6", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS6_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS6", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS6_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS6", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS6_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS6", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS6_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS6", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS6_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS6", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS6_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS6", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS6_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS6", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS6_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS6", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS6_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS6", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS6_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS6", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS6_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS6", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS6_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS6", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS6_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS6", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS6_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS6", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS6_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS6", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS6_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS6", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS6_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS6", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs7CountersGfx12 = {
        {4, "SQWGP_HS7_SQ_PERF_SEL_WAVES", "SQWGP_HS7", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS7_SQ_PERF_SEL_WAVES_32", "SQWGP_HS7", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS7_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS7", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS7_SQ_PERF_SEL_ITEMS", "SQWGP_HS7", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS7_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS7", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS7_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS7", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS7_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS7", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS7_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS7", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS7_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS7", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS7_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS7", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS7_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS7", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS7_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS7", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS7_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS7", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS7_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS7", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS7_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS7", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS7_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS7", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS7_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS7", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS7_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS7", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS7_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS7", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS7_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS7", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS7_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS7", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS7_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS7", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS7_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS7", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs8CountersGfx12 = {
        {4, "SQWGP_HS8_SQ_PERF_SEL_WAVES", "SQWGP_HS8", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS8_SQ_PERF_SEL_WAVES_32", "SQWGP_HS8", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS8_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS8", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS8_SQ_PERF_SEL_ITEMS", "SQWGP_HS8", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS8_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS8", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS8_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS8", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS8_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS8", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS8_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS8", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS8_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS8", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS8_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS8", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS8_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS8", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS8_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS8", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS8_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS8", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS8_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS8", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS8_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS8", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS8_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS8", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS8_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS8", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS8_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS8", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS8_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS8", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS8_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS8", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS8_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS8", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS8_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS8", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS8_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS8", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs9CountersGfx12 = {
        {4, "SQWGP_HS9_SQ_PERF_SEL_WAVES", "SQWGP_HS9", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS9_SQ_PERF_SEL_WAVES_32", "SQWGP_HS9", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS9_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS9", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS9_SQ_PERF_SEL_ITEMS", "SQWGP_HS9", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS9_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS9", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS9_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS9", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS9_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS9", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS9_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS9", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS9_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS9", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS9_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS9", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS9_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS9", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS9_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS9", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS9_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS9", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS9_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS9", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS9_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS9", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS9_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS9", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS9_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS9", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS9_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS9", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS9_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS9", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS9_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS9", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS9_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS9", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS9_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS9", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS9_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS9", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs10CountersGfx12 = {
        {4, "SQWGP_HS10_SQ_PERF_SEL_WAVES", "SQWGP_HS10", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS10_SQ_PERF_SEL_WAVES_32", "SQWGP_HS10", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS10_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS10", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS10_SQ_PERF_SEL_ITEMS", "SQWGP_HS10", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS10_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS10", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS10_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS10", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS10_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS10", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS10_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS10", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS10_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS10", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS10_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS10", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS10_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS10", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS10_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS10", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS10_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS10", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS10_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS10", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS10_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS10", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS10_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS10", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS10_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS10", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS10_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS10", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS10_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS10", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS10_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS10", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS10_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS10", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS10_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS10", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS10_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS10", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs11CountersGfx12 = {
        {4, "SQWGP_HS11_SQ_PERF_SEL_WAVES", "SQWGP_HS11", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS11_SQ_PERF_SEL_WAVES_32", "SQWGP_HS11", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS11_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS11", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS11_SQ_PERF_SEL_ITEMS", "SQWGP_HS11", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS11_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS11", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS11_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS11", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS11_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS11", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS11_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS11", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS11_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS11", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS11_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS11", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS11_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS11", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS11_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS11", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS11_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS11", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS11_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS11", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS11_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS11", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS11_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS11", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS11_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS11", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS11_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS11", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS11_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS11", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS11_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS11", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS11_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS11", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS11_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS11", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS11_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS11", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs12CountersGfx12 = {
        {4, "SQWGP_HS12_SQ_PERF_SEL_WAVES", "SQWGP_HS12", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS12_SQ_PERF_SEL_WAVES_32", "SQWGP_HS12", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS12_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS12", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS12_SQ_PERF_SEL_ITEMS", "SQWGP_HS12", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS12_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS12", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS12_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS12", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS12_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS12", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS12_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS12", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS12_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS12", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS12_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS12", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS12_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS12", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS12_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS12", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS12_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS12", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS12_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS12", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS12_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS12", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS12_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS12", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS12_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS12", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS12_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS12", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS12_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS12", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS12_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS12", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS12_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS12", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS12_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS12", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS12_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS12", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs13CountersGfx12 = {
        {4, "SQWGP_HS13_SQ_PERF_SEL_WAVES", "SQWGP_HS13", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS13_SQ_PERF_SEL_WAVES_32", "SQWGP_HS13", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS13_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS13", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS13_SQ_PERF_SEL_ITEMS", "SQWGP_HS13", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS13_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS13", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS13_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS13", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS13_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS13", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS13_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS13", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS13_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS13", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS13_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS13", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS13_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS13", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS13_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS13", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS13_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS13", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS13_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS13", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS13_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS13", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS13_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS13", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS13_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS13", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS13_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS13", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS13_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS13", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS13_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS13", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS13_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS13", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS13_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS13", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS13_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS13", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs14CountersGfx12 = {
        {4, "SQWGP_HS14_SQ_PERF_SEL_WAVES", "SQWGP_HS14", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS14_SQ_PERF_SEL_WAVES_32", "SQWGP_HS14", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS14_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS14", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS14_SQ_PERF_SEL_ITEMS", "SQWGP_HS14", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS14_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS14", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS14_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS14", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS14_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS14", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS14_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS14", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS14_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS14", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS14_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS14", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS14_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS14", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS14_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS14", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS14_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS14", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS14_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS14", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS14_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS14", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS14_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS14", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS14_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS14", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS14_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS14", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS14_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS14", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS14_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS14", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS14_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS14", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS14_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS14", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS14_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS14", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs15CountersGfx12 = {
        {4, "SQWGP_HS15_SQ_PERF_SEL_WAVES", "SQWGP_HS15", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS15_SQ_PERF_SEL_WAVES_32", "SQWGP_HS15", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS15_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS15", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS15_SQ_PERF_SEL_ITEMS", "SQWGP_HS15", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS15_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS15", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS15_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS15", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS15_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS15", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS15_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS15", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS15_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS15", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS15_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS15", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS15_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS15", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS15_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS15", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS15_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS15", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS15_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS15", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS15_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS15", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS15_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS15", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS15_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS15", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS15_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS15", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS15_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS15", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS15_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS15", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS15_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS15", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS15_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS15", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS15_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS15", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs16CountersGfx12 = {
        {4, "SQWGP_HS16_SQ_PERF_SEL_WAVES", "SQWGP_HS16", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS16_SQ_PERF_SEL_WAVES_32", "SQWGP_HS16", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS16_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS16", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS16_SQ_PERF_SEL_ITEMS", "SQWGP_HS16", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS16_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS16", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS16_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS16", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS16_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS16", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS16_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS16", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS16_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS16", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS16_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS16", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS16_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS16", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS16_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS16", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS16_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS16", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS16_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS16", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS16_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS16", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS16_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS16", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS16_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS16", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS16_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS16", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS16_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS16", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS16_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS16", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS16_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS16", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS16_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS16", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS16_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS16", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs17CountersGfx12 = {
        {4, "SQWGP_HS17_SQ_PERF_SEL_WAVES", "SQWGP_HS17", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS17_SQ_PERF_SEL_WAVES_32", "SQWGP_HS17", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS17_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS17", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS17_SQ_PERF_SEL_ITEMS", "SQWGP_HS17", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS17_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS17", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS17_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS17", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS17_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS17", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS17_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS17", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS17_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS17", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS17_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS17", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS17_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS17", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS17_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS17", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS17_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS17", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS17_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS17", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS17_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS17", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS17_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS17", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS17_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS17", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS17_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS17", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS17_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS17", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS17_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS17", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS17_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS17", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS17_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS17", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS17_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS17", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs18CountersGfx12 = {
        {4, "SQWGP_HS18_SQ_PERF_SEL_WAVES", "SQWGP_HS18", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS18_SQ_PERF_SEL_WAVES_32", "SQWGP_HS18", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS18_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS18", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS18_SQ_PERF_SEL_ITEMS", "SQWGP_HS18", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS18_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS18", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS18_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS18", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS18_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS18", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS18_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS18", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS18_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS18", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS18_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS18", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS18_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS18", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS18_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS18", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS18_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS18", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS18_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS18", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS18_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS18", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS18_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS18", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS18_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS18", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS18_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS18", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS18_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS18", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS18_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS18", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS18_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS18", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS18_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS18", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS18_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS18", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs19CountersGfx12 = {
        {4, "SQWGP_HS19_SQ_PERF_SEL_WAVES", "SQWGP_HS19", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS19_SQ_PERF_SEL_WAVES_32", "SQWGP_HS19", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS19_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS19", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS19_SQ_PERF_SEL_ITEMS", "SQWGP_HS19", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS19_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS19", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS19_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS19", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS19_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS19", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS19_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS19", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS19_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS19", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS19_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS19", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS19_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS19", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS19_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS19", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS19_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS19", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS19_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS19", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS19_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS19", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS19_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS19", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS19_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS19", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS19_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS19", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS19_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS19", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS19_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS19", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS19_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS19", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS19_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS19", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS19_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS19", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs20CountersGfx12 = {
        {4, "SQWGP_HS20_SQ_PERF_SEL_WAVES", "SQWGP_HS20", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS20_SQ_PERF_SEL_WAVES_32", "SQWGP_HS20", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS20_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS20", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS20_SQ_PERF_SEL_ITEMS", "SQWGP_HS20", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS20_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS20", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS20_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS20", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS20_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS20", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS20_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS20", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS20_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS20", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS20_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS20", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS20_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS20", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS20_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS20", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS20_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS20", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS20_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS20", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS20_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS20", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS20_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS20", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS20_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS20", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS20_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS20", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS20_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS20", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS20_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS20", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS20_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS20", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS20_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS20", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS20_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS20", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs21CountersGfx12 = {
        {4, "SQWGP_HS21_SQ_PERF_SEL_WAVES", "SQWGP_HS21", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS21_SQ_PERF_SEL_WAVES_32", "SQWGP_HS21", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS21_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS21", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS21_SQ_PERF_SEL_ITEMS", "SQWGP_HS21", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS21_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS21", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS21_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS21", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS21_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS21", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS21_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS21", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS21_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS21", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS21_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS21", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS21_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS21", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS21_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS21", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS21_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS21", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS21_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS21", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS21_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS21", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS21_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS21", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS21_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS21", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS21_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS21", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS21_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS21", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS21_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS21", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS21_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS21", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS21_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS21", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS21_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS21", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs22CountersGfx12 = {
        {4, "SQWGP_HS22_SQ_PERF_SEL_WAVES", "SQWGP_HS22", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS22_SQ_PERF_SEL_WAVES_32", "SQWGP_HS22", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS22_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS22", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS22_SQ_PERF_SEL_ITEMS", "SQWGP_HS22", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS22_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS22", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS22_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS22", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS22_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS22", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS22_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS22", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS22_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS22", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS22_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS22", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS22_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS22", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS22_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS22", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS22_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS22", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS22_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS22", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS22_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS22", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS22_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS22", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS22_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS22", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS22_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS22", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS22_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS22", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS22_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS22", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS22_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS22", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS22_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS22", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS22_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS22", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs23CountersGfx12 = {
        {4, "SQWGP_HS23_SQ_PERF_SEL_WAVES", "SQWGP_HS23", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS23_SQ_PERF_SEL_WAVES_32", "SQWGP_HS23", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS23_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS23", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS23_SQ_PERF_SEL_ITEMS", "SQWGP_HS23", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS23_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS23", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS23_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS23", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS23_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS23", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS23_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS23", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS23_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS23", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS23_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS23", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS23_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS23", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS23_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS23", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS23_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS23", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS23_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS23", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS23_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS23", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS23_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS23", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS23_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS23", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS23_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS23", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS23_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS23", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS23_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS23", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS23_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS23", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS23_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS23", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS23_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS23", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs24CountersGfx12 = {
        {4, "SQWGP_HS24_SQ_PERF_SEL_WAVES", "SQWGP_HS24", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS24_SQ_PERF_SEL_WAVES_32", "SQWGP_HS24", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS24_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS24", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS24_SQ_PERF_SEL_ITEMS", "SQWGP_HS24", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS24_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS24", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS24_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS24", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS24_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS24", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS24_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS24", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS24_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS24", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS24_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS24", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS24_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS24", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS24_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS24", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS24_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS24", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS24_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS24", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS24_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS24", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS24_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS24", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS24_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS24", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS24_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS24", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS24_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS24", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS24_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS24", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS24_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS24", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS24_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS24", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS24_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS24", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs25CountersGfx12 = {
        {4, "SQWGP_HS25_SQ_PERF_SEL_WAVES", "SQWGP_HS25", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS25_SQ_PERF_SEL_WAVES_32", "SQWGP_HS25", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS25_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS25", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS25_SQ_PERF_SEL_ITEMS", "SQWGP_HS25", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS25_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS25", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS25_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS25", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS25_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS25", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS25_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS25", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS25_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS25", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS25_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS25", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS25_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS25", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS25_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS25", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS25_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS25", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS25_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS25", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS25_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS25", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS25_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS25", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS25_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS25", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS25_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS25", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS25_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS25", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS25_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS25", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS25_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS25", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS25_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS25", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS25_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS25", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs26CountersGfx12 = {
        {4, "SQWGP_HS26_SQ_PERF_SEL_WAVES", "SQWGP_HS26", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS26_SQ_PERF_SEL_WAVES_32", "SQWGP_HS26", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS26_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS26", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS26_SQ_PERF_SEL_ITEMS", "SQWGP_HS26", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS26_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS26", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS26_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS26", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS26_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS26", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS26_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS26", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS26_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS26", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS26_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS26", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS26_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS26", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS26_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS26", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS26_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS26", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS26_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS26", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS26_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS26", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS26_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS26", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS26_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS26", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS26_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS26", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS26_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS26", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS26_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS26", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS26_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS26", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS26_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS26", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS26_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS26", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs27CountersGfx12 = {
        {4, "SQWGP_HS27_SQ_PERF_SEL_WAVES", "SQWGP_HS27", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS27_SQ_PERF_SEL_WAVES_32", "SQWGP_HS27", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS27_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS27", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS27_SQ_PERF_SEL_ITEMS", "SQWGP_HS27", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS27_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS27", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS27_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS27", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS27_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS27", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS27_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS27", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS27_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS27", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS27_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS27", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS27_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS27", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS27_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS27", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS27_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS27", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS27_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS27", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS27_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS27", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS27_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS27", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS27_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS27", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS27_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS27", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS27_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS27", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS27_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS27", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS27_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS27", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS27_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS27", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS27_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS27", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs28CountersGfx12 = {
        {4, "SQWGP_HS28_SQ_PERF_SEL_WAVES", "SQWGP_HS28", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS28_SQ_PERF_SEL_WAVES_32", "SQWGP_HS28", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS28_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS28", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS28_SQ_PERF_SEL_ITEMS", "SQWGP_HS28", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS28_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS28", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS28_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS28", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS28_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS28", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS28_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS28", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS28_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS28", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS28_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS28", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS28_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS28", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS28_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS28", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS28_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS28", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS28_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS28", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS28_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS28", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS28_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS28", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS28_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS28", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS28_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS28", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS28_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS28", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS28_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS28", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS28_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS28", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS28_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS28", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS28_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS28", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs29CountersGfx12 = {
        {4, "SQWGP_HS29_SQ_PERF_SEL_WAVES", "SQWGP_HS29", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS29_SQ_PERF_SEL_WAVES_32", "SQWGP_HS29", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS29_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS29", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS29_SQ_PERF_SEL_ITEMS", "SQWGP_HS29", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS29_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS29", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS29_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS29", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS29_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS29", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS29_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS29", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS29_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS29", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS29_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS29", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS29_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS29", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS29_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS29", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS29_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS29", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS29_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS29", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS29_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS29", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS29_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS29", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS29_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS29", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS29_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS29", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS29_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS29", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS29_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS29", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS29_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS29", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS29_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS29", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS29_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS29", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs30CountersGfx12 = {
        {4, "SQWGP_HS30_SQ_PERF_SEL_WAVES", "SQWGP_HS30", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS30_SQ_PERF_SEL_WAVES_32", "SQWGP_HS30", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS30_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS30", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS30_SQ_PERF_SEL_ITEMS", "SQWGP_HS30", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS30_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS30", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS30_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS30", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS30_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS30", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS30_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS30", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS30_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS30", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS30_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS30", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS30_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS30", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS30_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS30", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS30_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS30", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS30_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS30", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS30_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS30", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS30_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS30", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS30_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS30", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS30_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS30", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS30_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS30", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS30_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS30", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS30_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS30", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS30_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS30", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS30_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS30", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpHs31CountersGfx12 = {
        {4, "SQWGP_HS31_SQ_PERF_SEL_WAVES", "SQWGP_HS31", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_HS31_SQ_PERF_SEL_WAVES_32", "SQWGP_HS31", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_HS31_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_HS31", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_HS31_SQ_PERF_SEL_ITEMS", "SQWGP_HS31", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_HS31_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_HS31", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_HS31_SQ_PERF_SEL_INSTS_LDS", "SQWGP_HS31", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_HS31_SQ_PERF_SEL_INSTS_SALU", "SQWGP_HS31", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_HS31_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_HS31", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_HS31_SQ_PERF_SEL_INSTS_VALU", "SQWGP_HS31", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_HS31_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_HS31", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_HS31_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_HS31", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_HS31_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_HS31", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_HS31_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_HS31", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_HS31_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_HS31", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_HS31_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_HS31", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_HS31_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_HS31", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_HS31_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_HS31", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_HS31_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_HS31", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_HS31_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_HS31", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_HS31_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_HS31", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_HS31_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_HS31", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_HS31_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_HS31", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_HS31_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_HS31", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs0CountersGfx12 = {
        {4, "SQWGP_CS0_SQ_PERF_SEL_WAVES", "SQWGP_CS0", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS0_SQ_PERF_SEL_WAVES_32", "SQWGP_CS0", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS0_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS0", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS0_SQ_PERF_SEL_ITEMS", "SQWGP_CS0", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS0_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS0", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS0_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS0", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS0_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS0", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS0_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS0", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS0_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS0", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS0_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS0", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS0_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS0", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS0_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS0", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS0_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS0", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS0", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS0_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS0", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS0_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS0", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS0_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS0_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS0_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS0_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS0", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS0_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS0", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS0_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS0", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS0_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS0", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs1CountersGfx12 = {
        {4, "SQWGP_CS1_SQ_PERF_SEL_WAVES", "SQWGP_CS1", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS1_SQ_PERF_SEL_WAVES_32", "SQWGP_CS1", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS1_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS1", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS1_SQ_PERF_SEL_ITEMS", "SQWGP_CS1", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS1_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS1", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS1_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS1", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS1_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS1", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS1_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS1", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS1_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS1", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS1_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS1", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS1_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS1", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS1_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS1", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS1_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS1", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS1", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS1_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS1", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS1_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS1", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS1_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS1_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS1_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS1_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS1", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS1_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS1", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS1_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS1", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS1_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS1", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs2CountersGfx12 = {
        {4, "SQWGP_CS2_SQ_PERF_SEL_WAVES", "SQWGP_CS2", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS2_SQ_PERF_SEL_WAVES_32", "SQWGP_CS2", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS2_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS2", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS2_SQ_PERF_SEL_ITEMS", "SQWGP_CS2", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS2_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS2", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS2_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS2", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS2_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS2", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS2_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS2", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS2_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS2", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS2_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS2", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS2_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS2", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS2_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS2", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS2_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS2", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS2", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS2_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS2", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS2_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS2", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS2_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS2_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS2_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS2_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS2", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS2_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS2", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS2_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS2", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS2_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS2", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs3CountersGfx12 = {
        {4, "SQWGP_CS3_SQ_PERF_SEL_WAVES", "SQWGP_CS3", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS3_SQ_PERF_SEL_WAVES_32", "SQWGP_CS3", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS3_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS3", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS3_SQ_PERF_SEL_ITEMS", "SQWGP_CS3", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS3_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS3", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS3_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS3", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS3_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS3", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS3_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS3", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS3_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS3", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS3_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS3", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS3_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS3", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS3_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS3", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS3_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS3", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS3", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS3_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS3", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS3_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS3", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS3_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS3_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS3_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS3_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS3", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS3_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS3", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS3_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS3", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS3_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS3", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs4CountersGfx12 = {
        {4, "SQWGP_CS4_SQ_PERF_SEL_WAVES", "SQWGP_CS4", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS4_SQ_PERF_SEL_WAVES_32", "SQWGP_CS4", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS4_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS4", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS4_SQ_PERF_SEL_ITEMS", "SQWGP_CS4", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS4_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS4", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS4_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS4", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS4_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS4", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS4_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS4", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS4_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS4", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS4_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS4", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS4_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS4", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS4_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS4", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS4_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS4", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS4_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS4", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS4_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS4", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS4_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS4", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS4_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS4", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS4_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS4", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS4_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS4", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS4_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS4", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS4_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS4", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS4_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS4", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS4_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS4", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs5CountersGfx12 = {
        {4, "SQWGP_CS5_SQ_PERF_SEL_WAVES", "SQWGP_CS5", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS5_SQ_PERF_SEL_WAVES_32", "SQWGP_CS5", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS5_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS5", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS5_SQ_PERF_SEL_ITEMS", "SQWGP_CS5", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS5_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS5", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS5_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS5", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS5_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS5", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS5_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS5", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS5_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS5", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS5_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS5", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS5_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS5", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS5_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS5", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS5_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS5", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS5_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS5", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS5_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS5", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS5_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS5", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS5_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS5", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS5_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS5", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS5_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS5", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS5_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS5", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS5_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS5", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS5_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS5", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS5_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS5", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs6CountersGfx12 = {
        {4, "SQWGP_CS6_SQ_PERF_SEL_WAVES", "SQWGP_CS6", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS6_SQ_PERF_SEL_WAVES_32", "SQWGP_CS6", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS6_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS6", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS6_SQ_PERF_SEL_ITEMS", "SQWGP_CS6", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS6_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS6", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS6_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS6", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS6_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS6", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS6_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS6", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS6_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS6", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS6_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS6", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS6_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS6", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS6_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS6", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS6_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS6", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS6_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS6", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS6_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS6", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS6_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS6", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS6_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS6", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS6_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS6", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS6_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS6", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS6_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS6", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS6_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS6", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS6_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS6", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS6_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS6", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs7CountersGfx12 = {
        {4, "SQWGP_CS7_SQ_PERF_SEL_WAVES", "SQWGP_CS7", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS7_SQ_PERF_SEL_WAVES_32", "SQWGP_CS7", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS7_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS7", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS7_SQ_PERF_SEL_ITEMS", "SQWGP_CS7", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS7_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS7", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS7_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS7", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS7_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS7", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS7_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS7", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS7_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS7", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS7_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS7", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS7_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS7", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS7_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS7", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS7_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS7", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS7_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS7", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS7_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS7", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS7_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS7", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS7_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS7", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS7_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS7", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS7_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS7", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS7_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS7", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS7_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS7", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS7_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS7", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS7_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS7", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs8CountersGfx12 = {
        {4, "SQWGP_CS8_SQ_PERF_SEL_WAVES", "SQWGP_CS8", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS8_SQ_PERF_SEL_WAVES_32", "SQWGP_CS8", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS8_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS8", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS8_SQ_PERF_SEL_ITEMS", "SQWGP_CS8", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS8_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS8", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS8_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS8", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS8_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS8", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS8_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS8", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS8_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS8", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS8_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS8", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS8_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS8", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS8_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS8", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS8_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS8", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS8_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS8", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS8_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS8", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS8_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS8", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS8_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS8", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS8_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS8", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS8_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS8", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS8_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS8", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS8_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS8", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS8_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS8", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS8_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS8", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs9CountersGfx12 = {
        {4, "SQWGP_CS9_SQ_PERF_SEL_WAVES", "SQWGP_CS9", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS9_SQ_PERF_SEL_WAVES_32", "SQWGP_CS9", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS9_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS9", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS9_SQ_PERF_SEL_ITEMS", "SQWGP_CS9", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS9_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS9", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS9_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS9", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS9_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS9", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS9_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS9", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS9_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS9", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS9_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS9", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS9_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS9", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS9_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS9", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS9_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS9", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS9_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS9", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS9_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS9", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS9_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS9", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS9_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS9", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS9_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS9", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS9_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS9", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS9_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS9", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS9_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS9", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS9_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS9", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS9_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS9", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs10CountersGfx12 = {
        {4, "SQWGP_CS10_SQ_PERF_SEL_WAVES", "SQWGP_CS10", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS10_SQ_PERF_SEL_WAVES_32", "SQWGP_CS10", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS10_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS10", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS10_SQ_PERF_SEL_ITEMS", "SQWGP_CS10", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS10_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS10", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS10_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS10", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS10_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS10", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS10_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS10", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS10_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS10", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS10_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS10", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS10_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS10", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS10_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS10", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS10_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS10", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS10_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS10", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS10_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS10", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS10_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS10", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS10_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS10", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS10_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS10", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS10_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS10", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS10_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS10", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS10_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS10", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS10_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS10", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS10_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS10", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs11CountersGfx12 = {
        {4, "SQWGP_CS11_SQ_PERF_SEL_WAVES", "SQWGP_CS11", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS11_SQ_PERF_SEL_WAVES_32", "SQWGP_CS11", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS11_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS11", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS11_SQ_PERF_SEL_ITEMS", "SQWGP_CS11", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS11_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS11", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS11_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS11", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS11_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS11", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS11_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS11", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS11_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS11", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS11_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS11", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS11_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS11", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS11_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS11", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS11_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS11", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS11_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS11", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS11_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS11", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS11_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS11", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS11_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS11", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS11_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS11", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS11_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS11", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS11_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS11", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS11_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS11", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS11_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS11", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS11_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS11", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs12CountersGfx12 = {
        {4, "SQWGP_CS12_SQ_PERF_SEL_WAVES", "SQWGP_CS12", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS12_SQ_PERF_SEL_WAVES_32", "SQWGP_CS12", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS12_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS12", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS12_SQ_PERF_SEL_ITEMS", "SQWGP_CS12", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS12_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS12", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS12_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS12", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS12_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS12", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS12_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS12", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS12_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS12", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS12_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS12", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS12_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS12", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS12_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS12", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS12_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS12", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS12_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS12", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS12_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS12", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS12_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS12", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS12_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS12", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS12_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS12", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS12_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS12", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS12_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS12", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS12_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS12", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS12_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS12", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS12_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS12", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs13CountersGfx12 = {
        {4, "SQWGP_CS13_SQ_PERF_SEL_WAVES", "SQWGP_CS13", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS13_SQ_PERF_SEL_WAVES_32", "SQWGP_CS13", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS13_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS13", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS13_SQ_PERF_SEL_ITEMS", "SQWGP_CS13", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS13_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS13", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS13_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS13", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS13_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS13", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS13_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS13", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS13_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS13", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS13_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS13", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS13_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS13", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS13_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS13", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS13_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS13", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS13_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS13", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS13_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS13", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS13_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS13", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS13_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS13", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS13_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS13", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS13_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS13", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS13_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS13", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS13_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS13", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS13_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS13", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS13_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS13", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs14CountersGfx12 = {
        {4, "SQWGP_CS14_SQ_PERF_SEL_WAVES", "SQWGP_CS14", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS14_SQ_PERF_SEL_WAVES_32", "SQWGP_CS14", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS14_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS14", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS14_SQ_PERF_SEL_ITEMS", "SQWGP_CS14", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS14_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS14", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS14_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS14", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS14_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS14", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS14_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS14", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS14_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS14", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS14_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS14", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS14_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS14", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS14_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS14", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS14_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS14", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS14_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS14", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS14_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS14", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS14_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS14", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS14_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS14", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS14_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS14", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS14_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS14", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS14_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS14", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS14_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS14", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS14_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS14", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS14_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS14", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs15CountersGfx12 = {
        {4, "SQWGP_CS15_SQ_PERF_SEL_WAVES", "SQWGP_CS15", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS15_SQ_PERF_SEL_WAVES_32", "SQWGP_CS15", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS15_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS15", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS15_SQ_PERF_SEL_ITEMS", "SQWGP_CS15", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS15_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS15", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS15_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS15", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS15_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS15", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS15_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS15", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS15_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS15", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS15_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS15", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS15_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS15", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS15_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS15", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS15_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS15", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS15_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS15", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS15_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS15", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS15_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS15", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS15_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS15", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS15_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS15", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS15_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS15", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS15_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS15", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS15_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS15", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS15_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS15", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS15_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS15", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs16CountersGfx12 = {
        {4, "SQWGP_CS16_SQ_PERF_SEL_WAVES", "SQWGP_CS16", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS16_SQ_PERF_SEL_WAVES_32", "SQWGP_CS16", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS16_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS16", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS16_SQ_PERF_SEL_ITEMS", "SQWGP_CS16", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS16_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS16", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS16_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS16", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS16_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS16", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS16_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS16", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS16_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS16", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS16_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS16", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS16_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS16", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS16_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS16", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS16_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS16", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS16_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS16", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS16_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS16", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS16_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS16", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS16_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS16", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS16_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS16", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS16_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS16", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS16_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS16", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS16_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS16", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS16_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS16", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS16_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS16", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs17CountersGfx12 = {
        {4, "SQWGP_CS17_SQ_PERF_SEL_WAVES", "SQWGP_CS17", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS17_SQ_PERF_SEL_WAVES_32", "SQWGP_CS17", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS17_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS17", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS17_SQ_PERF_SEL_ITEMS", "SQWGP_CS17", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS17_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS17", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS17_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS17", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS17_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS17", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS17_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS17", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS17_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS17", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS17_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS17", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS17_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS17", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS17_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS17", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS17_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS17", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS17_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS17", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS17_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS17", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS17_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS17", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS17_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS17", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS17_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS17", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS17_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS17", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS17_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS17", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS17_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS17", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS17_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS17", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS17_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS17", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs18CountersGfx12 = {
        {4, "SQWGP_CS18_SQ_PERF_SEL_WAVES", "SQWGP_CS18", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS18_SQ_PERF_SEL_WAVES_32", "SQWGP_CS18", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS18_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS18", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS18_SQ_PERF_SEL_ITEMS", "SQWGP_CS18", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS18_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS18", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS18_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS18", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS18_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS18", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS18_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS18", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS18_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS18", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS18_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS18", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS18_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS18", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS18_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS18", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS18_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS18", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS18_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS18", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS18_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS18", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS18_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS18", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS18_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS18", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS18_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS18", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS18_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS18", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS18_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS18", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS18_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS18", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS18_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS18", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS18_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS18", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs19CountersGfx12 = {
        {4, "SQWGP_CS19_SQ_PERF_SEL_WAVES", "SQWGP_CS19", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS19_SQ_PERF_SEL_WAVES_32", "SQWGP_CS19", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS19_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS19", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS19_SQ_PERF_SEL_ITEMS", "SQWGP_CS19", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS19_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS19", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS19_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS19", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS19_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS19", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS19_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS19", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS19_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS19", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS19_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS19", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS19_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS19", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS19_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS19", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS19_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS19", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS19_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS19", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS19_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS19", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS19_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS19", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS19_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS19", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS19_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS19", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS19_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS19", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS19_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS19", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS19_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS19", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS19_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS19", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS19_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS19", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs20CountersGfx12 = {
        {4, "SQWGP_CS20_SQ_PERF_SEL_WAVES", "SQWGP_CS20", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS20_SQ_PERF_SEL_WAVES_32", "SQWGP_CS20", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS20_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS20", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS20_SQ_PERF_SEL_ITEMS", "SQWGP_CS20", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS20_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS20", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS20_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS20", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS20_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS20", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS20_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS20", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS20_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS20", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS20_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS20", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS20_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS20", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS20_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS20", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS20_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS20", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS20_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS20", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS20_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS20", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS20_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS20", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS20_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS20", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS20_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS20", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS20_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS20", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS20_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS20", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS20_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS20", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS20_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS20", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS20_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS20", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs21CountersGfx12 = {
        {4, "SQWGP_CS21_SQ_PERF_SEL_WAVES", "SQWGP_CS21", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS21_SQ_PERF_SEL_WAVES_32", "SQWGP_CS21", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS21_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS21", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS21_SQ_PERF_SEL_ITEMS", "SQWGP_CS21", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS21_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS21", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS21_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS21", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS21_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS21", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS21_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS21", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS21_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS21", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS21_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS21", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS21_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS21", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS21_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS21", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS21_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS21", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS21_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS21", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS21_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS21", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS21_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS21", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS21_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS21", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS21_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS21", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS21_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS21", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS21_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS21", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS21_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS21", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS21_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS21", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS21_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS21", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs22CountersGfx12 = {
        {4, "SQWGP_CS22_SQ_PERF_SEL_WAVES", "SQWGP_CS22", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS22_SQ_PERF_SEL_WAVES_32", "SQWGP_CS22", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS22_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS22", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS22_SQ_PERF_SEL_ITEMS", "SQWGP_CS22", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS22_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS22", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS22_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS22", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS22_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS22", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS22_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS22", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS22_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS22", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS22_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS22", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS22_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS22", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS22_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS22", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS22_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS22", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS22_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS22", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS22_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS22", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS22_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS22", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS22_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS22", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS22_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS22", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS22_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS22", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS22_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS22", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS22_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS22", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS22_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS22", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS22_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS22", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs23CountersGfx12 = {
        {4, "SQWGP_CS23_SQ_PERF_SEL_WAVES", "SQWGP_CS23", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS23_SQ_PERF_SEL_WAVES_32", "SQWGP_CS23", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS23_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS23", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS23_SQ_PERF_SEL_ITEMS", "SQWGP_CS23", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS23_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS23", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS23_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS23", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS23_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS23", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS23_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS23", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS23_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS23", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS23_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS23", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS23_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS23", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS23_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS23", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS23_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS23", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS23_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS23", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS23_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS23", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS23_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS23", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS23_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS23", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS23_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS23", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS23_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS23", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS23_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS23", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS23_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS23", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS23_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS23", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS23_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS23", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs24CountersGfx12 = {
        {4, "SQWGP_CS24_SQ_PERF_SEL_WAVES", "SQWGP_CS24", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS24_SQ_PERF_SEL_WAVES_32", "SQWGP_CS24", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS24_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS24", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS24_SQ_PERF_SEL_ITEMS", "SQWGP_CS24", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS24_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS24", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS24_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS24", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS24_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS24", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS24_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS24", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS24_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS24", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS24_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS24", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS24_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS24", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS24_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS24", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS24_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS24", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS24_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS24", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS24_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS24", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS24_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS24", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS24_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS24", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS24_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS24", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS24_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS24", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS24_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS24", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS24_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS24", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS24_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS24", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS24_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS24", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs25CountersGfx12 = {
        {4, "SQWGP_CS25_SQ_PERF_SEL_WAVES", "SQWGP_CS25", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS25_SQ_PERF_SEL_WAVES_32", "SQWGP_CS25", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS25_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS25", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS25_SQ_PERF_SEL_ITEMS", "SQWGP_CS25", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS25_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS25", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS25_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS25", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS25_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS25", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS25_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS25", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS25_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS25", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS25_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS25", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS25_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS25", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS25_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS25", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS25_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS25", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS25_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS25", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS25_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS25", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS25_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS25", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS25_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS25", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS25_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS25", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS25_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS25", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS25_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS25", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS25_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS25", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS25_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS25", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS25_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS25", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs26CountersGfx12 = {
        {4, "SQWGP_CS26_SQ_PERF_SEL_WAVES", "SQWGP_CS26", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS26_SQ_PERF_SEL_WAVES_32", "SQWGP_CS26", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS26_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS26", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS26_SQ_PERF_SEL_ITEMS", "SQWGP_CS26", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS26_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS26", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS26_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS26", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS26_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS26", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS26_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS26", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS26_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS26", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS26_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS26", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS26_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS26", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS26_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS26", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS26_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS26", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS26_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS26", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS26_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS26", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS26_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS26", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS26_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS26", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS26_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS26", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS26_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS26", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS26_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS26", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS26_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS26", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS26_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS26", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS26_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS26", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs27CountersGfx12 = {
        {4, "SQWGP_CS27_SQ_PERF_SEL_WAVES", "SQWGP_CS27", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS27_SQ_PERF_SEL_WAVES_32", "SQWGP_CS27", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS27_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS27", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS27_SQ_PERF_SEL_ITEMS", "SQWGP_CS27", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS27_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS27", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS27_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS27", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS27_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS27", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS27_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS27", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS27_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS27", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS27_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS27", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS27_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS27", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS27_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS27", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS27_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS27", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS27_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS27", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS27_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS27", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS27_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS27", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS27_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS27", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS27_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS27", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS27_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS27", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS27_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS27", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS27_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS27", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS27_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS27", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS27_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS27", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs28CountersGfx12 = {
        {4, "SQWGP_CS28_SQ_PERF_SEL_WAVES", "SQWGP_CS28", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS28_SQ_PERF_SEL_WAVES_32", "SQWGP_CS28", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS28_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS28", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS28_SQ_PERF_SEL_ITEMS", "SQWGP_CS28", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS28_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS28", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS28_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS28", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS28_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS28", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS28_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS28", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS28_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS28", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS28_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS28", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS28_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS28", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS28_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS28", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS28_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS28", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS28_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS28", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS28_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS28", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS28_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS28", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS28_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS28", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS28_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS28", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS28_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS28", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS28_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS28", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS28_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS28", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS28_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS28", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS28_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS28", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs29CountersGfx12 = {
        {4, "SQWGP_CS29_SQ_PERF_SEL_WAVES", "SQWGP_CS29", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS29_SQ_PERF_SEL_WAVES_32", "SQWGP_CS29", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS29_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS29", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS29_SQ_PERF_SEL_ITEMS", "SQWGP_CS29", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS29_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS29", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS29_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS29", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS29_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS29", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS29_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS29", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS29_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS29", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS29_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS29", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS29_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS29", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS29_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS29", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS29_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS29", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS29_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS29", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS29_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS29", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS29_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS29", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS29_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS29", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS29_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS29", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS29_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS29", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS29_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS29", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS29_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS29", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS29_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS29", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS29_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS29", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs30CountersGfx12 = {
        {4, "SQWGP_CS30_SQ_PERF_SEL_WAVES", "SQWGP_CS30", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS30_SQ_PERF_SEL_WAVES_32", "SQWGP_CS30", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS30_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS30", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS30_SQ_PERF_SEL_ITEMS", "SQWGP_CS30", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS30_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS30", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS30_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS30", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS30_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS30", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS30_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS30", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS30_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS30", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS30_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS30", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS30_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS30", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS30_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS30", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS30_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS30", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS30_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS30", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS30_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS30", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS30_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS30", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS30_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS30", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS30_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS30", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS30_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS30", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS30_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS30", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS30_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS30", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS30_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS30", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS30_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS30", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kSqwgpCs31CountersGfx12 = {
        {4, "SQWGP_CS31_SQ_PERF_SEL_WAVES", "SQWGP_CS31", "Count number of waves sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "SQWGP_CS31_SQ_PERF_SEL_WAVES_32", "SQWGP_CS31", "Count number of wave32s sent to SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {7, "SQWGP_CS31_SQ_PERF_SEL_LEVEL_WAVES", "SQWGP_CS31", "Track the aggregated number of waves over certain period of time, Set next counter to ACCUM_PREV and divide by SQ_PERF_SEL_WAVES for average wave life cycle. {level, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {8, "SQWGP_CS31_SQ_PERF_SEL_ITEMS", "SQWGP_CS31", "Number of valid work items in SQs. {emulated, global, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SQWGP_CS31_SQ_PERF_SEL_INSTS_FLAT", "SQWGP_CS31", "Number of FLAT instructions issued. {emulated, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {45, "SQWGP_CS31_SQ_PERF_SEL_INSTS_LDS", "SQWGP_CS31", "Number of LDS indexed, flat instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "SQWGP_CS31_SQ_PERF_SEL_INSTS_SALU", "SQWGP_CS31", "Number of SALU instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {47, "SQWGP_CS31_SQ_PERF_SEL_INSTS_SMEM", "SQWGP_CS31", "Number of SMEM instructions issued, including icache and dcache prefetch instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {50, "SQWGP_CS31_SQ_PERF_SEL_INSTS_VALU", "SQWGP_CS31", "Number of VALU instructions issued excluding skipped instructions. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SQWGP_CS31_SQ_PERF_SEL_INSTS_TEX_LOAD", "SQWGP_CS31", "Number of buffer load, image load, sample, flat, global, scratch and atomic with return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "SQWGP_CS31_SQ_PERF_SEL_INSTS_TEX_STORE", "SQWGP_CS31", "Number of buffer store, image store, flat, global, scratch and atomic without return instructions issued. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "SQWGP_CS31_SQ_PERF_SEL_ITEM_CYCLES_VALU", "SQWGP_CS31", "Number of item-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active workitems). {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SQWGP_CS31_SQ_PERF_SEL_WAVE32_INSTS", "SQWGP_CS31", "Number of instructions issued by wave32 waves. Skipped instructions are not counted. {emulated}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {99, "SQWGP_CS31_SQ_PERF_SEL_INST_CYCLES_VALU", "SQWGP_CS31", "Number of cycles needed to execute VALU operations (SIMD cycles), where there is overlapping V_OP32_1 and V_OP32_T instruction, count them seperately. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {288, "SQWGP_CS31_SQC_PERF_SEL_LDS_BANK_CONFLICT", "SQWGP_CS31", "Number of cycles LDS is stalled by conflicting bank addresses. {emulated, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {301, "SQWGP_CS31_SQC_PERF_SEL_ICACHE_REQ", "SQWGP_CS31", "Number of requests. {per-Bank, nondeterministic, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {302, "SQWGP_CS31_SQC_PERF_SEL_ICACHE_HITS", "SQWGP_CS31", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {303, "SQWGP_CS31_SQC_PERF_SEL_ICACHE_MISSES", "SQWGP_CS31", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {304, "SQWGP_CS31_SQC_PERF_SEL_ICACHE_MISSES_DUPLICATE", "SQWGP_CS31", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {325, "SQWGP_CS31_SQC_PERF_SEL_DCACHE_REQ", "SQWGP_CS31", "Number of requests (post-bank-serialization). {per-Bank, C1}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {326, "SQWGP_CS31_SQC_PERF_SEL_DCACHE_HITS", "SQWGP_CS31", "Number of cache hits. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {327, "SQWGP_CS31_SQC_PERF_SEL_DCACHE_MISSES", "SQWGP_CS31", "Number of cache misses, includes uncached requests. {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {328, "SQWGP_CS31_SQC_PERF_SEL_DCACHE_MISSES_DUPLICATE", "SQWGP_CS31", "Number of misses that were duplicates (access to a non-resident, miss pending CL). {per-Bank, nondeterministic, C2}", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c0CountersGfx12 = {
        {30, "GL1C0_PERF_SEL_REQ", "GL1C0", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c1CountersGfx12 = {
        {30, "GL1C1_PERF_SEL_REQ", "GL1C1", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c2CountersGfx12 = {
        {30, "GL1C2_PERF_SEL_REQ", "GL1C2", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c3CountersGfx12 = {
        {30, "GL1C3_PERF_SEL_REQ", "GL1C3", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c4CountersGfx12 = {
        {30, "GL1C4_PERF_SEL_REQ", "GL1C4", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c5CountersGfx12 = {
        {30, "GL1C5_PERF_SEL_REQ", "GL1C5", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c6CountersGfx12 = {
        {30, "GL1C6_PERF_SEL_REQ", "GL1C6", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c7CountersGfx12 = {
        {30, "GL1C7_PERF_SEL_REQ", "GL1C7", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c8CountersGfx12 = {
        {30, "GL1C8_PERF_SEL_REQ", "GL1C8", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c9CountersGfx12 = {
        {30, "GL1C9_PERF_SEL_REQ", "GL1C9", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c10CountersGfx12 = {
        {30, "GL1C10_PERF_SEL_REQ", "GL1C10", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c11CountersGfx12 = {
        {30, "GL1C11_PERF_SEL_REQ", "GL1C11", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c12CountersGfx12 = {
        {30, "GL1C12_PERF_SEL_REQ", "GL1C12", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c13CountersGfx12 = {
        {30, "GL1C13_PERF_SEL_REQ", "GL1C13", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c14CountersGfx12 = {
        {30, "GL1C14_PERF_SEL_REQ", "GL1C14", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c15CountersGfx12 = {
        {30, "GL1C15_PERF_SEL_REQ", "GL1C15", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c16CountersGfx12 = {
        {30, "GL1C16_PERF_SEL_REQ", "GL1C16", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c17CountersGfx12 = {
        {30, "GL1C17_PERF_SEL_REQ", "GL1C17", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c18CountersGfx12 = {
        {30, "GL1C18_PERF_SEL_REQ", "GL1C18", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c19CountersGfx12 = {
        {30, "GL1C19_PERF_SEL_REQ", "GL1C19", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c20CountersGfx12 = {
        {30, "GL1C20_PERF_SEL_REQ", "GL1C20", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c21CountersGfx12 = {
        {30, "GL1C21_PERF_SEL_REQ", "GL1C21", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c22CountersGfx12 = {
        {30, "GL1C22_PERF_SEL_REQ", "GL1C22", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c23CountersGfx12 = {
        {30, "GL1C23_PERF_SEL_REQ", "GL1C23", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c24CountersGfx12 = {
        {30, "GL1C24_PERF_SEL_REQ", "GL1C24", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c25CountersGfx12 = {
        {30, "GL1C25_PERF_SEL_REQ", "GL1C25", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c26CountersGfx12 = {
        {30, "GL1C26_PERF_SEL_REQ", "GL1C26", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c27CountersGfx12 = {
        {30, "GL1C27_PERF_SEL_REQ", "GL1C27", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c28CountersGfx12 = {
        {30, "GL1C28_PERF_SEL_REQ", "GL1C28", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c29CountersGfx12 = {
        {30, "GL1C29_PERF_SEL_REQ", "GL1C29", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c30CountersGfx12 = {
        {30, "GL1C30_PERF_SEL_REQ", "GL1C30", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGl1c31CountersGfx12 = {
        {30, "GL1C31_PERF_SEL_REQ", "GL1C31", "Number of reads, writes, atomics, NOPs. Invalids are not counted as requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe0CountersGfx12 = {
        {1, "GC_EA_SE0_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE0", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE0_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE0", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe1CountersGfx12 = {
        {1, "GC_EA_SE1_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE1", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE1_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE1", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe2CountersGfx12 = {
        {1, "GC_EA_SE2_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE2", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE2_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE2", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe3CountersGfx12 = {
        {1, "GC_EA_SE3_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE3", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE3_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE3", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe4CountersGfx12 = {
        {1, "GC_EA_SE4_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE4", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE4_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE4", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe5CountersGfx12 = {
        {1, "GC_EA_SE5_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE5", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE5_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE5", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe6CountersGfx12 = {
        {1, "GC_EA_SE6_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE6", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE6_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE6", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe7CountersGfx12 = {
        {1, "GC_EA_SE7_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE7", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE7_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE7", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe8CountersGfx12 = {
        {1, "GC_EA_SE8_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE8", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE8_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE8", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe9CountersGfx12 = {
        {1, "GC_EA_SE9_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE9", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE9_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE9", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe10CountersGfx12 = {
        {1, "GC_EA_SE10_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE10", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE10_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE10", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe11CountersGfx12 = {
        {1, "GC_EA_SE11_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE11", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE11_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE11", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe12CountersGfx12 = {
        {1, "GC_EA_SE12_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE12", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE12_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE12", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe13CountersGfx12 = {
        {1, "GC_EA_SE13_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE13", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE13_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE13", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe14CountersGfx12 = {
        {1, "GC_EA_SE14_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE14", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE14_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE14", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe15CountersGfx12 = {
        {1, "GC_EA_SE15_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE15", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE15_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE15", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe16CountersGfx12 = {
        {1, "GC_EA_SE16_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE16", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE16_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE16", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe17CountersGfx12 = {
        {1, "GC_EA_SE17_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE17", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE17_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE17", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe18CountersGfx12 = {
        {1, "GC_EA_SE18_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE18", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE18_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE18", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe19CountersGfx12 = {
        {1, "GC_EA_SE19_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE19", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE19_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE19", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe20CountersGfx12 = {
        {1, "GC_EA_SE20_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE20", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE20_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE20", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe21CountersGfx12 = {
        {1, "GC_EA_SE21_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE21", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE21_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE21", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe22CountersGfx12 = {
        {1, "GC_EA_SE22_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE22", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE22_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE22", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe23CountersGfx12 = {
        {1, "GC_EA_SE23_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE23", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE23_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE23", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe24CountersGfx12 = {
        {1, "GC_EA_SE24_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE24", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE24_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE24", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe25CountersGfx12 = {
        {1, "GC_EA_SE25_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE25", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE25_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE25", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe26CountersGfx12 = {
        {1, "GC_EA_SE26_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE26", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE26_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE26", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe27CountersGfx12 = {
        {1, "GC_EA_SE27_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE27", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE27_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE27", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe28CountersGfx12 = {
        {1, "GC_EA_SE28_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE28", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE28_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE28", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe29CountersGfx12 = {
        {1, "GC_EA_SE29_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE29", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE29_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE29", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe30CountersGfx12 = {
        {1, "GC_EA_SE30_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE30", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE30_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE30", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGcEaSe31CountersGfx12 = {
        {1, "GC_EA_SE31_PERF_SEL_SARB_IO_RD_SIZE_REQ", "GC_EA_SE31", "1 | Total amount of requested IO Read Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GC_EA_SE31_PERF_SEL_SARB_IO_WR_SIZE_REQ", "GC_EA_SE31", "2 | Total amount of requested IO Write Data in 32B resolution", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
    std::vector<GpaHardwareCounterDesc> kGpuTimeCountersGfx12 = {
        {0, "GPUTime_BOTTOM_TO_BOTTOM_DURATION", "GPUTime", "delta between the previous command reaching bottom of pipe and the current command reaching bottom of pipe, will not include latency of first data to travel through pipeline, best for large data sets.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {1, "GPUTime_BOTTOM_TO_BOTTOM_START", "GPUTime", "time of the previous command reaching bottom of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GPUTime_BOTTOM_TO_BOTTOM_END", "GPUTime", "time of the current command reaching bottom of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {3, "GPUTime_TOP_TO_BOTTOM_DURATION", "GPUTime", "execution duration of the current command from top of pipe to bottom of pipe, may include overhead of time in queue", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {4, "GPUTime_TOP_TO_BOTTOM_START", "GPUTime", "time that the current command reaches the top of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "GPUTime_TOP_TO_BOTTOM_END", "GPUTime", "time that the current command reaches the bottom of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
} // counter_gfx12

// clang-format on
