0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/28F640P30.v,1552462717,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/clock.v,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/clock.v,1552462717,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/BankLib.h,1552462717,verilog,,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1552462717,verilog,,,,,,,,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/TimingData.h,1552462717,verilog,,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/UserData.h,1552462717,verilog,,,,,,,,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/data.h,1552462717,verilog,,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/def.h,1552462717,verilog,,,,,,,,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/sram_model.v,1552462717,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv,1552462717,systemVerilog,,,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,1565971727,verilog,,,,,,,,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex.v,1565972371,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex_mem.v,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,ex,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex_mem.v,1565973119,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id.v,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,ex_mem,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id.v,1565972157,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_ex.v,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,id,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_ex.v,1565972246,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/if_id.v,,id_ex,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/if_id.v,1565807565,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem.v,,if_id,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem.v,1565973118,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem_wb.v,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,mem,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem_wb.v,1565975630,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/pc_reg.v,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,mem_wb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/pc_reg.v,1565808676,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/regfile.v,,pc_reg,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/regfile.v,1565971736,verilog,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/sram_model.v,,regfile,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v,1565974447,verilog,,,C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
