// Seed: 3499646709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    output wire id_0,
    output wor  id_1,
    output tri0 id_2,
    input  wand id_3,
    input  wire id_4
);
  wire id_6;
  id_7 :
  assert property (@(posedge id_6) 1)
  else $display(1, !id_4);
  module_0(
      id_7, id_6, id_7, id_6
  );
  uwire id_8;
  initial begin
    id_0 = id_8;
  end
  wire id_9;
  tri0 id_10 = 1'b0;
  nand (id_2, id_3, id_4, id_6, id_7);
  wire id_11;
  assign id_10 = 1;
endmodule
