$date
  Sun Sep 18 16:16:51 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clk $end
$var reg 1 " ram_we $end
$var reg 8 # ram_address[7:0] $end
$var reg 8 $ ram_input[7:0] $end
$var reg 8 % ram_output[7:0] $end
$var reg 1 & ram_enable $end
$var reg 1 ' ram_ready $end
$var reg 8 ( mem_address[7:0] $end
$var reg 8 ) port_reg[7:0] $end
$var reg 1 * port_read $end
$var reg 1 + port_write $end
$var reg 1 , halt $end
$scope module ram0 $end
$var reg 1 - clock $end
$var reg 1 . we $end
$var reg 8 / address[7:0] $end
$var reg 8 0 datain[7:0] $end
$var reg 8 1 dataout[7:0] $end
$comment ram is not handled $end
$var reg 8 2 read_address[7:0] $end
$upscope $end
$scope module tis0 $end
$var reg 1 3 clk $end
$var reg 1 4 rst $end
$var reg 1 5 hlt $end
$var reg 8 6 io_in[7:0] $end
$var reg 1 7 io_read $end
$var reg 8 8 io_out[7:0] $end
$var reg 1 9 io_write $end
$var reg 8 : mem_addr[7:0] $end
$var reg 8 ; mem_val[7:0] $end
$var reg 1 < mem_enable $end
$var reg 1 = mem_ready $end
$var reg 8 > ip[7:0] $end
$var reg 8 ? acc[7:0] $end
$var reg 8 @ bak[7:0] $end
$var reg 8 A instr_coded[7:0] $end
$var reg 4 B instruction[3:0] $end
$var reg 4 C info1[3:0] $end
$var reg 8 D info2[7:0] $end
$comment fsm_state is not handled $end
$var integer 32 E current_state $end
$upscope $end
$enddefinitions $end
#0
0!
0"
bUUUUUUUU #
bUUUUUUUU $
bUUUUUUUU %
U&
0'
bUUUUUUUU (
bUUUUUUUU )
0*
0+
0,
0-
0.
bUUUUUUUU /
bUUUUUUUU 0
bUUUUUUUU 1
bUUUUUUUU 2
03
04
05
bUUUUUUUU 6
07
bUUUUUUUU 8
09
bUUUUUUUU :
bUUUUUUUU ;
U<
0=
bUUUUUUUU >
bUUUUUUUU ?
bUUUUUUUU @
bUUUUUUUU A
bUUUU B
bUUUU C
bUUUUUUUU D
b10000000000000000000000000000000 E
#1000000
1!
1"
b00000000 #
b00001010 $
b00001010 %
0&
1-
1.
b00000000 /
b00001010 0
b00001010 1
b00000000 2
13
b00001010 ;
0<
b00000000 >
b00000000 ?
b00000000 @
b0 E
#2000000
0!
0-
03
#3000000
1!
b00000001 #
b11111111 $
b11111111 %
1&
b00000000 (
1-
b00000001 /
b11111111 0
b11111111 1
b00000001 2
13
b00000000 :
b11111111 ;
1<
b1 E
#4000000
0!
0-
03
#5000000
1!
b00000010 #
b00011100 $
b00011100 %
1-
b00000010 /
b00011100 0
b00011100 1
b00000010 2
13
b00011100 ;
#6000000
0!
0-
03
#7000000
1!
b00000011 #
b00000000 $
b00000000 %
1-
b00000011 /
b00000000 0
b00000000 1
b00000011 2
13
b00000000 ;
#8000000
0!
0-
03
#9000000
1!
b00000100 #
b00000111 $
b00000111 %
1-
b00000100 /
b00000111 0
b00000111 1
b00000100 2
13
b00000111 ;
#10000000
0!
0-
03
#11000000
1!
0"
b00000000 #
b00001010 %
1'
1-
0.
b00000000 /
b00001010 1
b00000000 2
13
b00001010 ;
1=
#12000000
0!
0-
03
#13000000
1!
0&
1-
13
0<
b00000001 >
b00001010 A
b1010 B
b0000 C
b10 E
#14000000
0!
0-
03
#15000000
1!
1&
0'
b00000001 (
1-
13
b00000001 :
1<
0=
b11 E
#16000000
0!
0-
03
#17000000
1!
b00000001 #
b11111111 %
1'
1-
b00000001 /
b11111111 1
b00000001 2
13
b11111111 ;
1=
#18000000
0!
0-
03
#19000000
1!
0&
1-
13
0<
b00000010 >
b11111111 D
b100 E
#20000000
0!
0-
03
#21000000
1!
0'
1-
13
0=
b11111111 ?
b101 E
#22000000
0!
0-
03
#23000000
1!
1&
b00000010 (
1-
13
b00000010 :
1<
b1 E
#24000000
0!
0-
03
#25000000
1!
b00000010 #
b00011100 %
1'
1-
b00000010 /
b00011100 1
b00000010 2
13
b00011100 ;
1=
#26000000
0!
0-
03
#27000000
1!
0&
1-
13
0<
b00000011 >
b00011100 A
b1100 B
b0001 C
b10 E
#28000000
0!
0-
03
#29000000
1!
1&
0'
b00000011 (
1-
13
b00000011 :
1<
0=
b11 E
#30000000
0!
0-
03
#31000000
1!
b00000011 #
b00000000 %
1'
1-
b00000011 /
b00000000 1
b00000011 2
13
b00000000 ;
1=
#32000000
0!
0-
03
#33000000
1!
0&
1-
13
0<
b00000100 >
b00000000 D
b100 E
#34000000
0!
0-
03
#35000000
1!
0'
1-
13
0=
b101 E
#36000000
0!
0-
03
#37000000
1!
1&
b00000100 (
1-
13
b00000100 :
1<
b1 E
#38000000
0!
0-
03
#39000000
1!
b00000100 #
b00000111 %
1'
1-
b00000100 /
b00000111 1
b00000100 2
13
b00000111 ;
1=
#40000000
0!
0-
03
#41000000
1!
0&
1-
13
0<
b00000101 >
b00000111 A
b0111 B
b0000 C
b10 E
#42000000
0!
0-
03
#43000000
1!
0'
1-
13
0=
b101 E
#44000000
0!
1,
0-
03
15
#45000000
