1. Verilog module
	1. Structure
	 ```Verilog 
	 module moduleName(I/O ports);
		   input inputPorts;
		   output outputPorts;
		   wire wireConnections;
		   // Parallel statements
	endmodule
	```
	2. 