{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: avgpool2d"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl"
            , "line":3
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"avgpool2d.B2"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/avgpool/avgpool_NDRange.cl"
                , "line":13
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Thread capacity = 152"
            }
            , {
              "type":"text"
              , "text":"Thread capacity = 152"
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
