/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:31 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_DCD_PIPE_CTL_0_H__
#define BCHP_DCD_PIPE_CTL_0_H__

/***************************************************************************
 *DCD_PIPE_CTL_0
 ***************************************************************************/
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG          0x00c26000 /* [RO][32] Decoder Core configuration information */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE         0x00c26004 /* [CFG][32] pipe clock gating */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG         0x00c26008 /* [RW][32] Software reset register */
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS     0x00c2600c /* [RO][32] Pipe reset stop status */
#define BCHP_DCD_PIPE_CTL_0_OUTPUT_CLIENT_SEL    0x00c26010 /* [CFG][32] Output SCB Client Selection */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL 0x00c26014 /* [CFG][32] Multipipe PFRI Arbiter Controls */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS 0x00c26018 /* [RO][32] Multipipe PFRI Arbiter Status */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_UV 0x00c2601c /* [RO][32] Multipipe PFRI Arbiter Status */
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN       0x00c2602c /* [RW][32] Ram Power Down Control */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_TRANSMIT  0x00c26030 /* [CFG][32] Inter-CPU L2R Transmit Data Register */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_RECEIVE   0x00c26034 /* [RO][32] Inter-CPU L2R Receive Data Register */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS    0x00c26038 /* [RW][32] Inter-CPU L2R Status Register */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_TRANSMIT  0x00c2603c /* [CFG][32] Inter-CPU R2L Transmit Data Register */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_RECEIVE   0x00c26040 /* [RO][32] Inter-CPU R2L Receive Data Register */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS    0x00c26044 /* [RW][32] Inter-CPU R2L Status Register */
#define BCHP_DCD_PIPE_CTL_0_RECON_DEBUG_REG      0x00c26080 /* [RW][32] Reconstructor debug register */
#define BCHP_DCD_PIPE_CTL_0_IXFORM_DEBUG_REG     0x00c26084 /* [RW][32] Ixform debug register */
#define BCHP_DCD_PIPE_CTL_0_ILSI_DEBUG_REG       0x00c26088 /* [RW][32] ILSI debug register */
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL       0x00c2608c /* [RW][32] SCB Shim debug register */
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_READ      0x00c26090 /* [RO][32] SCB Shim debug register */
#define BCHP_DCD_PIPE_CTL_0_SHIM_ERROR_REG       0x00c26094 /* [RO][32] SCB Shim error register */
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT   0x00c26100 /* [CFG][32] Legacy deblock stripe height */
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_WIDTH    0x00c26180 /* [CFG][32] Legacy deblock stripe width */
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_LUMA  0x00c26400 /* [WO][32] Legacy deblock luma picture base */
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_CHROMA 0x00c26404 /* [WO][32] Legacy deblock chroma picture base */

/***************************************************************************
 *CORE_CONFIG - Decoder Core configuration information
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: reserved0 [31:25] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_reserved0_MASK             0xfe000000
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_reserved0_SHIFT            25

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: Addr_Map [24:24] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_Addr_Map_MASK              0x01000000
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_Addr_Map_SHIFT             24

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: OLCPU_sync [23:23] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_OLCPU_sync_MASK            0x00800000
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_OLCPU_sync_SHIFT           23

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: ILCPU_sync [22:22] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_ILCPU_sync_MASK            0x00400000
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_ILCPU_sync_SHIFT           22

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: reserved1 [21:21] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_reserved1_MASK             0x00200000
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_reserved1_SHIFT            21

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: SCB8_mode [20:20] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_SCB8_mode_MASK             0x00100000
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_SCB8_mode_SHIFT            20

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: Pipe_Num [19:16] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_Pipe_Num_MASK              0x000f0000
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_Pipe_Num_SHIFT             16

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: HEVD_SplitLumaChroma [15:15] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_HEVD_SplitLumaChroma_MASK  0x00008000
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_HEVD_SplitLumaChroma_SHIFT 15

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: HEVD_dualpipe [14:14] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_HEVD_dualpipe_MASK         0x00004000
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_HEVD_dualpipe_SHIFT        14

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: HEVD_10bit [13:13] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_HEVD_10bit_MASK            0x00002000
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_HEVD_10bit_SHIFT           13

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: AVD_present [12:12] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_AVD_present_MASK           0x00001000
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_AVD_present_SHIFT          12

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: SID_present [11:11] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_SID_present_MASK           0x00000800
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_SID_present_SHIFT          11

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: HEVD_4K [10:10] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_HEVD_4K_MASK               0x00000400
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_HEVD_4K_SHIFT              10

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: HEVD_present [09:09] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_HEVD_present_MASK          0x00000200
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_HEVD_present_SHIFT         9

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: BLD_present [08:08] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_BLD_present_MASK           0x00000100
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_BLD_present_SHIFT          8

/* DCD_PIPE_CTL_0 :: CORE_CONFIG :: ID [07:00] */
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_ID_MASK                    0x000000ff
#define BCHP_DCD_PIPE_CTL_0_CORE_CONFIG_ID_SHIFT                   0

/***************************************************************************
 *AVD_CLK_GATE - pipe clock gating
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: reserved0 [31:14] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_reserved0_MASK            0xffffc000
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_reserved0_SHIFT           14

/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: block_gate_disable [13:13] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_block_gate_disable_MASK   0x00002000
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_block_gate_disable_SHIFT  13
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_block_gate_disable_DEFAULT 0x00000000

/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: clk_hevd [12:12] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_hevd_MASK             0x00001000
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_hevd_SHIFT            12
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_hevd_DEFAULT          0x00000000

/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: clk_avd [11:11] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_avd_MASK              0x00000800
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_avd_SHIFT             11
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_avd_DEFAULT           0x00000000

/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: reserved1 [10:07] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_reserved1_MASK            0x00000780
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_reserved1_SHIFT           7

/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: clk_intra [06:06] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_intra_MASK            0x00000040
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_intra_SHIFT           6
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_intra_DEFAULT         0x00000000

/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: clk_vframe [05:05] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_vframe_MASK           0x00000020
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_vframe_SHIFT          5
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_vframe_DEFAULT        0x00000000

/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: clk_avc [04:04] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_avc_MASK              0x00000010
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_avc_SHIFT             4
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_avc_DEFAULT           0x00000000

/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: clk_vc1 [03:03] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_vc1_MASK              0x00000008
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_vc1_SHIFT             3
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_vc1_DEFAULT           0x00000000

/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: clk_vc1_db [02:02] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_vc1_db_MASK           0x00000004
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_vc1_db_SHIFT          2
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_vc1_db_DEFAULT        0x00000000

/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: clk_mp4 [01:01] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_mp4_MASK              0x00000002
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_mp4_SHIFT             1
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_mp4_DEFAULT           0x00000000

/* DCD_PIPE_CTL_0 :: AVD_CLK_GATE :: clk_mp2 [00:00] */
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_mp2_MASK              0x00000001
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_mp2_SHIFT             0
#define BCHP_DCD_PIPE_CTL_0_AVD_CLK_GATE_clk_mp2_DEFAULT           0x00000000

/***************************************************************************
 *SW_RESET_REG - Software reset register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: reserved0 [31:19] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_reserved0_MASK            0xfff80000
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_reserved0_SHIFT           19

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: ResetUseClientInit [18:18] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_ResetUseClientInit_MASK   0x00040000
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_ResetUseClientInit_SHIFT  18
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_ResetUseClientInit_DEFAULT 0x00000000

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: PipeReset [17:17] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_PipeReset_MASK            0x00020000
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_PipeReset_SHIFT           17
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_PipeReset_DEFAULT         0x00000000

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: PipeStop [16:16] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_PipeStop_MASK             0x00010000
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_PipeStop_SHIFT            16
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_PipeStop_DEFAULT          0x00000000

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: reserved1 [15:08] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_reserved1_MASK            0x0000ff00
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_reserved1_SHIFT           8

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: SCB_arb_reset [07:07] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_SCB_arb_reset_MASK        0x00000080
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_SCB_arb_reset_SHIFT       7
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_SCB_arb_reset_DEFAULT     0x00000000

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: AVD_hard_reset [06:06] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_AVD_hard_reset_MASK       0x00000040
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_AVD_hard_reset_SHIFT      6
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_AVD_hard_reset_DEFAULT    0x00000000

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: DBshim_reset [05:05] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_DBshim_reset_MASK         0x00000020
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_DBshim_reset_SHIFT        5
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_DBshim_reset_DEFAULT      0x00000000

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: HEVD_be_hard_reset [04:04] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_be_hard_reset_MASK   0x00000010
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_be_hard_reset_SHIFT  4
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_be_hard_reset_DEFAULT 0x00000000

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: HEVD_fe_hard_reset [03:03] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_fe_hard_reset_MASK   0x00000008
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_fe_hard_reset_SHIFT  3
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_fe_hard_reset_DEFAULT 0x00000000

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: HEVD_be_reset [02:02] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_be_reset_MASK        0x00000004
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_be_reset_SHIFT       2
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_be_reset_DEFAULT     0x00000000

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: HEVD_fe_reset [01:01] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_fe_reset_MASK        0x00000002
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_fe_reset_SHIFT       1
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_HEVD_fe_reset_DEFAULT     0x00000000

/* DCD_PIPE_CTL_0 :: SW_RESET_REG :: ILSI_reset [00:00] */
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_ILSI_reset_MASK           0x00000001
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_ILSI_reset_SHIFT          0
#define BCHP_DCD_PIPE_CTL_0_SW_RESET_REG_ILSI_reset_DEFAULT        0x00000000

/***************************************************************************
 *PIPE_STOP_STATUS - Pipe reset stop status
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: PIPE_STOP_STATUS :: reserved0 [31:03] */
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS_reserved0_MASK        0xfffffff8
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS_reserved0_SHIFT       3

/* DCD_PIPE_CTL_0 :: PIPE_STOP_STATUS :: pcache_stop [02:02] */
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS_pcache_stop_MASK      0x00000004
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS_pcache_stop_SHIFT     2
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS_pcache_stop_DEFAULT   0x00000000

/* DCD_PIPE_CTL_0 :: PIPE_STOP_STATUS :: strm_vg_stop [01:01] */
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS_strm_vg_stop_MASK     0x00000002
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS_strm_vg_stop_SHIFT    1
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS_strm_vg_stop_DEFAULT  0x00000000

/* DCD_PIPE_CTL_0 :: PIPE_STOP_STATUS :: output_stop [00:00] */
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS_output_stop_MASK      0x00000001
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS_output_stop_SHIFT     0
#define BCHP_DCD_PIPE_CTL_0_PIPE_STOP_STATUS_output_stop_DEFAULT   0x00000000

/***************************************************************************
 *OUTPUT_CLIENT_SEL - Output SCB Client Selection
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: OUTPUT_CLIENT_SEL :: reserved0 [31:01] */
#define BCHP_DCD_PIPE_CTL_0_OUTPUT_CLIENT_SEL_reserved0_MASK       0xfffffffe
#define BCHP_DCD_PIPE_CTL_0_OUTPUT_CLIENT_SEL_reserved0_SHIFT      1

/* DCD_PIPE_CTL_0 :: OUTPUT_CLIENT_SEL :: output_client [00:00] */
#define BCHP_DCD_PIPE_CTL_0_OUTPUT_CLIENT_SEL_output_client_MASK   0x00000001
#define BCHP_DCD_PIPE_CTL_0_OUTPUT_CLIENT_SEL_output_client_SHIFT  0
#define BCHP_DCD_PIPE_CTL_0_OUTPUT_CLIENT_SEL_output_client_DEFAULT 0x00000000

/***************************************************************************
 *MULTIPIPE_PFRI_ARB_CTL - Multipipe PFRI Arbiter Controls
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_CTL :: reserved0 [31:20] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_reserved0_MASK  0xfff00000
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_reserved0_SHIFT 20

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_CTL :: arb_sw_reset [19:19] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_arb_sw_reset_MASK 0x00080000
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_arb_sw_reset_SHIFT 19
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_arb_sw_reset_DEFAULT 0x00000000

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_CTL :: remap_shift [18:17] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_remap_shift_MASK 0x00060000
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_remap_shift_SHIFT 17
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_remap_shift_DEFAULT 0x00000000

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_CTL :: end_of_line_delta [16:12] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_end_of_line_delta_MASK 0x0001f000
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_end_of_line_delta_SHIFT 12
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_end_of_line_delta_DEFAULT 0x00000000

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_CTL :: pipe0_offset [11:02] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_pipe0_offset_MASK 0x00000ffc
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_pipe0_offset_SHIFT 2
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_pipe0_offset_DEFAULT 0x00000000

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_CTL :: arb_enable [01:01] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_arb_enable_MASK 0x00000002
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_arb_enable_SHIFT 1
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_arb_enable_DEFAULT 0x00000000

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_CTL :: picture_start [00:00] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_picture_start_MASK 0x00000001
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_picture_start_SHIFT 0
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_CTL_picture_start_DEFAULT 0x00000000

/***************************************************************************
 *MULTIPIPE_PFRI_ARB_STATUS - Multipipe PFRI Arbiter Status
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_STATUS :: reserved0 [31:05] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_reserved0_MASK 0xffffffe0
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_reserved0_SHIFT 5

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_STATUS :: arb_fifo_full [04:04] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_arb_fifo_full_MASK 0x00000010
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_arb_fifo_full_SHIFT 4

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_STATUS :: arb_fifo_not_empty [03:03] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_arb_fifo_not_empty_MASK 0x00000008
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_arb_fifo_not_empty_SHIFT 3

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_STATUS :: arb_state [02:00] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_arb_state_MASK 0x00000007
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_arb_state_SHIFT 0

/***************************************************************************
 *MULTIPIPE_PFRI_ARB_STATUS_UV - Multipipe PFRI Arbiter Status
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_STATUS_UV :: reserved0 [31:05] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_UV_reserved0_MASK 0xffffffe0
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_UV_reserved0_SHIFT 5

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_STATUS_UV :: arb_fifo_full [04:04] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_UV_arb_fifo_full_MASK 0x00000010
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_UV_arb_fifo_full_SHIFT 4

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_STATUS_UV :: arb_fifo_not_empty [03:03] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_UV_arb_fifo_not_empty_MASK 0x00000008
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_UV_arb_fifo_not_empty_SHIFT 3

/* DCD_PIPE_CTL_0 :: MULTIPIPE_PFRI_ARB_STATUS_UV :: arb_state [02:00] */
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_UV_arb_state_MASK 0x00000007
#define BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_UV_arb_state_SHIFT 0

/***************************************************************************
 *RAM_POWER_DOWN - Ram Power Down Control
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: RAM_POWER_DOWN :: reserved0 [31:12] */
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_reserved0_MASK          0xfffff000
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_reserved0_SHIFT         12

/* DCD_PIPE_CTL_0 :: RAM_POWER_DOWN :: AVD_iso [11:11] */
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_iso_MASK            0x00000800
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_iso_SHIFT           11
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_iso_DEFAULT         0x00000001

/* DCD_PIPE_CTL_0 :: RAM_POWER_DOWN :: AVD_powerok [10:10] */
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_powerok_MASK        0x00000400
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_powerok_SHIFT       10
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_powerok_DEFAULT     0x00000001

/* DCD_PIPE_CTL_0 :: RAM_POWER_DOWN :: AVD_poweron [09:09] */
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_poweron_MASK        0x00000200
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_poweron_SHIFT       9
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_poweron_DEFAULT     0x00000001

/* DCD_PIPE_CTL_0 :: RAM_POWER_DOWN :: AVD_pda [08:08] */
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_pda_MASK            0x00000100
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_pda_SHIFT           8
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_AVD_pda_DEFAULT         0x00000001

/* DCD_PIPE_CTL_0 :: RAM_POWER_DOWN :: reserved1 [07:04] */
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_reserved1_MASK          0x000000f0
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_reserved1_SHIFT         4

/* DCD_PIPE_CTL_0 :: RAM_POWER_DOWN :: HEVD_iso [03:03] */
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_iso_MASK           0x00000008
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_iso_SHIFT          3
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_iso_DEFAULT        0x00000001

/* DCD_PIPE_CTL_0 :: RAM_POWER_DOWN :: HEVD_powerok [02:02] */
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_powerok_MASK       0x00000004
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_powerok_SHIFT      2
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_powerok_DEFAULT    0x00000001

/* DCD_PIPE_CTL_0 :: RAM_POWER_DOWN :: HEVD_poweron [01:01] */
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_poweron_MASK       0x00000002
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_poweron_SHIFT      1
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_poweron_DEFAULT    0x00000001

/* DCD_PIPE_CTL_0 :: RAM_POWER_DOWN :: HEVD_pda [00:00] */
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_pda_MASK           0x00000001
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_pda_SHIFT          0
#define BCHP_DCD_PIPE_CTL_0_RAM_POWER_DOWN_HEVD_pda_DEFAULT        0x00000001

/***************************************************************************
 *IPCOMM_L2R_TRANSMIT - Inter-CPU L2R Transmit Data Register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: IPCOMM_L2R_TRANSMIT :: Data [31:00] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_TRANSMIT_Data_MASK          0xffffffff
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_TRANSMIT_Data_SHIFT         0
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_TRANSMIT_Data_DEFAULT       0x00000000

/***************************************************************************
 *IPCOMM_L2R_RECEIVE - Inter-CPU L2R Receive Data Register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: IPCOMM_L2R_RECEIVE :: Data [31:00] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_RECEIVE_Data_MASK           0xffffffff
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_RECEIVE_Data_SHIFT          0
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_RECEIVE_Data_DEFAULT        0x00000000

/***************************************************************************
 *IPCOMM_L2R_STATUS - Inter-CPU L2R Status Register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: IPCOMM_L2R_STATUS :: reserved0 [31:08] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_reserved0_MASK       0xffffff00
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_reserved0_SHIFT      8

/* DCD_PIPE_CTL_0 :: IPCOMM_L2R_STATUS :: xmit_level [07:04] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_level_MASK      0x000000f0
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_level_SHIFT     4
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_level_DEFAULT   0x00000000

/* DCD_PIPE_CTL_0 :: IPCOMM_L2R_STATUS :: xmit_full [03:03] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_full_MASK       0x00000008
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_full_SHIFT      3
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_full_DEFAULT    0x00000000

/* DCD_PIPE_CTL_0 :: IPCOMM_L2R_STATUS :: xmit_err [02:02] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_err_MASK        0x00000004
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_err_SHIFT       2
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_err_DEFAULT     0x00000000

/* DCD_PIPE_CTL_0 :: IPCOMM_L2R_STATUS :: rcv_full [01:01] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_rcv_full_MASK        0x00000002
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_rcv_full_SHIFT       1
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_rcv_full_DEFAULT     0x00000000

/* DCD_PIPE_CTL_0 :: IPCOMM_L2R_STATUS :: xmit_empty [00:00] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_empty_MASK      0x00000001
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_empty_SHIFT     0
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_STATUS_xmit_empty_DEFAULT   0x00000001

/***************************************************************************
 *IPCOMM_R2L_TRANSMIT - Inter-CPU R2L Transmit Data Register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: IPCOMM_R2L_TRANSMIT :: Data [31:00] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_TRANSMIT_Data_MASK          0xffffffff
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_TRANSMIT_Data_SHIFT         0
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_TRANSMIT_Data_DEFAULT       0x00000000

/***************************************************************************
 *IPCOMM_R2L_RECEIVE - Inter-CPU R2L Receive Data Register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: IPCOMM_R2L_RECEIVE :: Data [31:00] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_RECEIVE_Data_MASK           0xffffffff
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_RECEIVE_Data_SHIFT          0
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_RECEIVE_Data_DEFAULT        0x00000000

/***************************************************************************
 *IPCOMM_R2L_STATUS - Inter-CPU R2L Status Register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: IPCOMM_R2L_STATUS :: reserved0 [31:08] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_reserved0_MASK       0xffffff00
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_reserved0_SHIFT      8

/* DCD_PIPE_CTL_0 :: IPCOMM_R2L_STATUS :: xmit_level [07:04] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_level_MASK      0x000000f0
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_level_SHIFT     4
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_level_DEFAULT   0x00000000

/* DCD_PIPE_CTL_0 :: IPCOMM_R2L_STATUS :: xmit_full [03:03] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_full_MASK       0x00000008
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_full_SHIFT      3
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_full_DEFAULT    0x00000000

/* DCD_PIPE_CTL_0 :: IPCOMM_R2L_STATUS :: xmit_err [02:02] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_err_MASK        0x00000004
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_err_SHIFT       2
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_err_DEFAULT     0x00000000

/* DCD_PIPE_CTL_0 :: IPCOMM_R2L_STATUS :: rcv_full [01:01] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_rcv_full_MASK        0x00000002
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_rcv_full_SHIFT       1
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_rcv_full_DEFAULT     0x00000000

/* DCD_PIPE_CTL_0 :: IPCOMM_R2L_STATUS :: xmit_empty [00:00] */
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_empty_MASK      0x00000001
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_empty_SHIFT     0
#define BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_STATUS_xmit_empty_DEFAULT   0x00000001

/***************************************************************************
 *RECON_DEBUG_REG - Reconstructor debug register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: RECON_DEBUG_REG :: Recon_debug_data [31:00] */
#define BCHP_DCD_PIPE_CTL_0_RECON_DEBUG_REG_Recon_debug_data_MASK  0xffffffff
#define BCHP_DCD_PIPE_CTL_0_RECON_DEBUG_REG_Recon_debug_data_SHIFT 0

/***************************************************************************
 *IXFORM_DEBUG_REG - Ixform debug register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: IXFORM_DEBUG_REG :: Ixform_debug_data [31:00] */
#define BCHP_DCD_PIPE_CTL_0_IXFORM_DEBUG_REG_Ixform_debug_data_MASK 0xffffffff
#define BCHP_DCD_PIPE_CTL_0_IXFORM_DEBUG_REG_Ixform_debug_data_SHIFT 0

/***************************************************************************
 *ILSI_DEBUG_REG - ILSI debug register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: ILSI_DEBUG_REG :: ILSI_debug_data [31:00] */
#define BCHP_DCD_PIPE_CTL_0_ILSI_DEBUG_REG_ILSI_debug_data_MASK    0xffffffff
#define BCHP_DCD_PIPE_CTL_0_ILSI_DEBUG_REG_ILSI_debug_data_SHIFT   0

/***************************************************************************
 *SHIM_DEBUG_CTL - SCB Shim debug register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: SHIM_DEBUG_CTL :: DB_Shim_active [31:31] */
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_DB_Shim_active_MASK     0x80000000
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_DB_Shim_active_SHIFT    31
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_DB_Shim_active_DEFAULT  0x00000000

/* DCD_PIPE_CTL_0 :: SHIM_DEBUG_CTL :: reserved0 [30:14] */
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_reserved0_MASK          0x7fffc000
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_reserved0_SHIFT         14

/* DCD_PIPE_CTL_0 :: SHIM_DEBUG_CTL :: SCB_debug [13:13] */
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_debug_MASK          0x00002000
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_debug_SHIFT         13
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_debug_DEFAULT       0x00000000

/* DCD_PIPE_CTL_0 :: SHIM_DEBUG_CTL :: reserved1 [12:10] */
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_reserved1_MASK          0x00001c00
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_reserved1_SHIFT         10

/* DCD_PIPE_CTL_0 :: SHIM_DEBUG_CTL :: SCB_debug_select [09:08] */
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_debug_select_MASK   0x00000300
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_debug_select_SHIFT  8
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_debug_select_DEFAULT 0x00000000

/* DCD_PIPE_CTL_0 :: SHIM_DEBUG_CTL :: reserved2 [07:03] */
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_reserved2_MASK          0x000000f8
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_reserved2_SHIFT         3

/* DCD_PIPE_CTL_0 :: SHIM_DEBUG_CTL :: SCB_status_sel [02:01] */
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_status_sel_MASK     0x00000006
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_status_sel_SHIFT    1
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_status_sel_DEFAULT  0x00000000

/* DCD_PIPE_CTL_0 :: SHIM_DEBUG_CTL :: SCB_err_enable [00:00] */
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_err_enable_MASK     0x00000001
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_err_enable_SHIFT    0
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_CTL_SCB_err_enable_DEFAULT  0x00000000

/***************************************************************************
 *SHIM_DEBUG_READ - SCB Shim debug register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: SHIM_DEBUG_READ :: SCB_shim_debug_data [31:00] */
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_READ_SCB_shim_debug_data_MASK 0xffffffff
#define BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_READ_SCB_shim_debug_data_SHIFT 0

/***************************************************************************
 *SHIM_ERROR_REG - SCB Shim error register
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: SHIM_ERROR_REG :: SCB_shim_error [31:00] */
#define BCHP_DCD_PIPE_CTL_0_SHIM_ERROR_REG_SCB_shim_error_MASK     0xffffffff
#define BCHP_DCD_PIPE_CTL_0_SHIM_ERROR_REG_SCB_shim_error_SHIFT    0

/***************************************************************************
 *DBLK_STRIPE_HEIGHT - Legacy deblock stripe height
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: DBLK_STRIPE_HEIGHT :: reserved0 [31:27] */
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_reserved0_MASK      0xf8000000
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_reserved0_SHIFT     27

/* DCD_PIPE_CTL_0 :: DBLK_STRIPE_HEIGHT :: Chroma_Height [26:16] */
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_Chroma_Height_MASK  0x07ff0000
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_Chroma_Height_SHIFT 16
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_Chroma_Height_DEFAULT 0x00000000

/* DCD_PIPE_CTL_0 :: DBLK_STRIPE_HEIGHT :: reserved1 [15:14] */
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_reserved1_MASK      0x0000c000
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_reserved1_SHIFT     14

/* DCD_PIPE_CTL_0 :: DBLK_STRIPE_HEIGHT :: Height [13:02] */
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_Height_MASK         0x00003ffc
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_Height_SHIFT        2
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_Height_DEFAULT      0x00000000

/* DCD_PIPE_CTL_0 :: DBLK_STRIPE_HEIGHT :: reserved2 [01:00] */
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_reserved2_MASK      0x00000003
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_HEIGHT_reserved2_SHIFT     0

/***************************************************************************
 *DBLK_STRIPE_WIDTH - Legacy deblock stripe width
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: DBLK_STRIPE_WIDTH :: reserved0 [31:02] */
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_WIDTH_reserved0_MASK       0xfffffffc
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_WIDTH_reserved0_SHIFT      2

/* DCD_PIPE_CTL_0 :: DBLK_STRIPE_WIDTH :: Stripe_Width [01:00] */
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_WIDTH_Stripe_Width_MASK    0x00000003
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_WIDTH_Stripe_Width_SHIFT   0
#define BCHP_DCD_PIPE_CTL_0_DBLK_STRIPE_WIDTH_Stripe_Width_DEFAULT 0x00000000

/***************************************************************************
 *DBLK_PICT_BASE_LUMA - Legacy deblock luma picture base
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: DBLK_PICT_BASE_LUMA :: Addr [31:12] */
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_LUMA_Addr_MASK          0xfffff000
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_LUMA_Addr_SHIFT         12
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_LUMA_Addr_DEFAULT       0x00000000

/* DCD_PIPE_CTL_0 :: DBLK_PICT_BASE_LUMA :: reserved0 [11:00] */
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_LUMA_reserved0_MASK     0x00000fff
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_LUMA_reserved0_SHIFT    0

/***************************************************************************
 *DBLK_PICT_BASE_CHROMA - Legacy deblock chroma picture base
 ***************************************************************************/
/* DCD_PIPE_CTL_0 :: DBLK_PICT_BASE_CHROMA :: Addr [31:12] */
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_CHROMA_Addr_MASK        0xfffff000
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_CHROMA_Addr_SHIFT       12
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_CHROMA_Addr_DEFAULT     0x00000000

/* DCD_PIPE_CTL_0 :: DBLK_PICT_BASE_CHROMA :: reserved0 [11:00] */
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_CHROMA_reserved0_MASK   0x00000fff
#define BCHP_DCD_PIPE_CTL_0_DBLK_PICT_BASE_CHROMA_reserved0_SHIFT  0

#endif /* #ifndef BCHP_DCD_PIPE_CTL_0_H__ */

/* End of File */
