"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (3bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 14
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         31
    Sequential        :         24
    Combinational     :          7

  Latency Index       :          8
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.17ns

  Net                 :         22
  Pin Pair            :         41

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 31 (FU: 5 + REG: 24 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 41(net 22) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	20 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (4bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 14
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         42
    Sequential        :         30
    Combinational     :         12

  Latency Index       :         16
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.17ns

  Net                 :         29
  Pin Pair            :         53

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 42 (FU: 10 + REG: 30 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 53(net 29) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (3bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 14
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         31
    Sequential        :         24
    Combinational     :          7

  Latency Index       :          8
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.17ns

  Net                 :         22
  Pin Pair            :         41

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 31 (FU: 5 + REG: 24 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 41(net 22) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	20 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  2  (8bit:1, 32bit:1)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (4bit:1)
  Data transfer : 51

 === array / memory ===
  read  : 16
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT
10 / 19 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 18 / 18 / 18.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        704
    Sequential        :        252
    Combinational     :        452

  Latency Index       :         46
  Total States        :         18

  Clock Period        :       10ns
  Critical Path Delay :   1.4801ns

  Net                 :        775
  Pin Pair            :      1,618

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 704 (FU: 267 + REG: 252 + MUX: 131 + DEC: 0 + MISC: 54) + pin pair 1,618(net 775) + 1FSM of 18state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	14 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (4bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 14
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         42
    Sequential        :         30
    Combinational     :         12

  Latency Index       :         16
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.17ns

  Net                 :         29
  Pin Pair            :         53

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 42 (FU: 10 + REG: 30 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 53(net 29) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (4bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 14
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         42
    Sequential        :         30
    Combinational     :         12

  Latency Index       :         16
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.17ns

  Net                 :         29
  Pin Pair            :         53

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 42 (FU: 10 + REG: 30 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 53(net 29) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  2  (8bit:1, 32bit:1)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (4bit:1)
  Data transfer : 51

 === array / memory ===
  read  : 16
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT
10 / 19 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 18 / 18 / 18.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        704
    Sequential        :        252
    Combinational     :        452

  Latency Index       :         46
  Total States        :         18

  Clock Period        :       10ns
  Critical Path Delay :   1.4801ns

  Net                 :        775
  Pin Pair            :      1,618

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 704 (FU: 267 + REG: 252 + MUX: 131 + DEC: 0 + MISC: 54) + pin pair 1,618(net 775) + 1FSM of 18state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	14 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (4bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 14
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         42
    Sequential        :         30
    Combinational     :         12

  Latency Index       :         16
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.17ns

  Net                 :         29
  Pin Pair            :         53

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 42 (FU: 10 + REG: 30 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 53(net 29) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  2  (8bit:1, 32bit:1)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (4bit:1)
  Data transfer : 51

 === array / memory ===
  read  : 16
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT
10 / 19 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 18 / 18 / 18.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        704
    Sequential        :        252
    Combinational     :        452

  Latency Index       :         46
  Total States        :         18

  Clock Period        :       10ns
  Critical Path Delay :   1.4801ns

  Net                 :        775
  Pin Pair            :      1,618

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 704 (FU: 267 + REG: 252 + MUX: 131 + DEC: 0 + MISC: 54) + pin pair 1,618(net 775) + 1FSM of 18state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	14 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	28 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (4bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 14
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         42
    Sequential        :         30
    Combinational     :         12

  Latency Index       :         16
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.17ns

  Net                 :         29
  Pin Pair            :         53

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 42 (FU: 10 + REG: 30 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 53(net 29) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	28 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	28 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	28 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 12
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         23
    Sequential        :         18
    Combinational     :          5

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.14ns

  Net                 :         18
  Pin Pair            :         32

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 23 (FU: 3 + REG: 18 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 32(net 18) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	23 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  8  (8bit:1, 32bit:7)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 77

 === array / memory ===
  read  : 19
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,657
    Sequential        :      1,188
    Combinational     :      1,469

  Latency Index       :         12
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :   2.7201ns

  Net                 :      2,294
  Pin Pair            :      5,090

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 2,657 (FU: 884 + REG: 1,188 + MUX: 551 + DEC: 0 + MISC: 34) + pin pair 5,090(net 2,294) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	22 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  8  (8bit:1, 32bit:7)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 77

 === array / memory ===
  read  : 19
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,657
    Sequential        :      1,188
    Combinational     :      1,469

  Latency Index       :         12
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :   2.7201ns

  Net                 :      2,294
  Pin Pair            :      5,090

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 2,657 (FU: 884 + REG: 1,188 + MUX: 551 + DEC: 0 + MISC: 34) + pin pair 5,090(net 2,294) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 12
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         23
    Sequential        :         18
    Combinational     :          5

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.14ns

  Net                 :         18
  Pin Pair            :         32

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 23 (FU: 3 + REG: 18 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 32(net 18) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	23 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	28 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 12
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         23
    Sequential        :         18
    Combinational     :          5

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.14ns

  Net                 :         18
  Pin Pair            :         32

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 23 (FU: 3 + REG: 18 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 32(net 18) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	23 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  8  (8bit:1, 32bit:7)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 77

 === array / memory ===
  read  : 19
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,657
    Sequential        :      1,188
    Combinational     :      1,469

  Latency Index       :         12
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :   2.7201ns

  Net                 :      2,294
  Pin Pair            :      5,090

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 2,657 (FU: 884 + REG: 1,188 + MUX: 551 + DEC: 0 + MISC: 34) + pin pair 5,090(net 2,294) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 12
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         23
    Sequential        :         18
    Combinational     :          5

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.14ns

  Net                 :         18
  Pin Pair            :         32

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 23 (FU: 3 + REG: 18 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 32(net 18) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	23 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (3bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 14
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         31
    Sequential        :         24
    Combinational     :          7

  Latency Index       :          8
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.17ns

  Net                 :         22
  Pin Pair            :         41

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 31 (FU: 5 + REG: 24 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 41(net 22) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	20 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  8  (8bit:1, 32bit:7)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 77

 === array / memory ===
  read  : 19
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,657
    Sequential        :      1,188
    Combinational     :      1,469

  Latency Index       :         12
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :   2.7201ns

  Net                 :      2,294
  Pin Pair            :      5,090

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 2,657 (FU: 884 + REG: 1,188 + MUX: 551 + DEC: 0 + MISC: 34) + pin pair 5,090(net 2,294) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 7 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  4  (8bit:1, 32bit:3)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (3bit:1)
  Data transfer : 59

 === array / memory ===
  read  : 17
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT
10 / 13 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 12 / 12 / 12.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,217
    Sequential        :        432
    Combinational     :        785

  Latency Index       :         24
  Total States        :         12

  Clock Period        :       10ns
  Critical Path Delay :     2.27ns

  Net                 :      1,251
  Pin Pair            :      2,719

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 1,217 (FU: 470 + REG: 432 + MUX: 272 + DEC: 0 + MISC: 43) + pin pair 2,719(net 1,251) + 1FSM of 12state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	16 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  : 16  (8bit:1, 32bit:15)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  Data transfer : 98

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,401
    Sequential        :        972
    Combinational     :      2,429

  Latency Index       :          4
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     3.46ns

  Net                 :      3,426
  Pin Pair            :      6,824

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 3,401 (FU: 2,129 + REG: 972 + MUX: 290 + DEC: 0 + MISC: 10) + pin pair 6,824(net 3,426) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	16 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	28 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  8  (8bit:1, 32bit:7)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 77

 === array / memory ===
  read  : 19
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,657
    Sequential        :      1,188
    Combinational     :      1,469

  Latency Index       :         12
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :   2.7201ns

  Net                 :      2,294
  Pin Pair            :      5,090

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 2,657 (FU: 884 + REG: 1,188 + MUX: 551 + DEC: 0 + MISC: 34) + pin pair 5,090(net 2,294) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	22 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 12
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         23
    Sequential        :         18
    Combinational     :          5

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.14ns

  Net                 :         18
  Pin Pair            :         32

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 23 (FU: 3 + REG: 18 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 32(net 18) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	23 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  8  (8bit:1, 32bit:7)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 77

 === array / memory ===
  read  : 19
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,657
    Sequential        :      1,188
    Combinational     :      1,469

  Latency Index       :         12
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :   2.7201ns

  Net                 :      2,294
  Pin Pair            :      5,090

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 2,657 (FU: 884 + REG: 1,188 + MUX: 551 + DEC: 0 + MISC: 34) + pin pair 5,090(net 2,294) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	28 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 12
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         23
    Sequential        :         18
    Combinational     :          5

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.14ns

  Net                 :         18
  Pin Pair            :         32

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 23 (FU: 3 + REG: 18 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 32(net 18) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	23 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	28 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	28 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	22 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  : 16  (8bit:1, 32bit:15)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  Data transfer : 98

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT
10 / 18 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 17 / 17 / 17.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,394
    Sequential        :      1,182
    Combinational     :      1,212

  Latency Index       :         17
  Total States        :         17

  Clock Period        :       10ns
  Critical Path Delay :      2.4ns

  Net                 :      1,856
  Pin Pair            :      4,620

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 2,394 (FU: 465 + REG: 1,182 + MUX: 707 + DEC: 0 + MISC: 40) + pin pair 4,620(net 1,856) + 1FSM of 17state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  : 16  (8bit:1, 32bit:15)
  &  :  1  (1bit:1)
  |> :  1  (4bit:1)
  Data transfer : 98

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT
10 / 18 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 17 / 17 / 17.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,394
    Sequential        :      1,182
    Combinational     :      1,212

  Latency Index       :         17
  Total States        :         17

  Clock Period        :       10ns
  Critical Path Delay :      2.4ns

  Net                 :      1,856
  Pin Pair            :      4,620

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 2,394 (FU: 465 + REG: 1,182 + MUX: 707 + DEC: 0 + MISC: 40) + pin pair 4,620(net 1,856) + 1FSM of 17state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 5 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :          9

  Port                :         16
    In                :          8
    Out               :          8

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 9(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 6 warning      exist
	22 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

