<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'DC_c' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:17:22.208+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'DC_b' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:17:22.190+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'DC_a' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:17:22.172+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'SPWM_single_phase.2' to 'SPWM_single_phase_2'." projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:17:20.093+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'SPWM_single_phase.1' to 'SPWM_single_phase_1'." projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:17:20.083+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3950.973 ; gain = 1636.453&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:27:16.487+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2536.465 ; gain = 490.387&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3044.066 ; gain = 997.988&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Timing Optimization&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3044.066 ; gain = 997.988&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Technology Mapping&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3063.148 ; gain = 1017.070&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3068.938 ; gain = 1022.859&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3068.938 ; gain = 1022.859&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3068.938 ; gain = 1022.859&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3068.938 ; gain = 1022.859&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3068.938 ; gain = 1022.859&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3068.938 ; gain = 1022.859&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report BlackBoxes: &#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report Cell Usage: &#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|      |Cell          |Count |&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst |     1|&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3068.938 ; gain = 1022.859&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xD;&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 3068.938 ; gain = 983.961&#xD;&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3068.938 ; gain = 1022.859&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:26:16.186+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xD;&#xA;Current IP cache path is c:/Users/valen/Documents/repos/UZ/ultrazohm_sw/ip_cores/uz_xilinx_openhw_ipcores/uz_SPWM_3ph/solution1/impl/verilog/project.cache/ip &#xD;&#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xczu9eg-ffvb1156-2-e -mode out_of_context&#xD;&#xD;&#xA;Starting synth_design&#xD;&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:25:15.900+0200" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;[Sat Jun  3 14:22:23 2023] Launched bd_0_hls_inst_0_synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Users/valen/Documents/repos/UZ/ultrazohm_sw/ip_cores/uz_xilinx_openhw_ipcores/uz_SPWM_3ph/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xD;&#xD;&#xA;[Sat Jun  3 14:22:23 2023] Launched synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Users/valen/Documents/repos/UZ/ultrazohm_sw/ip_cores/uz_xilinx_openhw_ipcores/uz_SPWM_3ph/solution1/impl/verilog/project.runs/synth_1/runme.log&#xD;&#xD;&#xA;[Sat Jun  3 14:22:23 2023] Waiting for synth_1 to finish...&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;*** Running vivado&#xD;&#xD;&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;****** Vivado v2022.2 (64-bit)&#xD;&#xD;&#xA;  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022&#xD;&#xD;&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xD;&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;source bd_0_wrapper.tcl -notrace&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:25:05.855+0200" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1305.477 ; gain = 0.000&#xD;&#xD;&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xD;&#xD;&#xA;#   reset_run [get_runs $run]&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xD;&#xD;&#xA;# hls_vivado_reports_setup $report_options&#xD;&#xD;&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2023-06-03 14:22:22 +0200&#xD;&#xD;&#xA;# if { $has_synth || $has_impl } {&#xD;&#xD;&#xA;#   # synth properties setting&#xD;&#xD;&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xD;&#xD;&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xD;&#xD;&#xA;#   if { ![llength $ip_inst] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xD;&#xD;&#xA;#   if { ![llength $synth_run] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_design_args] } {&#xD;&#xD;&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_props] } {&#xD;&#xD;&#xA;#     set_property -dict $synth_props $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   # launch run synth&#xD;&#xD;&#xA;#   launch_runs synth_1&#xD;&#xD;&#xA;#   wait_on_run synth_1&#xD;&#xD;&#xA;#   # synth reports&#xD;&#xD;&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xD;&#xD;&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xD;&#xD;&#xA;#     file mkdir [file dirname $synth_dcp]&#xD;&#xD;&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xD;&#xD;&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xD;&#xD;&#xA;#     file copy -force $run_dcp $synth_dcp&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:22:23.127+0200" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xD;&#xD;&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xD;&#xD;&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xD;&#xD;&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xD;&#xD;&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xD;&#xD;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xD;&#xD;&#xA;# assign_bd_address&#xD;&#xD;&#xA;Wrote  : &lt;C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_xilinx_openhw_ipcores\uz_SPWM_3ph\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xD;&#xA;Verilog Output written to : C:/Users/valen/Documents/repos/UZ/ultrazohm_sw/ip_cores/uz_xilinx_openhw_ipcores/uz_SPWM_3ph/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : C:/Users/valen/Documents/repos/UZ/ultrazohm_sw/ip_cores/uz_xilinx_openhw_ipcores/uz_SPWM_3ph/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xD;&#xA;Verilog Output written to : C:/Users/valen/Documents/repos/UZ/ultrazohm_sw/ip_cores/uz_xilinx_openhw_ipcores/uz_SPWM_3ph/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xD;&#xD;&#xA;make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1305.477 ; gain = 208.246&#xD;&#xD;&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xD;&#xD;&#xA;# add_files -norecurse $toprtl&#xD;&#xD;&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xD;&#xD;&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xD;&#xD;&#xA;Using BD top: bd_0_wrapper&#xD;&#xD;&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xD;&#xD;&#xA;# if { [llength $xdc_files] } {&#xD;&#xD;&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# launch_runs synth_1 -scripts_only&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:22:21.115+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'uz_SPWM_3ph_fdiv_32ns_32ns_32_9_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:21:44.725+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'uz_SPWM_3ph_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:21:44.713+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'uz_SPWM_3ph_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:21:42.707+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'uz_SPWM_3ph_fdiv_32ns_32ns_32_9_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:20:27.237+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'uz_SPWM_3ph_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:20:27.225+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'uz_SPWM_3ph_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="uz_SPWM_3ph" solutionName="solution1" date="2023-06-03T14:20:25.220+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
