$date
  Sat Jun 29 20:26:09 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module register_file_tb $end
$var reg 5 ! regin1[4:0] $end
$var reg 5 " regin2[4:0] $end
$var reg 5 # regtowrite[4:0] $end
$var reg 32 $ datatowrite[31:0] $end
$var reg 1 % regwrite $end
$var reg 32 & regout1[31:0] $end
$var reg 32 ' regout2[31:0] $end
$scope module uut $end
$var reg 5 ( regin1[4:0] $end
$var reg 5 ) regin2[4:0] $end
$var reg 5 * regtowrite[4:0] $end
$var reg 1 + regwrite $end
$var reg 32 , datatowrite[31:0] $end
$var reg 32 - regout1[31:0] $end
$var reg 32 . regout2[31:0] $end
$comment rs is not handled $end
$var reg 32 / x[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000 !
b00000 "
b00011 #
b00000000000000000000000000000101 $
1%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000 (
b00000 )
b00011 *
1+
b00000000000000000000000000000101 ,
b00000000000000000000000000000000 -
b00000000000000000000000000000000 .
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX /
#2000000
b00100 #
b00000000000000000000000000000111 $
b00100 *
b00000000000000000000000000000111 ,
#4000000
b00101 #
b00000000000000000000000000001001 $
b00101 *
b00000000000000000000000000001001 ,
#6000000
b00011 !
b00100 "
b00000 #
b00000000000000000000000000000000 $
0%
b00000000000000000000000000000101 &
b00000000000000000000000000000111 '
b00011 (
b00100 )
b00000 *
0+
b00000000000000000000000000000000 ,
b00000000000000000000000000000101 -
b00000000000000000000000000000111 .
#8000000
