# UART-TX-RX-Loopback-Implementation-in-SystemVerilog
Design and implementation of Universal Asynchronous Receiver Transmitter (UART) functionality on Basys 3 Artix-7 FPGA board in SystemVerilog
