/*
 * Copyright 2013 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/include/ "skeleton.dtsi"

/ {
        aliases {
                serial0 = &uart1;
                serial1 = &uart2;
                serial2 = &uart3;
                serial3 = &uart4;
                gpio0 = &gpioA;
                gpio1 = &gpioB;
                gpio2 = &gpioC;
                gpio3 = &gpioD;
                gpio4 = &gpioE;
        };

        cpus {
                #address-cells = <1>;
                #size-cells = <0>;

                cpu@0 {
                        compatible = "arm,cortex-a9";
                        reg = <0>;
                        next-level-cache = <&L2>;
                };
        };

        clocks {
                #address-cells = <1>;
                #size-cells = <0>;
                osc1 {
                        compatible = "fsl,d4400-osc1-dev-clk", "fixed-clock";
                        clock-frequency = <122880000>;
                };

                osc2 {
                        compatible = "fsl,d4400-osc2-sgmii-clk", "fixed-clock";
                        clock-frequency = <125000000>;
                };


        };

        intc: interrupt-controller@01015000 {
                compatible = "arm,cortex-a9-gic";
                #interrupt-cells = <3>;
                #address-cells = <1>;
                #size-cells = <1>;
                interrupt-controller;
                reg = <0x01015000 0x1000>, /* distributor address */
                      <0x01014100 0x100>;  /* CPU interface address */
        };

        L2: l2-cache@10900000 {
                compatible = "arm,pl310-cache";
                reg = <0x10900000 0x4000>;
                interrupts = <0 59 0x04>;
                cache-unified;
                cache-level = <2>;
        };

        soc@0 {
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "simple-bus";
                interrupt-parent = <&intc>;
                ranges = <0x0 0x0 0xFFFFFFFF>;

                aips-bus@1000000 { /* AIPS1 */
                        compatible = "fsl,aips-bus", "simple-bus";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        reg = <0x1000000 0x200000>;
                        ranges = <0x0 0x1000000 0x200000>;

                        mmdc0: mmdc@80000 { /* MMDC0 */
                                reg = <0x00080000 0x4000>;
                                interrupts = <0 45 0x04>;
                        };

                        clks: ccm@094000 {
                                compatible = "fsl,d4400-ccm";
                                reg = <0x00094000 0x4000>;
                                #clock-cells = <1>;
                        };

                        weim@98000 {
                                reg = <0x00098000 0x4000>;
                        };

			wdog: wdog@a0000 {
				reg = <0x000a0000 0x4000>;
				interrupts = <0 47 0x04>;
			       /* FIXME-D4400: update this when clocks
				*   enum is defined in ccm.
				*/
				clocks = <&clks 0>;
			};

                        gpioA: gpio@d4000 {
                                compatible = "fsl,d4400-gpio";
                                reg = <0x000d4000 0x4000>;
                                interrupts = <0 159 0x04>;
                                gpio-controller;
                                #gpio-cells = <2>;
                                interrupt-controller;
                                #interrupt-cells = <2>;
                        };

                        gpioB: gpio@d8000 {
                                compatible = "fsl,d4400-gpio";
                                reg = <0x000d8000 0x4000>;
                                interrupts = <0 160 0x04>;
                                gpio-controller;
                                #gpio-cells = <2>;
                                interrupt-controller;
                                #interrupt-cells = <2>;
                        };

                        gpioC: gpio@dc000 {
                                compatible = "fsl,d4400-gpio";
                                reg = <0x000dc000 0x4000>;
                                interrupts = <0 161 0x04>;
                                gpio-controller;
                                #gpio-cells = <2>;
                                interrupt-controller;
                                #interrupt-cells = <2>;
                        };

                        gpioD: gpio@e0000 {
                                compatible = "fsl,d4400-gpio";
                                reg = <0x000e0000 0x4000>;
                                interrupts = <0 162 0x04>;
                                gpio-controller;
                                #gpio-cells = <2>;
                                interrupt-controller;
                                #interrupt-cells = <2>;
                        };

                        gpioE: gpio@e4000 {
                                compatible = "fsl,d4400-gpio";
                                reg = <0x000e4000 0x4000>;
                                interrupts = <0 163 0x04>;
                                gpio-controller;
                                #gpio-cells = <2>;
                                interrupt-controller;
                                #interrupt-cells = <2>;
                        };

                        epit@e8000 {
				compatible = "fsl,d4400-epit";
                                reg = <0x000e8000 0x4000>;
                                interrupts = <0 22 0x01>;
                        };

                        uart1: serial@ec000 {
                                 compatible = "fsl,d4400-uart";
                                 reg = <0x000ec000 0x4000>;
                                 interrupts = <0 0 0x04>;
                                 clocks = <&clks 57>, <&clks 18>;
                                 clock-names = "ipg", "per";
                                 status = "disabled";
                        };

                        uart2: serial@f0000 {
                                 compatible = "fsl,d4400-uart";
                                 reg = <0x000f0000 0x4000>;
                                 interrupts = <0 1 0x04>;
                                 clocks = <&clks 59>, <&clks 20>;
                                 clock-names = "ipg", "per";
                                 status = "disabled";
                        };

                        uart3: serial@f4000 {
                                 compatible = "fsl,d4400-uart";
                                 reg = <0x000f4000 0x4000>;
                                 interrupts = <0 2 0x04>;
                                 clocks = <&clks 61>, <&clks 22>;
                                 clock-names = "ipg", "per";
                                 status = "disabled";
                        };

                        uart4: serial@f8000 {
                                 compatible = "fsl,d4400-uart";
                                 reg = <0x000f8000 0x4000>;
                                 interrupts = <0 3 0x01>;
                                 clocks = <&clks 63>, <&clks 24>;
                                 clock-names = "ipg", "per";
                                 status = "disabled";
                        };
                };

                aips-bus@1200000 { /* AIPS2 */
                        compatible = "fsl,aips-bus", "simple-bus";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        reg = <0x1200000 0x2e00000>;
                        ranges = <0x0 0x1200000 0x2e00000>;
			iim@f8000 {
				compatible = "fsl,d4400-iim";
				reg = <0x000f8000 0x4000>;
			};
			scm: gpcr@C0000 {
                                 compatible = "fsl,d4400-scm";
                                 reg = <0x000C0000 0x4000>;
			};
                };

                aips-bus@4000000 { /* AIPS3 */
                        compatible = "fsl,aips-bus", "simple-bus";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        reg = <0x4000000 0x2000000>;
                        ranges = <0x0 0x4000000 0x2000000>;

                        iomuxc@8c000 {
                                compatible = "fsl,d4400-iomuxc";
                                reg = <0x0008c000 0x4000>, < 0x0009c000 0x4000>;
				reg-names = "iomuxc-ddr", "iomuxc-main";
			/* FIXME-D4400: update pad setting if SW  modifies PAD config */
                                uart4 {
                                        pinctrl_uart4_1: uart4grp-1 {
                                                fsl,pins = <
                                                        350 0x80000000    /* D4400_PAD_UART4_TXD_UART_4_TXD */
                                                        356 0x80000000    /* D4400_PAD_UART4_RXD_UART_4_RXD */
                                                >;
                                        };
                                };
                        };
                };

                weim-bus@30000000 {
                        compatible = "simple-bus";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        reg = <0x30000000 0x20000000>;
                        ranges = <0x0 0x30000000 0x20000000>;
                };
        };
};

