// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module \5OR  (
A,B,C,D,E,Vdd,GND,Out );
input  A;
input  B;
input  C;
input  D;
input  E;
input  Vdd;
input  GND;
output  Out;
wire net17;
wire net021;
wire Vdd;
wire C;
wire net022;
wire net023;
wire A;
wire D;
wire E;
wire net020;
wire B;
wire GND;
wire Out;

pmos1v    
 PM4  ( .S( net020 ), .G( A ), .B( Vdd ), .D( net17 ) );

pmos1v    
 PM3  ( .S( net021 ), .G( B ), .B( Vdd ), .D( net020 ) );

pmos1v    
 PM2  ( .S( net022 ), .G( C ), .B( Vdd ), .D( net021 ) );

pmos1v    
 PM1  ( .S( net023 ), .G( D ), .B( Vdd ), .D( net022 ) );

pmos1v    
 PM0  ( .S( Vdd ), .G( E ), .B( Vdd ), .D( net023 ) );

nmos1v    
 NM4  ( .S( GND ), .G( E ), .B( GND ), .D( net17 ) );

nmos1v    
 NM3  ( .S( GND ), .G( D ), .B( GND ), .D( net17 ) );

nmos1v    
 NM2  ( .S( GND ), .G( C ), .B( GND ), .D( net17 ) );

nmos1v    
 NM5  ( .S( GND ), .G( A ), .B( GND ), .D( net17 ) );

nmos1v    
 NM0  ( .S( GND ), .G( B ), .B( GND ), .D( net17 ) );

NOT    
 I1  ( .Vdd( Vdd ), .In( net17 ), .GND( GND ), .Out( Out ) );

endmodule

