/*
 * Copyright 2024 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef ISP_PWR_H
#define ISP_PWR_H

#define MS_TO_TIME_TICK(X) (((long long)(X)) * 10000)

#define PIXEL_SIZE_2M	(2000000)
#define PIXEL_SIZE_5M	(5000000)
#define PIXEL_SIZE_8M	(8000000)
#define PIXEL_SIZE_12M	(12000000)
#define PIXEL_SIZE_16M	(16000000)

struct isp_dpm_value {
	unsigned int soc_clk;
	unsigned int isp_iclk;
	unsigned int isp_xclk;
};

enum isp_dpm_level {
	ISP_DPM_LEVEL_0,
	ISP_DPM_LEVEL_1,
	ISP_DPM_LEVEL_2,
	ISP_DPM_LEVEL_3,
	ISP_DPM_LEVEL_4,
	ISP_DPM_LEVEL_5,
	ISP_DPM_LEVEL_6,
	ISP_DPM_LEVEL_7,
	ISP_DPM_LEVEL_MAX
};

//DPM level definition for STRIX Halo
#define ISP_V4_1_1_DPM0_SOCCLK	600
#define ISP_V4_1_1_DPM0_ISPXCLK	400
#define ISP_V4_1_1_DPM0_ISPICLK	400

#define ISP_V4_1_1_DPM1_SOCCLK	733
#define ISP_V4_1_1_DPM1_ISPXCLK	600
#define ISP_V4_1_1_DPM1_ISPICLK	600

#define ISP_V4_1_1_DPM2_SOCCLK	880
#define ISP_V4_1_1_DPM2_ISPXCLK	700
#define ISP_V4_1_1_DPM2_ISPICLK	700

#define ISP_V4_1_1_DPM3_SOCCLK	978
#define ISP_V4_1_1_DPM3_ISPXCLK	788
#define ISP_V4_1_1_DPM3_ISPICLK	788

#define ISP_V4_1_1_DPM4_SOCCLK	1100
#define ISP_V4_1_1_DPM4_ISPXCLK	900
#define ISP_V4_1_1_DPM4_ISPICLK	900

#define ISP_V4_1_1_DPM5_SOCCLK	1257
#define ISP_V4_1_1_DPM5_ISPXCLK	1050
#define ISP_V4_1_1_DPM5_ISPICLK	1050

#define ISP_V4_1_1_DPM6_SOCCLK	1257
#define ISP_V4_1_1_DPM6_ISPXCLK	1145
#define ISP_V4_1_1_DPM6_ISPICLK	1145

#define ISP_V4_1_1_DPM7_SOCCLK	1467
#define ISP_V4_1_1_DPM7_ISPXCLK	1260
#define ISP_V4_1_1_DPM7_ISPICLK	1260

extern u32 g_drv_dpm_level;

enum isp_pwr_unit_status {
	ISP_PWR_UNIT_STATUS_OFF,
	ISP_PWR_UNIT_STATUS_ON
};

/* isp power status set return */
enum isp_pwr_ss_ret {
	ISP_PWR_SS_RET_SUCC_GO_ON,
	ISP_PWR_SS_RET_SUCC_NO_FURTHER,
	ISP_PWR_SS_RET_FAIL
};

struct isp_context;

struct isp_pwr_unit {
	enum isp_pwr_unit_status pwr_status;
	struct mutex pwr_status_mutex; /* mutex for power control */
	long long on_time;
	long long idle_start_time;
};

void isp_pwr_unit_init(struct isp_pwr_unit *unit);
int isp_pwr_unit_should_pwroff(struct isp_pwr_unit *unit,
			       unsigned int delay /* ms */);
int isp_ip_pwr_on(struct isp_context *isp, enum camera_port_id cid,
		  u32 index, s32 hdr_enable);
int isp_ip_pwr_off(struct isp_context *isp);
int isp_req_clk(struct isp_context *isp, unsigned int sclk /* Mhz */,
		unsigned int iclk /* Mhz */, unsigned int xclk /*Mhz */);
unsigned int isp_calc_clk_reg_value(unsigned int clk /* in Mhz */);
int isp_clk_change(struct isp_context *isp, enum camera_port_id cid,
		   unsigned int index, int hdr_enable, int on);
int isp_dphy_pwr_on(struct isp_context *isp);
int isp_dphy_pwr_off(struct isp_context *isp);
void isp_acpi_fch_clk_enable(struct isp_context *isp, bool enable);
void isp_get_clks(struct isp_context *isp, enum camera_port_id cid,
		  u32 *xclk_mhz, u32 *iclk_mhz, u32 *sclk_mhz);

#endif
