// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Mon Dec  5 17:27:51 2022
// Host        : LAPTOP-OPTK2Q01 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               E:/VivadoProjects/LabH7/LabH7.srcs/sources_1/ip/blk_mem_gen_stop/blk_mem_gen_stop_sim_netlist.v
// Design      : blk_mem_gen_stop
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "blk_mem_gen_stop,blk_mem_gen_v8_4_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module blk_mem_gen_stop
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [11:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [11:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_stop.mem" *) 
  (* C_INIT_FILE_NAME = "blk_mem_gen_stop.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "12" *) 
  (* C_READ_WIDTH_B = "12" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "12" *) 
  (* C_WRITE_WIDTH_B = "12" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_stop_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[11:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[11:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_stop_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  blk_mem_gen_stop_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[3:0]));
  blk_mem_gen_stop_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[11:4]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_stop_blk_mem_gen_prim_width
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;

  blk_mem_gen_stop_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_stop_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;

  blk_mem_gen_stop_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_stop_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hBBC7777777777777777777777787777777777777777777777766777777777777),
    .INIT_01(256'h777777777777777777777777777777777766777777777777AACBBA8888889BCD),
    .INIT_02(256'h77777777777777777776777777777777ABCBCCCB9888779BDDB7777777777777),
    .INIT_03(256'h774677777777777799BCCCCBBAAA8878ABB76777777777777777777777777777),
    .INIT_04(256'hA88ABCBABCCB9789AA9677777777777777777777777777777777777777777777),
    .INIT_05(256'hAA86777777777777777777777777777777777777777777766416777777777777),
    .INIT_06(256'h777777777777777777777777777777763225777777776667A9AA98BBBCCB8779),
    .INIT_07(256'h77777777777767532325767777777666769A988A99BC97799986777777777777),
    .INIT_08(256'h33257667777666668787799AB9AAAA9989867777777777777777777777777777),
    .INIT_09(256'h988769A88BBA8AAABB7677777777777777777777777777777777787777766522),
    .INIT_0A(256'hAC85777777777777777777777777777677766678767642233325766777666666),
    .INIT_0B(256'h77777777777776787887866867632333232576666666666687778AA7678AAACA),
    .INIT_0C(256'h7899A966762233332325766666666666667888988898779BCC76777777777777),
    .INIT_0D(256'h222476666666666655666788889975589B766777777777777777777777777778),
    .INIT_0E(256'h4566446677887568876677777777777777777777776776778857866752233222),
    .INIT_0F(256'h7766777777777777777777777787667896576665222212233224766666666666),
    .INIT_10(256'h7777777667888876887767888776543148877778666666666556545566677678),
    .INIT_11(256'h8888688888899986688678887666666697776544567666678766777777777777),
    .INIT_12(256'h9887788976666666789998766666666688667777667777777777776887778888),
    .INIT_13(256'h9AB98AA9A9766666676677766777777777777778877888788788788877777789),
    .INIT_14(256'h6667776677777777777777777775885886888888877888888888888986666666),
    .INIT_15(256'h777777776776887877888888877888888888888897666666789AABBA88666976),
    .INIT_16(256'h88887888877887778888777898666666666789AA76668BA76667666777777777),
    .INIT_17(256'h78876667986666666677766666689AA976666677777777777677589467778888),
    .INIT_18(256'h5565666666666666666666777776676667645860687777878877788877767777),
    .INIT_19(256'h6666676777777777777778666777778887778888768668777888677787766666),
    .INIT_1A(256'h7777777777778888888888887788888888888889998666665555556666666666),
    .INIT_1B(256'h8778888887888888888888899986666665555555555555775677778777777777),
    .INIT_1C(256'h8AE9887666666666776666666666666666666667777777777777777777766888),
    .INIT_1D(256'h7777776666666666666667556786A71467787655567678887678788888A77DC8),
    .INIT_1E(256'h66677767787679777654444567778888888878899BC87CB889E9888666666666),
    .INIT_1F(256'h65454578887787888888A98AAA887BB889D98887666666667777776666666666),
    .INIT_20(256'h88BCC989AB887AA888D988887666666677777777766667766677526568776776),
    .INIT_21(256'h87CA688997666666988888876666766566663466776665432498668777678777),
    .INIT_22(256'h5799998866666666666678865544322215A75687767788988889B9889C988988),
    .INIT_23(256'h666665444322222316A66676777788888888B9888B88888887CA578899866666),
    .INIT_24(256'h169676799788AA988899CA888B77889A96BA5678986666668875697666666666),
    .INIT_25(256'h89CBCBAACB8878AB87AB56667666666687788876666666666666445673232222),
    .INIT_26(256'h779956666666666644555666667776554456677773223222168578BDC999BDA8),
    .INIT_27(256'h44445677665554466677776763222232266697CCAAB9AC9998BCCAAACA8989BA),
    .INIT_28(256'h66667667632222322558C5BE92457A8AA8AD9ABCB89989DB8899666666666666),
    .INIT_29(256'h2338D78D988325337AABACBC9AA999CA899A6666666666664446766544433677),
    .INIT_2A(256'h6B9BDBBB76789AA8998866666666666665654444454446765667776763223332),
    .INIT_2B(256'h9A88666666666666554455566654566656677777632232333317E95ABFF82541),
    .INIT_2C(256'h555666666554566546667767632233333206EB778EF689759A9ACBAA71134666),
    .INIT_2D(256'h46666667632222233316DC857CF9EFD69AA9A9999DD5011226A9666665566666),
    .INIT_2E(256'h2215CC99B8CEBB98A99889A99EF8454326A96666655666666766666665545664),
    .INIT_2F(256'hBCBBA9999CF79DD959A956666556655655666666665566644766666763222222),
    .INIT_30(256'h69A9556665565555223333333344556556666666632222222215CCBDEA8A979C),
    .INIT_31(256'h332222232134455566666666632222222214CCBDEEDBCDEEEEEEEC9999EBCFFC),
    .INIT_32(256'h56666666622222222214CBCEEEEEEEEEEEEEEEDCA89CA999999A656655555555),
    .INIT_33(256'h2214CADFDDEEDDEDDDDDDDEEDB98877999AB6555554555551123333332344444),
    .INIT_34(256'hDDDDDDDDEEECBAA9ACC955555545555511465642213455434666666652222222),
    .INIT_35(256'hEBAA545555455545224555433344565456666556522222222215CBAEFDDDDDDD),
    .INIT_36(256'h222222232244444456666556522222222207DA96DFDDDDDDDDDDDDDDDEDCCBBD),
    .INIT_37(256'h56666556522222222239ABA36CEDDDDDDDDDDDDDDCBCBCDBA88B645555445545),
    .INIT_38(256'h0000000000000000000000000000000000000000000000001232112422453245),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:4],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_stop_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hDBDBDBDBDADADADADADBDBDADADADADADADBB9C9DBDADADADADADADADADACACA),
    .INIT_01(256'hBBCBCCBADADADADADADBDBDBDBDADADBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB),
    .INIT_02(256'hDADAC9C9DACADACACACACACACACACACABB9ABCBCAB9A999898989899A9BBDDDC),
    .INIT_03(256'hDADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADA),
    .INIT_04(256'hBBABACBBACACABAB9A9998988888A9BBDDDDBBB9DADADADADADADADADADADADA),
    .INIT_05(256'hDADADADADADADADADADADADADADADADADADADACADADACACADACACACACACACACA),
    .INIT_06(256'hAACCCBC9DADADADADADADADADADADADADADADADADADADADADADADADADADADADA),
    .INIT_07(256'hDADB86B9DACACACACACACACACACACACAA9AABCBCACACACACAB9AAA9A99988899),
    .INIT_08(256'hDADADADADADADADADADADADADADADADADADADADADADADADADADADADADACADACA),
    .INIT_09(256'hAA9999AABCCCBB9A9BACACAB999898BABABAAAC9DACADADADADADADADADADADA),
    .INIT_0A(256'hDADADADADADADADADADADACACADACAC9C97643B9DBCACACACACACACACACACACA),
    .INIT_0B(256'hBBBAA9C9DADADADADADADADADADADADADADADADADADADADADADADADADADADADA),
    .INIT_0C(256'h654354A8DACACACACACACACACACACACABABAAAAAA999BBBBABBCACACA99888BA),
    .INIT_0D(256'hDADADADADADADADADADADADADADADADADADADADADADADADADADACACADACACAB9),
    .INIT_0E(256'h9887A9AA9A9999BBA9AABCCCBA9888AAA9A9A9C9DACADADADADADADADADADADA),
    .INIT_0F(256'hDADADADADADADACACACACADAC9CAA864536453A8DACACACACACACACACACAC9CA),
    .INIT_10(256'hA9A9A9C9DACACADADADADADADADADADADADADADADADADADADADADADADADADADA),
    .INIT_11(256'h646443A7DACACACACACACACACACAC9CA9997A99898A9A9BBBB9AABBBCBBBA9AA),
    .INIT_12(256'hDADADADADADACADADADADADADADADADADADACADADBDBCADADACACAC9C9975454),
    .INIT_13(256'hBAB8B8A8A799A9A8B9CBCCAA99BABABACBCCA9B9CACACACACACADADADADADADA),
    .INIT_14(256'hCADADBCAC8C7D8DACACADAC98643546464644397DAC9CACACACACACACAC9C9CA),
    .INIT_15(256'hBBCCB9B9CACACACACADADADACADADADACACADADADADADACADADADACADADACACA),
    .INIT_16(256'h64644397DAC9CACACACACAC9C9C9C9CAA9A8B8A8B8BABAA79798A9AABBBBCCBA),
    .INIT_17(256'hCACACADADACACACADACACACACACADBDBD9DADAD8D9D6D7CBCADBC96543646464),
    .INIT_18(256'h8797A8A9B9B9BAB9A8A8A9A99998AACCDCCCA9C9CACACACACACACACADACACACA),
    .INIT_19(256'hD9DADAD8DBDBCACADAB854436464646464644397DAC9C9CAC9CAC9C9C9C9C9C9),
    .INIT_1A(256'hBABBB9C9CACACACACACACACACACACACACACACACACACACACACACACACACADAD9D9),
    .INIT_1B(256'h64644397DAC9C9C9C9C9C9C9C9C9C9C97665768797A8A9A99999BABA987677AA),
    .INIT_1C(256'hCACACACACADACACACACACACBD9D6C7C9DCDAC4D9DBCACADA9743536464646464),
    .INIT_1D(256'h75657676757587978888A9A9987688AAA998A8DACACACACACACACACACACACACA),
    .INIT_1E(256'hDBD6C6DBCAB9CA97435454535354546464644397DAC9C9C9C9C9C9C9C9C9C9C9),
    .INIT_1F(256'h9888A9DACACACACACACACACACACACACACACACACACACACACACACBDAD8D6C6D8DA),
    .INIT_20(256'h84F5F5C6DAD9E7E7C9C9C9C9C9C9C9C9868787768574768687878799987788A9),
    .INIT_21(256'hCACACACACACACACAC9D8E9E8D8EAD7D7D9E8E9D9B9D7E6C69797978786755443),
    .INIT_22(256'hBAAA99989786657476878797F6F6F6B89998B9DACACACACADACACACACACACACA),
    .INIT_23(256'hF5F5F5F5B8E5F5D5A5A6B6B7B7B8A78695F5F5C6DAE6F5F5C9C9C9C9C9C9C9C9),
    .INIT_24(256'hC9A9B8DACACACADAC9B9CACACACACACACACACACACACACADAE8F6F5F5F5F5F5F5),
    .INIT_25(256'hD7F5F5D6E9E7F5F5E7C9C9C9C9C9C9C9AAAABBBBBBA99887888787B7F6F6F6F6),
    .INIT_26(256'hCACACACACADAD9DAE9F6F5F7F5F5F6F5F6F6F5F595E5F5D5A5A595B5B5B5C5C6),
    .INIT_27(256'hBBBBCBBBAABBCCBBBCBBC9F6F6F6F6F6F6B9B9CACACADAB9B9CADACACACACACA),
    .INIT_28(256'hF7D9F5F5E5F5F5F5E5B5A5F5F5F5F5F5F5F5F5F5F5F5F5F5F5C9C9C9C9C9C9C9),
    .INIT_29(256'hF6F6C8CADACAB9B9DADACACACACACACACACACACACADAD9CADAF6F5D6F5F5D4F5),
    .INIT_2A(256'hF5F5F5F5F5F5F5F5F5E7C9C9C9C9C9C999A9BABBBBCCCCBBAAD9F6F6F6C9E8F6),
    .INIT_2B(256'hCACACACACBDBCACBD7F6F5E5F5F5E7F5F6D6F5F5F5F5F5F5F5B5A5F5F5F5F5F5),
    .INIT_2C(256'h98989898A9AABBCBE8F6F6F6C9CBCBE8F6F6F6E8C9B9C9DACACACACACACACACA),
    .INIT_2D(256'hF5F5F5F5D5F5F5E5D5A595B5B5B5B5B5C5F5F5D6D9D8D8F5F5F5C9C9C9C9C9C9),
    .INIT_2E(256'hF7F6F6F6F6D8DACACACACACACACACACACACACBDAC7DADCC5D5F6F5F5F5F5F5F5),
    .INIT_2F(256'hB5F5F5D6CAC9C9E8F5F6C9C9C9C9C9C9878898989898C7F6F6F6F6E9CADADBCA),
    .INIT_30(256'hCACAC8C4C5DBD7C0D7E8E8E8E8F6F5F5D5D5C5C5A5E5F5D5A595A58595A59595),
    .INIT_31(256'h8777878787D7F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6D9CACACACACACACBCACA),
    .INIT_32(256'hD6D5C5C5D5F5F5D6A595B594A4C5B5A5C5F5F5D5D9D8D8D8E7D8D9C9C9C9C9C9),
    .INIT_33(256'hF6F6E7E7F6E8CAE7F7E7F7F7F7E6F7F7F7F7F6E6F7F7F5E5C8D8E8E8E8F6F5F5),
    .INIT_34(256'hF5F5F5F5F5F5F5F5F5F5F6C9C9C9C9C9878777767786F6F6C7F6F6F6F6F6F6F6),
    .INIT_35(256'hF6F6F6F6F6F6F6F7CBE7F5F5F5F5F5F5F5F5F5E5F5F5F5E6C5A5F5F5F5F5F5F5),
    .INIT_36(256'h878787768777979777A6A7A79696A7A7A6C8DACAD9CBDBF6F6F6F6F6F6F6F6F6),
    .INIT_37(256'hD5C5C5D5F5F5F5F5F5C5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F6C9C9C9C9C9),
    .INIT_38(256'hF7F7E7E7E7E7D7F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F7DAE9D7C5B4F5F5F5),
    .INIT_39(256'hF5F8FDD8F5F5D8C9C9C9C9C9C9C9C9C99998989887A7E7D6D6D6D6D6D6D6E7E7),
    .INIT_3A(256'hC9CADADADAB9A8A8B7C6C5B5C5F5F5F5C5B5D5D5B5E5F5F5F5C6D89797FBFAF5),
    .INIT_3B(256'hA9A9A9A9A9B8F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F7C6C5C9CACBCADCD7C1C5),
    .INIT_3C(256'hF5F5F5F5D5E5F5E7D8E9FAE6A7EAF9F5F5D8FCE8F5F5E7C9C9C9C9C9C9C9C9C9),
    .INIT_3D(256'hF6F6E7E7F7E8D7D9DADACACACADAC8DADBDAB9A897867585C5F6F6F5F5F5F5F5),
    .INIT_3E(256'hF5D8FBD8F5F5F5C9C9C9C9C9C9C9C9C9A9A9A9A9A9B9E7E7E7E7F6E7D6E7F7F6),
    .INIT_3F(256'hB99786857474A5A5C5E5D5F5F5E5E5F5F5F5E5F6E8F7F5F8C9E8F5F5A7E9F9F5),
    .INIT_40(256'hA9A9A9A9A9A9A9A999E7F6F6D8DACAF7F6F6E9CBC7C2D6C6C7DACACAC9CACBCA),
    .INIT_41(256'hF5F5F9FBFAF7F5E7D9F9F5F5D6D9F8F5F5B7FBD9E6F5F5F6D9C9C9C9C9C9C9C9),
    .INIT_42(256'hF6F6F6D6C3C5C7D9DBDAC9CAC9A897755464A8A68484A5A5A595A5F5F5C595D5),
    .INIT_43(256'hF5A6FAD9C8F5F5F5F5E7C9C9C9C9C9C9AAAAAAAAAAA9A9A9D7F6F6E7DAC9D7D6),
    .INIT_44(256'h4376C8A58495A59595B5F5F5F5F6E7D7F5F5F5F7FAF7F5F5E8FAF6F5F5F6F5F5),
    .INIT_45(256'h7698AAAABABAAAC9F6F6F6F6F6F6F6F6F6F6F6F6E9DBDBB9A8A8977675545454),
    .INIT_46(256'hF5F5F5F5FAF7F5F5F5F9D7F5F5F5F5F5F597E9E9B9D8F5F5F5F5E7C9C9C9C9C9),
    .INIT_47(256'hF6F6F6F6C9A8868687755453545464645386B8948495A594C5F6F6F5F5F5F5F5),
    .INIT_48(256'hC887D9E9B9C9C9F6F5E6C9C9C9C9C9C99899877687A9A8F6F6F6F6F6F6F6F6F6),
    .INIT_49(256'h5386B794958495B7E7F6F6D8F8F8E7D7E6E6F7F7EAF8F5F5F5EA97B7E6E6F7F7),
    .INIT_4A(256'h989898989888A8E7F6E8D9D9E8E8E8E8E8E7E6E68686A8B9CA75536464646464),
    .INIT_4B(256'hA9B9FAFAFAEAC8C9FAEAA9A998A8D9E9A898D9EAB9CAC9C9D9C9C9C9C9C9C9C9),
    .INIT_4C(256'h768697B8B9CADADACA755364646464645386A78494A6E9FBEAB9C9B9E9FBC9A9),
    .INIT_4D(256'h9898B8C8B9CAC9C9C9C9C9C9C9C9C9C96565777776A8C9CAD8CADADADACAB897),
    .INIT_4E(256'h54868596C7A6FBFAD9CBDBA9D9FAB9BABAA8E9FAFAB8C9D9FAC9A9B9AAB9E9C8),
    .INIT_4F(256'h76666566A7DADACAC9B9B8A89786768788B9DADADACACACACA75536464646464),
    .INIT_50(256'hCB99D9FBB8B8EAEAE998BAB9A9B9FAEA99A9B8C8B9CAC9C9C9C9C9C9C9C9C9C9),
    .INIT_51(256'h98C9CACACACACACAC965546464646464547565B8FA74D9FCB8335476A7C898CA),
    .INIT_52(256'hA9B9B9C9B9C9C9C9C9C9C9C9C9C9C9C9766576C9DAC9B9A78676755444779898),
    .INIT_53(256'h646454B7FB95A6FBC97888332274434387BBC9E9C8FAD9FAB9CBCAB9B9B9FAC9),
    .INIT_54(256'h8798B9B897867676767666655588998887C9CACACACACACAC965546464646464),
    .INIT_55(256'h87DCB9E9FBD9E9DA887687A9BAC9D9A8BABA98B7C9C9C9C9C9C9C9C9C9C9B9C9),
    .INIT_56(256'h86C9CACACACACACAC965546464646464646433A7FCC773D8EAFFFF6700742200),
    .INIT_57(256'hBACBA8A7C9C9C9C9C9B9B9C9C9C9B9B997A78676767787888888877666889887),
    .INIT_58(256'h64643396FCE99495A8EEFF4515683413BACBAAC9FAE9C9BB8822224365868687),
    .INIT_59(256'h8776879898989888888787767688987786CAC9CACACACACAC965546464646464),
    .INIT_5A(256'hCABABBB9C8B9BABABADDDD44001021333276CAB8C9C9C9C9CAB8A8C9B9B9B9B9),
    .INIT_5B(256'h86DAC9CACACACACAC96554646464646464644386FBFAB67498DCFF796DAF5C45),
    .INIT_5C(256'h0077CAC8C9C9C9C9C9B8A8C9B9B9B9B988999998989888888887766566878876),
    .INIT_5D(256'h64644385FAFBC7A8CCA9DDDE9BAC7A98BAA9BAA998BACBBAB9EEFF6600121201),
    .INIT_5E(256'h8797989898989898989887667687876586DAC9C9CACACADAB964546464646464),
    .INIT_5F(256'hCBDCDCCCBBAAB9BAB9DCFF55377C6C3622CACAB7B8C9B9B9C9A897C9B9B9B8B8),
    .INIT_60(256'h98CAC9C9C9CAC9CAB96454646464646464644375FAFAE9EDFFCBA9CBBA98BAEC),
    .INIT_61(256'h66CAB9B7A8B9B9B9B9B8A8B9B8B8B8B863636374747464746465778788999988),
    .INIT_62(256'h54645375FAFADAEEFFFFEDDCDCFEFFFFFFFFFFFFFEDDBAB9B9BAFFBB6CCFBF6C),
    .INIT_63(256'h63636262626262636243668788AAAAAAA9C9C9C9C9CAB8C9B964545454646464),
    .INIT_64(256'hFEFEFEFEFFFFEEDDBAA9BADCAAAAAB89BABAB8D9B8B9B9B9B9B9B8B8B8B8B8B8),
    .INIT_65(256'hA8C9C9C9C9C9B8CAB96454545454545454544375FAE9DCFFFEFEFFFFFFFFFEFE),
    .INIT_66(256'hB9AACAE8B8B8B8B8B8B897B8B8B8B8B832425354646464736343779888878887),
    .INIT_67(256'h54544375FAD9EDFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFEEDCBAA9B99897B9),
    .INIT_68(256'h2244778888887563524377988776665497DAC9C9C9B9B8DAB854545454545454),
    .INIT_69(256'hFEFEFEFEFEFEFEEEFEFFFEEDDBCBCAB9BADEEBC7A8B8B8B8B8B897B8B8A8A8A8),
    .INIT_6A(256'hA7C9B9C9C9B8B8DAB85454545454545454543385FAF9C9EFFFFEFEFEFEFEFEFE),
    .INIT_6B(256'hEFCBD8C8A8B8B8B8B8B897A8A8A8A8A853647586868675736365888898988876),
    .INIT_6C(256'h545432A6FAD9C785EEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFEEEDDDCCBCCED),
    .INIT_6D(256'h53525252525253746354888888989999A8C9B9B9C9B8A8DAA853535454545454),
    .INIT_6E(256'hEEEEEEEEEEEEEEEEFEDDCCDCCCEDEDCBD9A6B6E9A7A8A8B8A8B897A7A8A8A7A8),
    .INIT_6F(256'hA7B9B9B9C9B8A8C9A754545454545454545354C8D9E9D95284DCFFEEEEEEEEEE),
    .INIT_70(256'h00000000000000000000000000000000213273422121538463549899765477A9),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_stop_blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  blk_mem_gen_stop_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_stop.mem" *) 
(* C_INIT_FILE_NAME = "blk_mem_gen_stop.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "12" *) (* C_READ_WIDTH_B = "12" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "12" *) (* C_WRITE_WIDTH_B = "12" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_stop_blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]dina;
  output [11:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [11:0]dinb;
  output [11:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [11:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_stop_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module blk_mem_gen_stop_blk_mem_gen_v8_4_4_synth
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  blk_mem_gen_stop_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
