$date
	Wed May 22 21:10:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and2_top_formal_verification_random_tb $end
$var wire 1 ! c_gfpga $end
$var wire 1 " c_bench $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_flag $end
$var reg 1 & clk $end
$var reg 1 ' sim_start $end
$var integer 32 ( nb_error [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1&
#2000
0&
#3000
1&
#4000
1$
0&
#5000
1&
#6000
0!
0$
1#
0&
#7000
1&
#8000
1!
1"
1$
0&
#9000
1&
#10000
0&
#11000
1&
#12000
0!
0"
0$
0&
#13000
1&
#14000
0#
0&
#15000
1&
#16000
1!
1"
1$
1#
0&
#17000
1&
#18000
0!
0"
0$
0&
#19000
1&
#20000
0&
