Classic Timing Analyzer report for L2_2
Thu Oct 07 18:11:19 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'D[0]'
  8. Clock Setup: 'D[1]'
  9. Clock Setup: 'D[7]'
 10. Clock Setup: 'D[6]'
 11. Clock Setup: 'D[5]'
 12. Clock Setup: 'D[4]'
 13. Clock Setup: 'D[3]'
 14. Clock Setup: 'D[2]'
 15. Clock Hold: 'CLK'
 16. Clock Hold: 'D[0]'
 17. Clock Hold: 'D[1]'
 18. Clock Hold: 'D[7]'
 19. Clock Hold: 'D[6]'
 20. Clock Hold: 'D[5]'
 21. Clock Hold: 'D[4]'
 22. Clock Hold: 'D[3]'
 23. Clock Hold: 'D[2]'
 24. tsu
 25. tco
 26. tpd
 27. th
 28. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                 ; To                                                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 9.264 ns                         ; D[4]                                                                                                 ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]              ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.608 ns                        ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[10]                                                                                                  ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 13.000 ns                        ; D[0]                                                                                                 ; BLOCK_2_OUT_INV11                                                                                                   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.460 ns                        ; M_INP[1]                                                                                             ; BLOCK_1:inst|BL1:inst20|inst3                                                                                       ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 77.86 MHz ( period = 12.844 ns ) ; BLOCK_2:inst12|inst2                                                                                 ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]~_Duplicate_1 ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'D[1]'          ; N/A                                      ; None          ; 366.84 MHz ( period = 2.726 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; D[1]       ; D[1]     ; 0            ;
; Clock Setup: 'D[0]'          ; N/A                                      ; None          ; 366.84 MHz ( period = 2.726 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; D[0]       ; D[0]     ; 0            ;
; Clock Setup: 'D[2]'          ; N/A                                      ; None          ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; D[2]       ; D[2]     ; 0            ;
; Clock Setup: 'D[3]'          ; N/A                                      ; None          ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; D[3]       ; D[3]     ; 0            ;
; Clock Setup: 'D[4]'          ; N/A                                      ; None          ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; D[4]       ; D[4]     ; 0            ;
; Clock Setup: 'D[5]'          ; N/A                                      ; None          ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; D[5]       ; D[5]     ; 0            ;
; Clock Setup: 'D[6]'          ; N/A                                      ; None          ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; D[6]       ; D[6]     ; 0            ;
; Clock Setup: 'D[7]'          ; N/A                                      ; None          ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; D[7]       ; D[7]     ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                ; CLK        ; CLK      ; 14           ;
; Clock Hold: 'D[0]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                ; D[0]       ; D[0]     ; 10           ;
; Clock Hold: 'D[1]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                ; D[1]       ; D[1]     ; 10           ;
; Clock Hold: 'D[7]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                ; D[7]       ; D[7]     ; 10           ;
; Clock Hold: 'D[6]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                ; D[6]       ; D[6]     ; 10           ;
; Clock Hold: 'D[5]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                ; D[5]       ; D[5]     ; 10           ;
; Clock Hold: 'D[4]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                ; D[4]       ; D[4]     ; 10           ;
; Clock Hold: 'D[3]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                ; D[3]       ; D[3]     ; 10           ;
; Clock Hold: 'D[2]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                ; D[2]       ; D[2]     ; 10           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                      ;                                                                                                                     ;            ;          ; 94           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D[7]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D[6]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D[5]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D[4]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D[3]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D[2]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 77.86 MHz ( period = 12.844 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]~_Duplicate_1 ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
; N/A                                     ; 77.86 MHz ( period = 12.844 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1]~_Duplicate_1 ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
; N/A                                     ; 77.86 MHz ( period = 12.844 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]~_Duplicate_1 ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
; N/A                                     ; 77.86 MHz ( period = 12.844 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]~_Duplicate_1 ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
; N/A                                     ; 77.86 MHz ( period = 12.844 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]~_Duplicate_1 ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
; N/A                                     ; 77.86 MHz ( period = 12.844 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]~_Duplicate_1 ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
; N/A                                     ; 77.86 MHz ( period = 12.844 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]~_Duplicate_1 ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
; N/A                                     ; 77.86 MHz ( period = 12.844 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]~_Duplicate_1 ; CLK        ; CLK      ; None                        ; None                      ; 0.973 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 0.960 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 0.960 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 0.960 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 0.960 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]              ; CLK        ; CLK      ; None                        ; None                      ; 0.960 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 0.960 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 0.960 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; BLOCK_2:inst12|inst2                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 0.960 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; BLOCK_2:inst12|inst1                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]                ; CLK        ; CLK      ; None                        ; None                      ; 0.961 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; BLOCK_2:inst12|inst1                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1]                ; CLK        ; CLK      ; None                        ; None                      ; 0.961 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; BLOCK_2:inst12|inst1                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 0.961 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; BLOCK_2:inst12|inst1                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 0.961 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; BLOCK_2:inst12|inst1                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]                ; CLK        ; CLK      ; None                        ; None                      ; 0.961 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; BLOCK_2:inst12|inst1                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]                ; CLK        ; CLK      ; None                        ; None                      ; 0.961 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; BLOCK_2:inst12|inst1                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]                ; CLK        ; CLK      ; None                        ; None                      ; 0.961 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; BLOCK_2:inst12|inst1                                                                                   ; BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]                ; CLK        ; CLK      ; None                        ; None                      ; 0.961 ns                ;
; N/A                                     ; 157.93 MHz ( period = 6.332 ns )                    ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 159.69 MHz ( period = 6.262 ns )                    ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 159.69 MHz ( period = 6.262 ns )                    ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 159.69 MHz ( period = 6.262 ns )                    ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10]             ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]             ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]              ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]              ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11]             ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]              ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13]             ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12]             ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14]             ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10]             ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]             ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]              ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]              ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11]             ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]              ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13]             ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12]             ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14]             ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10]             ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 273.67 MHz ( period = 3.654 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]              ; CLK        ; CLK      ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 290.53 MHz ( period = 3.442 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]              ; CLK        ; CLK      ; None                        ; None                      ; 3.258 ns                ;
; N/A                                     ; 290.53 MHz ( period = 3.442 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]              ; CLK        ; CLK      ; None                        ; None                      ; 3.258 ns                ;
; N/A                                     ; 290.53 MHz ( period = 3.442 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]              ; CLK        ; CLK      ; None                        ; None                      ; 3.258 ns                ;
; N/A                                     ; 290.53 MHz ( period = 3.442 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]              ; CLK        ; CLK      ; None                        ; None                      ; 3.258 ns                ;
; N/A                                     ; 290.53 MHz ( period = 3.442 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]              ; CLK        ; CLK      ; None                        ; None                      ; 3.258 ns                ;
; N/A                                     ; 290.53 MHz ( period = 3.442 ns )                    ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0] ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]              ; CLK        ; CLK      ; None                        ; None                      ; 3.258 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                                                                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 366.84 MHz ( period = 2.726 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[0]       ; D[0]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[0]       ; D[0]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[0]       ; D[0]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[0]       ; D[0]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[0]       ; D[0]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[0]       ; D[0]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[0]       ; D[0]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[0]       ; D[0]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[0]       ; D[0]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[0]       ; D[0]     ; None                        ; None                      ; 0.609 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D[1]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 366.84 MHz ( period = 2.726 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[1]       ; D[1]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[1]       ; D[1]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[1]       ; D[1]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[1]       ; D[1]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[1]       ; D[1]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[1]       ; D[1]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[1]       ; D[1]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[1]       ; D[1]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[1]       ; D[1]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[1]       ; D[1]     ; None                        ; None                      ; 0.609 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D[7]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[7]       ; D[7]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[7]       ; D[7]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[7]       ; D[7]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[7]       ; D[7]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[7]       ; D[7]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[7]       ; D[7]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[7]       ; D[7]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[7]       ; D[7]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[7]       ; D[7]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[7]       ; D[7]     ; None                        ; None                      ; 0.609 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D[6]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[6]       ; D[6]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[6]       ; D[6]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[6]       ; D[6]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[6]       ; D[6]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[6]       ; D[6]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[6]       ; D[6]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[6]       ; D[6]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[6]       ; D[6]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[6]       ; D[6]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[6]       ; D[6]     ; None                        ; None                      ; 0.609 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D[5]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[5]       ; D[5]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[5]       ; D[5]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[5]       ; D[5]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[5]       ; D[5]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[5]       ; D[5]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[5]       ; D[5]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[5]       ; D[5]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[5]       ; D[5]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[5]       ; D[5]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[5]       ; D[5]     ; None                        ; None                      ; 0.609 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D[4]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[4]       ; D[4]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[4]       ; D[4]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[4]       ; D[4]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[4]       ; D[4]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[4]       ; D[4]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[4]       ; D[4]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[4]       ; D[4]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[4]       ; D[4]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[4]       ; D[4]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[4]       ; D[4]     ; None                        ; None                      ; 0.609 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D[3]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[3]       ; D[3]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[3]       ; D[3]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[3]       ; D[3]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[3]       ; D[3]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[3]       ; D[3]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[3]       ; D[3]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[3]       ; D[3]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[3]       ; D[3]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[3]       ; D[3]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[3]       ; D[3]     ; None                        ; None                      ; 0.609 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D[2]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[2]       ; D[2]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[2]       ; D[2]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 411.69 MHz ( period = 2.429 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[2]       ; D[2]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[2]       ; D[2]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[2]       ; D[2]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[2]       ; D[2]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[2]       ; D[2]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[2]       ; D[2]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[2]       ; D[2]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 430.48 MHz ( period = 2.323 ns ) ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[2]       ; D[2]     ; None                        ; None                      ; 0.609 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_1:inst|inst3                                                                                   ; BLOCK_2:inst12|inst1                                                                                 ; CLK        ; CLK      ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_1:inst|inst3                                                                                   ; BLOCK_2:inst12|inst2                                                                                 ; CLK        ; CLK      ; None                       ; None                       ; 1.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_1:inst|BL1:inst|inst3                                                                          ; BLOCK_1:inst|inst3                                                                                   ; CLK        ; CLK      ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_1:inst|BL1:inst20|inst3                                                                        ; BLOCK_1:inst|inst3                                                                                   ; CLK        ; CLK      ; None                       ; None                       ; 1.062 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'D[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[0]       ; D[0]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[0]       ; D[0]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[0]       ; D[0]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[0]       ; D[0]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[0]       ; D[0]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[0]       ; D[0]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[0]       ; D[0]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[0]       ; D[0]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[0]       ; D[0]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[0]       ; D[0]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'D[1]'                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[1]       ; D[1]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[1]       ; D[1]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[1]       ; D[1]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[1]       ; D[1]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[1]       ; D[1]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[1]       ; D[1]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[1]       ; D[1]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[1]       ; D[1]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[1]       ; D[1]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[1]       ; D[1]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'D[7]'                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[7]       ; D[7]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[7]       ; D[7]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[7]       ; D[7]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[7]       ; D[7]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[7]       ; D[7]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[7]       ; D[7]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[7]       ; D[7]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[7]       ; D[7]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[7]       ; D[7]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[7]       ; D[7]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'D[6]'                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[6]       ; D[6]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[6]       ; D[6]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[6]       ; D[6]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[6]       ; D[6]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[6]       ; D[6]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[6]       ; D[6]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[6]       ; D[6]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[6]       ; D[6]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[6]       ; D[6]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[6]       ; D[6]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'D[5]'                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[5]       ; D[5]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[5]       ; D[5]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[5]       ; D[5]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[5]       ; D[5]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[5]       ; D[5]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[5]       ; D[5]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[5]       ; D[5]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[5]       ; D[5]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[5]       ; D[5]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[5]       ; D[5]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'D[4]'                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[4]       ; D[4]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[4]       ; D[4]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[4]       ; D[4]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[4]       ; D[4]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[4]       ; D[4]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[4]       ; D[4]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[4]       ; D[4]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[4]       ; D[4]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[4]       ; D[4]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[4]       ; D[4]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'D[3]'                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[3]       ; D[3]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[3]       ; D[3]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[3]       ; D[3]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[3]       ; D[3]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[3]       ; D[3]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[3]       ; D[3]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[3]       ; D[3]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[3]       ; D[3]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[3]       ; D[3]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[3]       ; D[3]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'D[2]'                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; D[2]       ; D[2]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[2]       ; D[2]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[2]       ; D[2]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[2]       ; D[2]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; D[2]       ; D[2]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[2]       ; D[2]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[2]       ; D[2]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[2]       ; D[2]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; D[2]       ; D[2]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; D[2]       ; D[2]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                               ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                      ; To Clock ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A   ; None         ; 9.264 ns   ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A   ; None         ; 9.203 ns   ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A   ; None         ; 9.170 ns   ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A   ; None         ; 9.117 ns   ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A   ; None         ; 9.080 ns   ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A   ; None         ; 9.066 ns   ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A   ; None         ; 9.034 ns   ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A   ; None         ; 8.927 ns   ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A   ; None         ; 4.167 ns   ; N_INP[1] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A   ; None         ; 3.695 ns   ; N_INP[7] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A   ; None         ; 3.611 ns   ; N_INP[6] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A   ; None         ; 3.503 ns   ; N_INP[3] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A   ; None         ; 3.502 ns   ; N_INP[0] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A   ; None         ; 3.412 ns   ; N_INP[2] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A   ; None         ; 3.286 ns   ; M_INP[2] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A   ; None         ; 3.089 ns   ; N_INP[4] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A   ; None         ; 2.956 ns   ; M_INP[0] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A   ; None         ; 2.912 ns   ; M_INP[7] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A   ; None         ; 2.907 ns   ; M_INP[5] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A   ; None         ; 2.854 ns   ; M_INP[4] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A   ; None         ; 2.761 ns   ; N_INP[5] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A   ; None         ; 2.739 ns   ; M_INP[6] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A   ; None         ; 2.709 ns   ; M_INP[3] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A   ; None         ; 2.699 ns   ; M_INP[1] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+--------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                 ; To                 ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+--------------------+------------+
; N/A                                     ; None                                                ; 17.608 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.547 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.471 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.263 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[10] ; CLK        ;
; N/A                                     ; None                                                ; 17.063 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[9]  ; CLK        ;
; N/A                                     ; None                                                ; 17.002 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[9]  ; CLK        ;
; N/A                                     ; None                                                ; 16.955 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.918 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[10] ; D[0]       ;
; N/A                                     ; None                                                ; 16.890 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[9]  ; CLK        ;
; N/A                                     ; None                                                ; 16.857 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[10] ; D[0]       ;
; N/A                                     ; None                                                ; 16.852 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.846 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.803 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[10] ; D[4]       ;
; N/A                                     ; None                                                ; 16.781 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[10] ; D[0]       ;
; N/A                                     ; None                                                ; 16.757 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[10] ; D[1]       ;
; N/A                                     ; None                                                ; 16.742 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[10] ; D[4]       ;
; N/A                                     ; None                                                ; 16.717 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[9]  ; CLK        ;
; N/A                                     ; None                                                ; 16.696 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[10] ; D[1]       ;
; N/A                                     ; None                                                ; 16.666 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[10] ; D[4]       ;
; N/A                                     ; None                                                ; 16.637 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[10] ; D[3]       ;
; N/A                                     ; None                                                ; 16.620 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[10] ; D[1]       ;
; N/A                                     ; None                                                ; 16.576 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[10] ; D[3]       ;
; N/A                                     ; None                                                ; 16.573 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[10] ; D[0]       ;
; N/A                                     ; None                                                ; 16.519 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[10] ; D[5]       ;
; N/A                                     ; None                                                ; 16.500 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[10] ; D[3]       ;
; N/A                                     ; None                                                ; 16.495 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.458 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[10] ; D[4]       ;
; N/A                                     ; None                                                ; 16.458 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[10] ; D[5]       ;
; N/A                                     ; None                                                ; 16.456 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[1]  ; CLK        ;
; N/A                                     ; None                                                ; 16.433 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[1]  ; CLK        ;
; N/A                                     ; None                                                ; 16.427 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[1]  ; CLK        ;
; N/A                                     ; None                                                ; 16.423 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[10] ; D[6]       ;
; N/A                                     ; None                                                ; 16.412 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[10] ; D[1]       ;
; N/A                                     ; None                                                ; 16.382 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[10] ; D[5]       ;
; N/A                                     ; None                                                ; 16.373 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[9]  ; D[0]       ;
; N/A                                     ; None                                                ; 16.363 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[10] ; D[2]       ;
; N/A                                     ; None                                                ; 16.362 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[10] ; D[6]       ;
; N/A                                     ; None                                                ; 16.336 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.312 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[9]  ; D[0]       ;
; N/A                                     ; None                                                ; 16.302 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[10] ; D[2]       ;
; N/A                                     ; None                                                ; 16.293 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[13] ; CLK        ;
; N/A                                     ; None                                                ; 16.292 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[10] ; D[3]       ;
; N/A                                     ; None                                                ; 16.286 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[10] ; D[6]       ;
; N/A                                     ; None                                                ; 16.269 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.265 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[0]  ; D[0]       ;
; N/A                                     ; None                                                ; 16.264 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[10] ; D[7]       ;
; N/A                                     ; None                                                ; 16.258 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[9]  ; D[4]       ;
; N/A                                     ; None                                                ; 16.234 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.228 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.226 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[10] ; D[2]       ;
; N/A                                     ; None                                                ; 16.216 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.215 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.212 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[9]  ; D[1]       ;
; N/A                                     ; None                                                ; 16.210 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.203 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[10] ; D[7]       ;
; N/A                                     ; None                                                ; 16.200 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[9]  ; D[0]       ;
; N/A                                     ; None                                                ; 16.197 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[9]  ; D[4]       ;
; N/A                                     ; None                                                ; 16.195 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[13] ; CLK        ;
; N/A                                     ; None                                                ; 16.179 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[8]  ; CLK        ;
; N/A                                     ; None                                                ; 16.176 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[13] ; CLK        ;
; N/A                                     ; None                                                ; 16.174 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[10] ; D[5]       ;
; N/A                                     ; None                                                ; 16.162 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[0]  ; D[0]       ;
; N/A                                     ; None                                                ; 16.156 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[0]  ; D[0]       ;
; N/A                                     ; None                                                ; 16.154 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.151 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[9]  ; D[1]       ;
; N/A                                     ; None                                                ; 16.150 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[0]  ; D[4]       ;
; N/A                                     ; None                                                ; 16.127 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[10] ; D[7]       ;
; N/A                                     ; None                                                ; 16.118 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[8]  ; CLK        ;
; N/A                                     ; None                                                ; 16.117 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.116 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[6]  ; CLK        ;
; N/A                                     ; None                                                ; 16.104 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[0]  ; D[1]       ;
; N/A                                     ; None                                                ; 16.104 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[1]  ; CLK        ;
; N/A                                     ; None                                                ; 16.098 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.093 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.092 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[9]  ; D[3]       ;
; N/A                                     ; None                                                ; 16.085 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[9]  ; D[4]       ;
; N/A                                     ; None                                                ; 16.078 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[10] ; D[6]       ;
; N/A                                     ; None                                                ; 16.055 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[6]  ; CLK        ;
; N/A                                     ; None                                                ; 16.047 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[0]  ; D[4]       ;
; N/A                                     ; None                                                ; 16.041 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[0]  ; D[4]       ;
; N/A                                     ; None                                                ; 16.041 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.039 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[9]  ; D[1]       ;
; N/A                                     ; None                                                ; 16.031 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[9]  ; D[3]       ;
; N/A                                     ; None                                                ; 16.027 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[9]  ; D[0]       ;
; N/A                                     ; None                                                ; 16.018 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[10] ; D[2]       ;
; N/A                                     ; None                                                ; 16.006 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[13] ; CLK        ;
; N/A                                     ; None                                                ; 16.004 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[8]  ; CLK        ;
; N/A                                     ; None                                                ; 16.001 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[0]  ; D[1]       ;
; N/A                                     ; None                                                ; 15.995 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[0]  ; D[1]       ;
; N/A                                     ; None                                                ; 15.992 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.984 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[0]  ; D[3]       ;
; N/A                                     ; None                                                ; 15.979 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.974 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[9]  ; D[5]       ;
; N/A                                     ; None                                                ; 15.927 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.922 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[14] ; CLK        ;
; N/A                                     ; None                                                ; 15.919 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.919 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[9]  ; D[3]       ;
; N/A                                     ; None                                                ; 15.919 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[10] ; D[7]       ;
; N/A                                     ; None                                                ; 15.913 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[9]  ; D[5]       ;
; N/A                                     ; None                                                ; 15.913 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[11] ; CLK        ;
; N/A                                     ; None                                                ; 15.912 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[9]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.890 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[15] ; CLK        ;
; N/A                                     ; None                                                ; 15.884 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.881 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[0]  ; D[3]       ;
; N/A                                     ; None                                                ; 15.878 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[9]  ; D[6]       ;
; N/A                                     ; None                                                ; 15.877 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.875 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[0]  ; D[3]       ;
; N/A                                     ; None                                                ; 15.868 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.866 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[0]  ; D[5]       ;
; N/A                                     ; None                                                ; 15.866 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[9]  ; D[1]       ;
; N/A                                     ; None                                                ; 15.863 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[14] ; CLK        ;
; N/A                                     ; None                                                ; 15.855 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.852 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[11] ; CLK        ;
; N/A                                     ; None                                                ; 15.834 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[8]  ; CLK        ;
; N/A                                     ; None                                                ; 15.831 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[15] ; CLK        ;
; N/A                                     ; None                                                ; 15.818 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[9]  ; D[2]       ;
; N/A                                     ; None                                                ; 15.817 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[9]  ; D[6]       ;
; N/A                                     ; None                                                ; 15.805 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[0]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.801 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[9]  ; D[5]       ;
; N/A                                     ; None                                                ; 15.780 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[14] ; CLK        ;
; N/A                                     ; None                                                ; 15.770 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[0]  ; D[6]       ;
; N/A                                     ; None                                                ; 15.770 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.766 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[1]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.763 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[0]  ; D[5]       ;
; N/A                                     ; None                                                ; 15.757 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[0]  ; D[5]       ;
; N/A                                     ; None                                                ; 15.757 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[9]  ; D[2]       ;
; N/A                                     ; None                                                ; 15.746 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[9]  ; D[3]       ;
; N/A                                     ; None                                                ; 15.743 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[1]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.740 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[11] ; CLK        ;
; N/A                                     ; None                                                ; 15.737 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[1]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.719 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[9]  ; D[7]       ;
; N/A                                     ; None                                                ; 15.711 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[15] ; CLK        ;
; N/A                                     ; None                                                ; 15.710 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[0]  ; D[2]       ;
; N/A                                     ; None                                                ; 15.705 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[9]  ; D[6]       ;
; N/A                                     ; None                                                ; 15.690 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[0]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.667 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[0]  ; D[6]       ;
; N/A                                     ; None                                                ; 15.661 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[0]  ; D[6]       ;
; N/A                                     ; None                                                ; 15.658 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[9]  ; D[7]       ;
; N/A                                     ; None                                                ; 15.651 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[1]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.646 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[2]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.645 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[9]  ; D[2]       ;
; N/A                                     ; None                                                ; 15.644 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[0]  ; D[1]       ;
; N/A                                     ; None                                                ; 15.628 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[1]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.628 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[9]  ; D[5]       ;
; N/A                                     ; None                                                ; 15.622 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[1]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.611 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[0]  ; D[7]       ;
; N/A                                     ; None                                                ; 15.607 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[0]  ; D[2]       ;
; N/A                                     ; None                                                ; 15.605 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[1]  ; D[1]       ;
; N/A                                     ; None                                                ; 15.603 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[13] ; D[0]       ;
; N/A                                     ; None                                                ; 15.601 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[0]  ; D[2]       ;
; N/A                                     ; None                                                ; 15.582 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[1]  ; D[1]       ;
; N/A                                     ; None                                                ; 15.579 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[4]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.577 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[12] ; CLK        ;
; N/A                                     ; None                                                ; 15.576 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[1]  ; D[1]       ;
; N/A                                     ; None                                                ; 15.572 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[14] ; CLK        ;
; N/A                                     ; None                                                ; 15.567 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[11] ; CLK        ;
; N/A                                     ; None                                                ; 15.546 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[9]  ; D[7]       ;
; N/A                                     ; None                                                ; 15.544 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[2]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.538 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[2]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.538 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[15] ; CLK        ;
; N/A                                     ; None                                                ; 15.532 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.532 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[9]  ; D[6]       ;
; N/A                                     ; None                                                ; 15.531 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[2]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.526 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[5]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.525 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[7]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.524 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[0]  ; D[3]       ;
; N/A                                     ; None                                                ; 15.520 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[4]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.517 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[12] ; CLK        ;
; N/A                                     ; None                                                ; 15.508 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[0]  ; D[7]       ;
; N/A                                     ; None                                                ; 15.505 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[13] ; D[0]       ;
; N/A                                     ; None                                                ; 15.502 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[0]  ; D[7]       ;
; N/A                                     ; None                                                ; 15.489 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[8]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.488 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[13] ; D[4]       ;
; N/A                                     ; None                                                ; 15.486 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[13] ; D[0]       ;
; N/A                                     ; None                                                ; 15.485 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[1]  ; D[3]       ;
; N/A                                     ; None                                                ; 15.485 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[2]  ; D[1]       ;
; N/A                                     ; None                                                ; 15.472 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[9]  ; D[2]       ;
; N/A                                     ; None                                                ; 15.464 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[4]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.464 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[7]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.462 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[1]  ; D[3]       ;
; N/A                                     ; None                                                ; 15.456 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[1]  ; D[3]       ;
; N/A                                     ; None                                                ; 15.442 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[13] ; D[1]       ;
; N/A                                     ; None                                                ; 15.429 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[2]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.428 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[8]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.427 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[5]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.426 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[6]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.423 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[2]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.418 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[4]  ; D[1]       ;
; N/A                                     ; None                                                ; 15.414 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[1]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.411 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[5]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.410 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[7]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.408 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[5]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.406 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; BLOCK3_OUT_DCa[0]  ; D[5]       ;
; N/A                                     ; None                                                ; 15.405 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[4]  ; D[4]       ;
; N/A                                     ; None                                                ; 15.403 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[4]  ; D[0]       ;
; N/A                                     ; None                                                ; 15.402 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[12] ; CLK        ;
; N/A                                     ; None                                                ; 15.390 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[13] ; D[4]       ;
; N/A                                     ; None                                                ; 15.383 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; BLOCK3_OUT_DCa[2]  ; D[1]       ;
; N/A                                     ; None                                                ; 15.377 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; BLOCK3_OUT_DCa[2]  ; D[1]       ;
; N/A                                     ; None                                                ; 15.374 ns  ; BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; BLOCK3_OUT_DCa[8]  ; D[4]       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                      ;                    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+--------------------+------------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------+-------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To                ;
+-------+-------------------+-----------------+------+-------------------+
; N/A   ; None              ; 13.000 ns       ; D[0] ; BLOCK_2_OUT_INV11 ;
; N/A   ; None              ; 12.885 ns       ; D[4] ; BLOCK_2_OUT_INV11 ;
; N/A   ; None              ; 12.839 ns       ; D[1] ; BLOCK_2_OUT_INV11 ;
; N/A   ; None              ; 12.719 ns       ; D[3] ; BLOCK_2_OUT_INV11 ;
; N/A   ; None              ; 12.601 ns       ; D[5] ; BLOCK_2_OUT_INV11 ;
; N/A   ; None              ; 12.505 ns       ; D[6] ; BLOCK_2_OUT_INV11 ;
; N/A   ; None              ; 12.445 ns       ; D[2] ; BLOCK_2_OUT_INV11 ;
; N/A   ; None              ; 12.346 ns       ; D[7] ; BLOCK_2_OUT_INV11 ;
; N/A   ; None              ; 12.149 ns       ; D[0] ; BLOCK2_OYT        ;
; N/A   ; None              ; 12.034 ns       ; D[4] ; BLOCK2_OYT        ;
; N/A   ; None              ; 11.988 ns       ; D[1] ; BLOCK2_OYT        ;
; N/A   ; None              ; 11.868 ns       ; D[3] ; BLOCK2_OYT        ;
; N/A   ; None              ; 11.750 ns       ; D[5] ; BLOCK2_OYT        ;
; N/A   ; None              ; 11.654 ns       ; D[6] ; BLOCK2_OYT        ;
; N/A   ; None              ; 11.594 ns       ; D[2] ; BLOCK2_OYT        ;
; N/A   ; None              ; 11.495 ns       ; D[7] ; BLOCK2_OYT        ;
+-------+-------------------+-----------------+------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                      ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                      ; To Clock ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.460 ns ; M_INP[1] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A           ; None        ; -2.470 ns ; M_INP[3] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A           ; None        ; -2.500 ns ; M_INP[6] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A           ; None        ; -2.522 ns ; N_INP[5] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A           ; None        ; -2.615 ns ; M_INP[4] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A           ; None        ; -2.668 ns ; M_INP[5] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A           ; None        ; -2.673 ns ; M_INP[7] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A           ; None        ; -2.717 ns ; M_INP[0] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A           ; None        ; -2.850 ns ; N_INP[4] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A           ; None        ; -3.047 ns ; M_INP[2] ; BLOCK_1:inst|BL1:inst20|inst3                                                                           ; CLK      ;
; N/A           ; None        ; -3.173 ns ; N_INP[2] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A           ; None        ; -3.263 ns ; N_INP[0] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A           ; None        ; -3.264 ns ; N_INP[3] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A           ; None        ; -3.372 ns ; N_INP[6] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A           ; None        ; -3.456 ns ; N_INP[7] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A           ; None        ; -3.928 ns ; N_INP[1] ; BLOCK_1:inst|BL1:inst|inst3                                                                             ; CLK      ;
; N/A           ; None        ; -7.663 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A           ; None        ; -7.664 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A           ; None        ; -7.666 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A           ; None        ; -7.667 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A           ; None        ; -7.667 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A           ; None        ; -7.668 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A           ; None        ; -7.669 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A           ; None        ; -7.670 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A           ; None        ; -7.670 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A           ; None        ; -7.672 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A           ; None        ; -7.673 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A           ; None        ; -7.674 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A           ; None        ; -7.675 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A           ; None        ; -7.675 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A           ; None        ; -7.675 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A           ; None        ; -7.676 ns ; D[7]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A           ; None        ; -7.770 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A           ; None        ; -7.771 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A           ; None        ; -7.773 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A           ; None        ; -7.774 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A           ; None        ; -7.774 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A           ; None        ; -7.775 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A           ; None        ; -7.776 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A           ; None        ; -7.777 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A           ; None        ; -7.777 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A           ; None        ; -7.779 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A           ; None        ; -7.780 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A           ; None        ; -7.781 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A           ; None        ; -7.782 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A           ; None        ; -7.782 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A           ; None        ; -7.782 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A           ; None        ; -7.783 ns ; D[5]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A           ; None        ; -7.802 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A           ; None        ; -7.803 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A           ; None        ; -7.805 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A           ; None        ; -7.806 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A           ; None        ; -7.806 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A           ; None        ; -7.807 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A           ; None        ; -7.808 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A           ; None        ; -7.809 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A           ; None        ; -7.809 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A           ; None        ; -7.811 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A           ; None        ; -7.812 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A           ; None        ; -7.813 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A           ; None        ; -7.814 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A           ; None        ; -7.814 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A           ; None        ; -7.814 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A           ; None        ; -7.815 ns ; D[3]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A           ; None        ; -7.816 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A           ; None        ; -7.817 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A           ; None        ; -7.819 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A           ; None        ; -7.820 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A           ; None        ; -7.820 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A           ; None        ; -7.821 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A           ; None        ; -7.822 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A           ; None        ; -7.823 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A           ; None        ; -7.823 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A           ; None        ; -7.825 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A           ; None        ; -7.826 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A           ; None        ; -7.827 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A           ; None        ; -7.828 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A           ; None        ; -7.828 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A           ; None        ; -7.828 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A           ; None        ; -7.829 ns ; D[1]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A           ; None        ; -7.853 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A           ; None        ; -7.854 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A           ; None        ; -7.856 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A           ; None        ; -7.857 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A           ; None        ; -7.857 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A           ; None        ; -7.858 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A           ; None        ; -7.859 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A           ; None        ; -7.860 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A           ; None        ; -7.860 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A           ; None        ; -7.862 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A           ; None        ; -7.863 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A           ; None        ; -7.864 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A           ; None        ; -7.865 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A           ; None        ; -7.865 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A           ; None        ; -7.865 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A           ; None        ; -7.866 ns ; D[6]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A           ; None        ; -7.906 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A           ; None        ; -7.907 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A           ; None        ; -7.909 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A           ; None        ; -7.910 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A           ; None        ; -7.910 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A           ; None        ; -7.911 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A           ; None        ; -7.912 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A           ; None        ; -7.913 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A           ; None        ; -7.913 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A           ; None        ; -7.915 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A           ; None        ; -7.916 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A           ; None        ; -7.917 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A           ; None        ; -7.918 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A           ; None        ; -7.918 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A           ; None        ; -7.918 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A           ; None        ; -7.919 ns ; D[2]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A           ; None        ; -7.939 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A           ; None        ; -7.940 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A           ; None        ; -7.942 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A           ; None        ; -7.943 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A           ; None        ; -7.943 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A           ; None        ; -7.944 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A           ; None        ; -7.945 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A           ; None        ; -7.946 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A           ; None        ; -7.946 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A           ; None        ; -7.948 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A           ; None        ; -7.949 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A           ; None        ; -7.950 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A           ; None        ; -7.951 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A           ; None        ; -7.951 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A           ; None        ; -7.951 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A           ; None        ; -7.952 ns ; D[0]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
; N/A           ; None        ; -8.000 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14] ; CLK      ;
; N/A           ; None        ; -8.001 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15] ; CLK      ;
; N/A           ; None        ; -8.003 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12] ; CLK      ;
; N/A           ; None        ; -8.004 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13] ; CLK      ;
; N/A           ; None        ; -8.004 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10] ; CLK      ;
; N/A           ; None        ; -8.005 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]  ; CLK      ;
; N/A           ; None        ; -8.006 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11] ; CLK      ;
; N/A           ; None        ; -8.007 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]  ; CLK      ;
; N/A           ; None        ; -8.007 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]  ; CLK      ;
; N/A           ; None        ; -8.009 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]  ; CLK      ;
; N/A           ; None        ; -8.010 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]  ; CLK      ;
; N/A           ; None        ; -8.011 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]  ; CLK      ;
; N/A           ; None        ; -8.012 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]  ; CLK      ;
; N/A           ; None        ; -8.012 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]  ; CLK      ;
; N/A           ; None        ; -8.012 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]  ; CLK      ;
; N/A           ; None        ; -8.013 ns ; D[4]     ; BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]  ; CLK      ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Oct 07 18:11:18 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L2_2 -c L2_2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "D[0]" is an undefined clock
    Info: Assuming node "D[1]" is an undefined clock
    Info: Assuming node "D[7]" is an undefined clock
    Info: Assuming node "D[6]" is an undefined clock
    Info: Assuming node "D[5]" is an undefined clock
    Info: Assuming node "D[4]" is an undefined clock
    Info: Assuming node "D[3]" is an undefined clock
    Info: Assuming node "D[2]" is an undefined clock
Warning: Found 62 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "BLOCK_1:inst|BL1:inst20|inst3" as buffer
    Info: Detected ripple clock "BLOCK_1:inst|BL1:inst|inst3" as buffer
    Info: Detected gated clock "BLOCK_1:inst|inst12" as buffer
    Info: Detected ripple clock "BLOCK_1:inst|inst3" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~1" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[14]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[12]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[13]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~3" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~2" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~0" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~3" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~1" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~2" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~5" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~2" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|_~1" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~8" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT15" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT13" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT12" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT11" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT10" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT8" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT7" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT6" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT5" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT4" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT3" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT2" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT1" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~4" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~4" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6" as buffer
    Info: Detected ripple clock "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb" as buffer
Info: Clock "CLK" has Internal fmax of 77.86 MHz between source register "BLOCK_2:inst12|inst2" and destination register "BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]~_Duplicate_1" (period= 12.844 ns)
    Info: + Longest register to register delay is 0.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y13_N1; Fanout = 16; REG Node = 'BLOCK_2:inst12|inst2'
        Info: 2: + IC(0.227 ns) + CELL(0.746 ns) = 0.973 ns; Loc. = LCFF_X11_Y13_N17; Fanout = 2; REG Node = 'BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]~_Duplicate_1'
        Info: Total cell delay = 0.746 ns ( 76.67 % )
        Info: Total interconnect delay = 0.227 ns ( 23.33 % )
    Info: - Smallest clock skew is -5.265 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.494 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 27; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X11_Y13_N17; Fanout = 2; REG Node = 'BLOCK_2:inst12|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]~_Duplicate_1'
            Info: Total cell delay = 1.472 ns ( 59.02 % )
            Info: Total interconnect delay = 1.022 ns ( 40.98 % )
        Info: - Longest clock path from clock "CLK" to source register is 7.759 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 27; CLK Node = 'CLK'
            Info: 2: + IC(1.604 ns) + CELL(0.712 ns) = 3.170 ns; Loc. = LCFF_X15_Y16_N21; Fanout = 2; REG Node = 'BLOCK_1:inst|BL1:inst20|inst3'
            Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 3.428 ns; Loc. = LCCOMB_X15_Y16_N28; Fanout = 2; COMB Node = 'BLOCK_1:inst|inst12'
            Info: 4: + IC(0.603 ns) + CELL(0.712 ns) = 4.743 ns; Loc. = LCFF_X15_Y14_N21; Fanout = 6; REG Node = 'BLOCK_1:inst|inst3'
            Info: 5: + IC(1.722 ns) + CELL(0.000 ns) = 6.465 ns; Loc. = CLKCTRL_G5; Fanout = 20; COMB Node = 'BLOCK_1:inst|inst3~clkctrl'
            Info: 6: + IC(0.676 ns) + CELL(0.618 ns) = 7.759 ns; Loc. = LCFF_X11_Y13_N1; Fanout = 16; REG Node = 'BLOCK_2:inst12|inst2'
            Info: Total cell delay = 2.949 ns ( 38.01 % )
            Info: Total interconnect delay = 4.810 ns ( 61.99 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "D[0]" has Internal fmax of 366.84 MHz between source register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" (period= 2.726 ns)
    Info: + Longest register to register delay is 0.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X38_Y16_N4; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X38_Y16_N6; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.750 ns ( 100.00 % )
    Info: - Smallest clock skew is -1.792 ns
        Info: + Shortest clock path from clock "D[0]" to destination register is 9.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 32; CLK Node = 'D[0]'
            Info: 2: + IC(1.645 ns) + CELL(2.570 ns) = 5.042 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.642 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.236 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.598 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 8.191 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.481 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.822 ns ( 50.86 % )
            Info: Total interconnect delay = 4.659 ns ( 49.14 % )
        Info: - Longest clock path from clock "D[0]" to source register is 11.273 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 32; CLK Node = 'D[0]'
            Info: 2: + IC(1.645 ns) + CELL(2.570 ns) = 5.042 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT1'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.642 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[1]'
            Info: 4: + IC(0.512 ns) + CELL(0.346 ns) = 6.500 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~1'
            Info: 5: + IC(0.331 ns) + CELL(0.228 ns) = 7.059 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~2'
            Info: 6: + IC(0.239 ns) + CELL(0.228 ns) = 7.526 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~4'
            Info: 7: + IC(0.592 ns) + CELL(0.272 ns) = 8.390 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 8: + IC(1.593 ns) + CELL(0.000 ns) = 9.983 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 9: + IC(0.672 ns) + CELL(0.618 ns) = 11.273 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.689 ns ( 50.47 % )
            Info: Total interconnect delay = 5.584 ns ( 49.53 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "D[1]" has Internal fmax of 366.84 MHz between source register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" (period= 2.726 ns)
    Info: + Longest register to register delay is 0.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X38_Y16_N4; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X38_Y16_N6; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.750 ns ( 100.00 % )
    Info: - Smallest clock skew is -1.792 ns
        Info: + Shortest clock path from clock "D[1]" to destination register is 9.320 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 30; CLK Node = 'D[1]'
            Info: 2: + IC(1.464 ns) + CELL(2.570 ns) = 4.881 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.481 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.075 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.437 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 8.030 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.320 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.842 ns ( 51.95 % )
            Info: Total interconnect delay = 4.478 ns ( 48.05 % )
        Info: - Longest clock path from clock "D[1]" to source register is 11.112 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 30; CLK Node = 'D[1]'
            Info: 2: + IC(1.464 ns) + CELL(2.570 ns) = 4.881 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT1'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.481 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[1]'
            Info: 4: + IC(0.512 ns) + CELL(0.346 ns) = 6.339 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~1'
            Info: 5: + IC(0.331 ns) + CELL(0.228 ns) = 6.898 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~2'
            Info: 6: + IC(0.239 ns) + CELL(0.228 ns) = 7.365 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~4'
            Info: 7: + IC(0.592 ns) + CELL(0.272 ns) = 8.229 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 8: + IC(1.593 ns) + CELL(0.000 ns) = 9.822 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 9: + IC(0.672 ns) + CELL(0.618 ns) = 11.112 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.709 ns ( 51.38 % )
            Info: Total interconnect delay = 5.403 ns ( 48.62 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "D[7]" has Internal fmax of 405.84 MHz between source register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" (period= 2.464 ns)
    Info: + Longest register to register delay is 0.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X38_Y16_N4; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X38_Y16_N6; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.750 ns ( 100.00 % )
    Info: - Smallest clock skew is -1.530 ns
        Info: + Shortest clock path from clock "D[7]" to destination register is 9.089 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 18; CLK Node = 'D[7]'
            Info: 2: + IC(1.223 ns) + CELL(2.570 ns) = 4.650 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.250 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 5.844 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.206 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 7.799 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.089 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.852 ns ( 53.38 % )
            Info: Total interconnect delay = 4.237 ns ( 46.62 % )
        Info: - Longest clock path from clock "D[7]" to source register is 10.619 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 18; CLK Node = 'D[7]'
            Info: 2: + IC(1.223 ns) + CELL(2.570 ns) = 4.650 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.250 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 6.610 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.225 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 7.736 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.329 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 10.619 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.652 ns ( 53.23 % )
            Info: Total interconnect delay = 4.967 ns ( 46.77 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "D[6]" has Internal fmax of 405.84 MHz between source register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" (period= 2.464 ns)
    Info: + Longest register to register delay is 0.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X38_Y16_N4; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X38_Y16_N6; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.750 ns ( 100.00 % )
    Info: - Smallest clock skew is -1.530 ns
        Info: + Shortest clock path from clock "D[6]" to destination register is 9.248 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B16; Fanout = 20; CLK Node = 'D[6]'
            Info: 2: + IC(1.392 ns) + CELL(2.570 ns) = 4.809 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.409 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.003 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.365 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 7.958 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.248 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.842 ns ( 52.36 % )
            Info: Total interconnect delay = 4.406 ns ( 47.64 % )
        Info: - Longest clock path from clock "D[6]" to source register is 10.778 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B16; Fanout = 20; CLK Node = 'D[6]'
            Info: 2: + IC(1.392 ns) + CELL(2.570 ns) = 4.809 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.409 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 6.769 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.384 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 7.895 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.488 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 10.778 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.642 ns ( 52.35 % )
            Info: Total interconnect delay = 5.136 ns ( 47.65 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "D[5]" has Internal fmax of 405.84 MHz between source register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" (period= 2.464 ns)
    Info: + Longest register to register delay is 0.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X38_Y16_N4; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X38_Y16_N6; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.750 ns ( 100.00 % )
    Info: - Smallest clock skew is -1.530 ns
        Info: + Shortest clock path from clock "D[5]" to destination register is 9.344 ns
            Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A16; Fanout = 22; CLK Node = 'D[5]'
            Info: 2: + IC(1.468 ns) + CELL(2.570 ns) = 4.905 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.505 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.099 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.461 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 8.054 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.344 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.862 ns ( 52.03 % )
            Info: Total interconnect delay = 4.482 ns ( 47.97 % )
        Info: - Longest clock path from clock "D[5]" to source register is 10.874 ns
            Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A16; Fanout = 22; CLK Node = 'D[5]'
            Info: 2: + IC(1.468 ns) + CELL(2.570 ns) = 4.905 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.505 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 6.865 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.480 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 7.991 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.584 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 10.874 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.662 ns ( 52.07 % )
            Info: Total interconnect delay = 5.212 ns ( 47.93 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "D[4]" has Internal fmax of 405.84 MHz between source register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" (period= 2.464 ns)
    Info: + Longest register to register delay is 0.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X38_Y16_N4; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X38_Y16_N6; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.750 ns ( 100.00 % )
    Info: - Smallest clock skew is -1.530 ns
        Info: + Shortest clock path from clock "D[4]" to destination register is 9.628 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 24; CLK Node = 'D[4]'
            Info: 2: + IC(1.765 ns) + CELL(2.570 ns) = 5.189 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.789 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.383 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.745 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 8.338 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.628 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.849 ns ( 50.36 % )
            Info: Total interconnect delay = 4.779 ns ( 49.64 % )
        Info: - Longest clock path from clock "D[4]" to source register is 11.158 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 24; CLK Node = 'D[4]'
            Info: 2: + IC(1.765 ns) + CELL(2.570 ns) = 5.189 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.789 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 7.149 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.764 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 8.275 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.868 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 11.158 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.649 ns ( 50.63 % )
            Info: Total interconnect delay = 5.509 ns ( 49.37 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "D[3]" has Internal fmax of 405.84 MHz between source register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" (period= 2.464 ns)
    Info: + Longest register to register delay is 0.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X38_Y16_N4; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X38_Y16_N6; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.750 ns ( 100.00 % )
    Info: - Smallest clock skew is -1.530 ns
        Info: + Shortest clock path from clock "D[3]" to destination register is 9.462 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V15; Fanout = 26; CLK Node = 'D[3]'
            Info: 2: + IC(1.626 ns) + CELL(2.570 ns) = 5.023 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.623 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.217 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.579 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 8.172 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.462 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.822 ns ( 50.96 % )
            Info: Total interconnect delay = 4.640 ns ( 49.04 % )
        Info: - Longest clock path from clock "D[3]" to source register is 10.992 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V15; Fanout = 26; CLK Node = 'D[3]'
            Info: 2: + IC(1.626 ns) + CELL(2.570 ns) = 5.023 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.623 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 6.983 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.598 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 8.109 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.702 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 10.992 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.622 ns ( 51.15 % )
            Info: Total interconnect delay = 5.370 ns ( 48.85 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "D[2]" has Internal fmax of 405.84 MHz between source register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" (period= 2.464 ns)
    Info: + Longest register to register delay is 0.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 2; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X38_Y16_N4; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X38_Y16_N6; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.750 ns ( 100.00 % )
    Info: - Smallest clock skew is -1.530 ns
        Info: + Shortest clock path from clock "D[2]" to destination register is 9.188 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T13; Fanout = 28; CLK Node = 'D[2]'
            Info: 2: + IC(1.372 ns) + CELL(2.570 ns) = 4.749 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.349 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 5.943 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.305 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 7.898 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.188 ns; Loc. = LCFF_X38_Y16_N7; Fanout = 17; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.802 ns ( 52.26 % )
            Info: Total interconnect delay = 4.386 ns ( 47.74 % )
        Info: - Longest clock path from clock "D[2]" to source register is 10.718 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T13; Fanout = 28; CLK Node = 'D[2]'
            Info: 2: + IC(1.372 ns) + CELL(2.570 ns) = 4.749 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.349 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 6.709 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.324 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 7.835 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.428 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 10.718 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.602 ns ( 52.27 % )
            Info: Total interconnect delay = 5.116 ns ( 47.73 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "CLK" (Hold time is 4.844 ns)
    Info: + Largest clock skew is 5.398 ns
        Info: + Longest clock path from clock "CLK" to destination register is 11.963 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 27; CLK Node = 'CLK'
            Info: 2: + IC(1.094 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X10_Y11_N17; Fanout = 18; REG Node = 'BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]'
            Info: 3: + IC(0.792 ns) + CELL(2.280 ns) = 5.732 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT1'
            Info: 4: + IC(0.000 ns) + CELL(0.600 ns) = 6.332 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[1]'
            Info: 5: + IC(0.512 ns) + CELL(0.346 ns) = 7.190 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~1'
            Info: 6: + IC(0.331 ns) + CELL(0.228 ns) = 7.749 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~2'
            Info: 7: + IC(0.239 ns) + CELL(0.228 ns) = 8.216 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~4'
            Info: 8: + IC(0.592 ns) + CELL(0.272 ns) = 9.080 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 9: + IC(1.593 ns) + CELL(0.000 ns) = 10.673 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 10: + IC(0.672 ns) + CELL(0.618 ns) = 11.963 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 6.138 ns ( 51.31 % )
            Info: Total interconnect delay = 5.825 ns ( 48.69 % )
        Info: - Shortest clock path from clock "CLK" to source register is 6.565 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 27; CLK Node = 'CLK'
            Info: 2: + IC(1.116 ns) + CELL(0.712 ns) = 2.682 ns; Loc. = LCFF_X13_Y11_N31; Fanout = 4; REG Node = 'BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]'
            Info: 3: + IC(0.643 ns) + CELL(0.357 ns) = 3.682 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 4: + IC(1.593 ns) + CELL(0.000 ns) = 5.275 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 6.565 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.541 ns ( 38.71 % )
            Info: Total interconnect delay = 4.024 ns ( 61.29 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "D[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "D[0]" (Hold time is 1.238 ns)
    Info: + Largest clock skew is 1.792 ns
        Info: + Longest clock path from clock "D[0]" to destination register is 11.273 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 32; CLK Node = 'D[0]'
            Info: 2: + IC(1.645 ns) + CELL(2.570 ns) = 5.042 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT1'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.642 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[1]'
            Info: 4: + IC(0.512 ns) + CELL(0.346 ns) = 6.500 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~1'
            Info: 5: + IC(0.331 ns) + CELL(0.228 ns) = 7.059 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~2'
            Info: 6: + IC(0.239 ns) + CELL(0.228 ns) = 7.526 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~4'
            Info: 7: + IC(0.592 ns) + CELL(0.272 ns) = 8.390 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 8: + IC(1.593 ns) + CELL(0.000 ns) = 9.983 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 9: + IC(0.672 ns) + CELL(0.618 ns) = 11.273 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.689 ns ( 50.47 % )
            Info: Total interconnect delay = 5.584 ns ( 49.53 % )
        Info: - Shortest clock path from clock "D[0]" to source register is 9.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 32; CLK Node = 'D[0]'
            Info: 2: + IC(1.645 ns) + CELL(2.570 ns) = 5.042 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.642 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.236 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.598 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 8.191 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.481 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.822 ns ( 50.86 % )
            Info: Total interconnect delay = 4.659 ns ( 49.14 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "D[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "D[1]" (Hold time is 1.238 ns)
    Info: + Largest clock skew is 1.792 ns
        Info: + Longest clock path from clock "D[1]" to destination register is 11.112 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 30; CLK Node = 'D[1]'
            Info: 2: + IC(1.464 ns) + CELL(2.570 ns) = 4.881 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT1'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.481 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[1]'
            Info: 4: + IC(0.512 ns) + CELL(0.346 ns) = 6.339 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~1'
            Info: 5: + IC(0.331 ns) + CELL(0.228 ns) = 6.898 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~2'
            Info: 6: + IC(0.239 ns) + CELL(0.228 ns) = 7.365 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~4'
            Info: 7: + IC(0.592 ns) + CELL(0.272 ns) = 8.229 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 8: + IC(1.593 ns) + CELL(0.000 ns) = 9.822 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 9: + IC(0.672 ns) + CELL(0.618 ns) = 11.112 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.709 ns ( 51.38 % )
            Info: Total interconnect delay = 5.403 ns ( 48.62 % )
        Info: - Shortest clock path from clock "D[1]" to source register is 9.320 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 30; CLK Node = 'D[1]'
            Info: 2: + IC(1.464 ns) + CELL(2.570 ns) = 4.881 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.481 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.075 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.437 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 8.030 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.320 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.842 ns ( 51.95 % )
            Info: Total interconnect delay = 4.478 ns ( 48.05 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "D[7]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "D[7]" (Hold time is 976 ps)
    Info: + Largest clock skew is 1.530 ns
        Info: + Longest clock path from clock "D[7]" to destination register is 10.619 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 18; CLK Node = 'D[7]'
            Info: 2: + IC(1.223 ns) + CELL(2.570 ns) = 4.650 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.250 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 6.610 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.225 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 7.736 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.329 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 10.619 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.652 ns ( 53.23 % )
            Info: Total interconnect delay = 4.967 ns ( 46.77 % )
        Info: - Shortest clock path from clock "D[7]" to source register is 9.089 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 18; CLK Node = 'D[7]'
            Info: 2: + IC(1.223 ns) + CELL(2.570 ns) = 4.650 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.250 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 5.844 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.206 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 7.799 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.089 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.852 ns ( 53.38 % )
            Info: Total interconnect delay = 4.237 ns ( 46.62 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "D[6]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "D[6]" (Hold time is 976 ps)
    Info: + Largest clock skew is 1.530 ns
        Info: + Longest clock path from clock "D[6]" to destination register is 10.778 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B16; Fanout = 20; CLK Node = 'D[6]'
            Info: 2: + IC(1.392 ns) + CELL(2.570 ns) = 4.809 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.409 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 6.769 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.384 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 7.895 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.488 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 10.778 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.642 ns ( 52.35 % )
            Info: Total interconnect delay = 5.136 ns ( 47.65 % )
        Info: - Shortest clock path from clock "D[6]" to source register is 9.248 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B16; Fanout = 20; CLK Node = 'D[6]'
            Info: 2: + IC(1.392 ns) + CELL(2.570 ns) = 4.809 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.409 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.003 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.365 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 7.958 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.248 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.842 ns ( 52.36 % )
            Info: Total interconnect delay = 4.406 ns ( 47.64 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "D[5]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "D[5]" (Hold time is 976 ps)
    Info: + Largest clock skew is 1.530 ns
        Info: + Longest clock path from clock "D[5]" to destination register is 10.874 ns
            Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A16; Fanout = 22; CLK Node = 'D[5]'
            Info: 2: + IC(1.468 ns) + CELL(2.570 ns) = 4.905 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.505 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 6.865 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.480 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 7.991 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.584 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 10.874 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.662 ns ( 52.07 % )
            Info: Total interconnect delay = 5.212 ns ( 47.93 % )
        Info: - Shortest clock path from clock "D[5]" to source register is 9.344 ns
            Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A16; Fanout = 22; CLK Node = 'D[5]'
            Info: 2: + IC(1.468 ns) + CELL(2.570 ns) = 4.905 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.505 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.099 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.461 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 8.054 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.344 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.862 ns ( 52.03 % )
            Info: Total interconnect delay = 4.482 ns ( 47.97 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "D[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "D[4]" (Hold time is 976 ps)
    Info: + Largest clock skew is 1.530 ns
        Info: + Longest clock path from clock "D[4]" to destination register is 11.158 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 24; CLK Node = 'D[4]'
            Info: 2: + IC(1.765 ns) + CELL(2.570 ns) = 5.189 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.789 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 7.149 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.764 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 8.275 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.868 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 11.158 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.649 ns ( 50.63 % )
            Info: Total interconnect delay = 5.509 ns ( 49.37 % )
        Info: - Shortest clock path from clock "D[4]" to source register is 9.628 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 24; CLK Node = 'D[4]'
            Info: 2: + IC(1.765 ns) + CELL(2.570 ns) = 5.189 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.789 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.383 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.745 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 8.338 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.628 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.849 ns ( 50.36 % )
            Info: Total interconnect delay = 4.779 ns ( 49.64 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "D[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "D[3]" (Hold time is 976 ps)
    Info: + Largest clock skew is 1.530 ns
        Info: + Longest clock path from clock "D[3]" to destination register is 10.992 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V15; Fanout = 26; CLK Node = 'D[3]'
            Info: 2: + IC(1.626 ns) + CELL(2.570 ns) = 5.023 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.623 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 6.983 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.598 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 8.109 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.702 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 10.992 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.622 ns ( 51.15 % )
            Info: Total interconnect delay = 5.370 ns ( 48.85 % )
        Info: - Shortest clock path from clock "D[3]" to source register is 9.462 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V15; Fanout = 26; CLK Node = 'D[3]'
            Info: 2: + IC(1.626 ns) + CELL(2.570 ns) = 5.023 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.623 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 6.217 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.579 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 8.172 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.462 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.822 ns ( 50.96 % )
            Info: Total interconnect delay = 4.640 ns ( 49.04 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "D[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "D[2]" (Hold time is 976 ps)
    Info: + Largest clock skew is 1.530 ns
        Info: + Longest clock path from clock "D[2]" to destination register is 10.718 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T13; Fanout = 28; CLK Node = 'D[2]'
            Info: 2: + IC(1.372 ns) + CELL(2.570 ns) = 4.749 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT14'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.349 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[14]'
            Info: 4: + IC(0.982 ns) + CELL(0.378 ns) = 6.709 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~0'
            Info: 5: + IC(0.258 ns) + CELL(0.357 ns) = 7.324 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~6'
            Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 7.835 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 7: + IC(1.593 ns) + CELL(0.000 ns) = 9.428 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 8: + IC(0.672 ns) + CELL(0.618 ns) = 10.718 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.602 ns ( 52.27 % )
            Info: Total interconnect delay = 5.116 ns ( 47.73 % )
        Info: - Shortest clock path from clock "D[2]" to source register is 9.188 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T13; Fanout = 28; CLK Node = 'D[2]'
            Info: 2: + IC(1.372 ns) + CELL(2.570 ns) = 4.749 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT9'
            Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.349 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[9]'
            Info: 4: + IC(0.541 ns) + CELL(0.053 ns) = 5.943 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~0'
            Info: 5: + IC(0.208 ns) + CELL(0.154 ns) = 6.305 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
            Info: 6: + IC(1.593 ns) + CELL(0.000 ns) = 7.898 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
            Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 9.188 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.802 ns ( 52.26 % )
            Info: Total interconnect delay = 4.386 ns ( 47.74 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X38_Y16_N0; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X38_Y16_N1; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]" (data pin = "D[4]", clock pin = "CLK") is 9.264 ns
    Info: + Longest pin to register delay is 11.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 24; CLK Node = 'D[4]'
        Info: 2: + IC(4.590 ns) + CELL(2.570 ns) = 8.014 ns; Loc. = DSPMULT_X12_Y13_N1; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT10'
        Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 8.614 ns; Loc. = DSPOUT_X12_Y13_N3; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst24|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[10]'
        Info: 4: + IC(0.938 ns) + CELL(0.378 ns) = 9.930 ns; Loc. = LCCOMB_X14_Y14_N26; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~4'
        Info: 5: + IC(0.259 ns) + CELL(0.378 ns) = 10.567 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 32; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst25|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|aeb_int~5'
        Info: 6: + IC(0.692 ns) + CELL(0.503 ns) = 11.762 ns; Loc. = LCFF_X13_Y11_N31; Fanout = 4; REG Node = 'BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]'
        Info: Total cell delay = 5.283 ns ( 44.92 % )
        Info: Total interconnect delay = 6.479 ns ( 55.08 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.588 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 27; CLK Node = 'CLK'
        Info: 2: + IC(1.116 ns) + CELL(0.618 ns) = 2.588 ns; Loc. = LCFF_X13_Y11_N31; Fanout = 4; REG Node = 'BLOCK_2:inst12|lpm_counter3:inst27|lpm_counter:lpm_counter_component|cntr_c6i:auto_generated|safe_q[15]'
        Info: Total cell delay = 1.472 ns ( 56.88 % )
        Info: Total interconnect delay = 1.116 ns ( 43.12 % )
Info: tco from clock "CLK" to destination pin "BLOCK3_OUT_DCa[10]" through register "BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]" is 17.608 ns
    Info: + Longest clock path from clock "CLK" to source register is 11.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 27; CLK Node = 'CLK'
        Info: 2: + IC(1.094 ns) + CELL(0.712 ns) = 2.660 ns; Loc. = LCFF_X10_Y11_N17; Fanout = 18; REG Node = 'BLOCK_2:inst12|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_noi:auto_generated|safe_q[0]'
        Info: 3: + IC(0.792 ns) + CELL(2.280 ns) = 5.732 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT1'
        Info: 4: + IC(0.000 ns) + CELL(0.600 ns) = 6.332 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[1]'
        Info: 5: + IC(0.512 ns) + CELL(0.346 ns) = 7.190 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~1'
        Info: 6: + IC(0.331 ns) + CELL(0.228 ns) = 7.749 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~2'
        Info: 7: + IC(0.239 ns) + CELL(0.228 ns) = 8.216 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~4'
        Info: 8: + IC(0.592 ns) + CELL(0.272 ns) = 9.080 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
        Info: 9: + IC(1.593 ns) + CELL(0.000 ns) = 10.673 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb~clkctrl'
        Info: 10: + IC(0.672 ns) + CELL(0.618 ns) = 11.963 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]'
        Info: Total cell delay = 6.138 ns ( 51.31 % )
        Info: Total interconnect delay = 5.825 ns ( 48.69 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.551 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 18; REG Node = 'BLOCK_3:inst5|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]'
        Info: 2: + IC(0.351 ns) + CELL(0.366 ns) = 0.717 ns; Loc. = LCCOMB_X38_Y16_N16; Fanout = 1; COMB Node = 'BLOCK_3:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]~0'
        Info: 3: + IC(2.730 ns) + CELL(2.104 ns) = 5.551 ns; Loc. = PIN_K15; Fanout = 0; PIN Node = 'BLOCK3_OUT_DCa[10]'
        Info: Total cell delay = 2.470 ns ( 44.50 % )
        Info: Total interconnect delay = 3.081 ns ( 55.50 % )
Info: Longest tpd from source pin "D[0]" to destination pin "BLOCK_2_OUT_INV11" is 13.000 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 32; CLK Node = 'D[0]'
    Info: 2: + IC(1.645 ns) + CELL(2.570 ns) = 5.042 ns; Loc. = DSPMULT_X12_Y13_N0; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|mac_mult2~DATAOUT1'
    Info: 3: + IC(0.000 ns) + CELL(0.600 ns) = 5.642 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; COMB Node = 'BLOCK_2:inst12|lpm_mult3:inst23|lpm_mult:lpm_mult_component|mult_c9n:auto_generated|result[1]'
    Info: 4: + IC(0.512 ns) + CELL(0.346 ns) = 6.500 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~1'
    Info: 5: + IC(0.331 ns) + CELL(0.228 ns) = 7.059 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~2'
    Info: 6: + IC(0.239 ns) + CELL(0.228 ns) = 7.526 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 1; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|op_1~4'
    Info: 7: + IC(0.592 ns) + CELL(0.272 ns) = 8.390 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 3; COMB Node = 'BLOCK_2:inst12|lpm_compare0:inst26|lpm_compare:lpm_compare_component|cmpr_d1h:auto_generated|ageb'
    Info: 8: + IC(2.486 ns) + CELL(2.124 ns) = 13.000 ns; Loc. = PIN_G17; Fanout = 0; PIN Node = 'BLOCK_2_OUT_INV11'
    Info: Total cell delay = 7.195 ns ( 55.35 % )
    Info: Total interconnect delay = 5.805 ns ( 44.65 % )
Info: th for register "BLOCK_1:inst|BL1:inst20|inst3" (data pin = "M_INP[1]", clock pin = "CLK") is -2.460 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.076 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 27; CLK Node = 'CLK'
        Info: 2: + IC(1.604 ns) + CELL(0.618 ns) = 3.076 ns; Loc. = LCFF_X15_Y16_N21; Fanout = 2; REG Node = 'BLOCK_1:inst|BL1:inst20|inst3'
        Info: Total cell delay = 1.472 ns ( 47.85 % )
        Info: Total interconnect delay = 1.604 ns ( 52.15 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 1; PIN Node = 'M_INP[1]'
        Info: 2: + IC(4.142 ns) + CELL(0.053 ns) = 5.022 ns; Loc. = LCCOMB_X15_Y16_N16; Fanout = 1; COMB Node = 'BLOCK_1:inst|BL1:inst20|inst27~1'
        Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 5.530 ns; Loc. = LCCOMB_X15_Y16_N20; Fanout = 1; COMB Node = 'BLOCK_1:inst|BL1:inst20|inst3~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.685 ns; Loc. = LCFF_X15_Y16_N21; Fanout = 2; REG Node = 'BLOCK_1:inst|BL1:inst20|inst3'
        Info: Total cell delay = 1.307 ns ( 22.99 % )
        Info: Total interconnect delay = 4.378 ns ( 77.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Thu Oct 07 18:11:19 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


