Developing a system bus architecture using VERILOG, based on AMBA AHB bus. <br> <br>


![2023_12_24 15_53 Office Lens](https://github.com/tadjc/DSD_assignment/assets/153454616/997283ac-896d-4320-b307-66b36fdd0e40)
