Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Jan 12 12:32:40 2023
| Host              : liara running 64-bit Arch Linux
| Command           : report_timing -max_paths 10 -file ./report/corr_accel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 3.311ns (61.075%)  route 2.110ns (38.925%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/ap_clk
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/Q
                         net (fo=2, routed)           0.530     0.638    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[4]
    DSP48E2_X3Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     0.789 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     0.789    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     0.862 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     0.862    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     1.471 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     1.471    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER.V<34>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     1.517 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     1.517    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     2.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.088    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.451 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.217     2.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[0]
    SLICE_X49Y106        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.793 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.013     2.806    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X49Y106        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[2])
                                                      0.115     2.921 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.246     3.167    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X3Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     3.332 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     3.332    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X3Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[12])
                                                      0.541     3.873 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     3.873    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<12>
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     3.982 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.473     4.455    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CARRY_IN
    SLICE_X50Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.131     4.586 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.195     4.781    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q[2]
    SLICE_X50Y84         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     4.904 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[12]_INST_0/O
                         net (fo=1, routed)           0.223     5.127    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/grp_compute_fu_208_reg_file_2_1_d0[12]
    SLICE_X52Y84         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     5.237 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_4__1/O
                         net (fo=1, routed)           0.213     5.450    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0_2[12]
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_5_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.256     9.749    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 3.374ns (62.491%)  route 2.025ns (37.509%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/ap_clk
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/Q
                         net (fo=2, routed)           0.530     0.638    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[4]
    DSP48E2_X3Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     0.789 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     0.789    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     0.862 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     0.862    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     1.471 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     1.471    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER.V<34>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     1.517 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     1.517    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     2.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.088    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.451 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.217     2.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[0]
    SLICE_X49Y106        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.793 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.013     2.806    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X49Y106        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[2])
                                                      0.115     2.921 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.246     3.167    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X3Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     3.332 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     3.332    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X3Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[12])
                                                      0.541     3.873 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     3.873    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<12>
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     3.982 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.473     4.455    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CARRY_IN
    SLICE_X50Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.193     4.648 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.133     4.781    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q[4]
    SLICE_X50Y84         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.916 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[14]_INST_0/O
                         net (fo=1, routed)           0.229     5.145    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/grp_compute_fu_208_reg_file_2_1_d0[14]
    SLICE_X52Y84         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.244 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_2__7/O
                         net (fo=1, routed)           0.184     5.428    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0_2[14]
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_5_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     9.735    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 3.244ns (60.060%)  route 2.157ns (39.939%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/ap_clk
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/Q
                         net (fo=2, routed)           0.530     0.638    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[4]
    DSP48E2_X3Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     0.789 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     0.789    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     0.862 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     0.862    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     1.471 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     1.471    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER.V<34>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     1.517 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     1.517    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     2.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.088    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.451 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.217     2.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[0]
    SLICE_X49Y106        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.793 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.013     2.806    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X49Y106        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[2])
                                                      0.115     2.921 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.246     3.167    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X3Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     3.332 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     3.332    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X3Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[12])
                                                      0.541     3.873 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     3.873    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<12>
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     3.982 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.473     4.455    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CARRY_IN
    SLICE_X50Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.110     4.565 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.212     4.777    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q[0]
    SLICE_X51Y84         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.874 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[10]_INST_0/O
                         net (fo=1, routed)           0.206     5.080    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/grp_compute_fu_208_reg_file_2_1_d0[10]
    SLICE_X52Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.170 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_6__1/O
                         net (fo=1, routed)           0.260     5.430    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0_2[10]
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_5_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.237     9.768    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 3.316ns (62.670%)  route 1.975ns (37.330%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/ap_clk
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/Q
                         net (fo=2, routed)           0.530     0.638    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[4]
    DSP48E2_X3Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     0.789 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     0.789    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     0.862 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     0.862    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     1.471 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     1.471    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER.V<34>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     1.517 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     1.517    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     2.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.088    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.451 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.217     2.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[0]
    SLICE_X49Y106        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.793 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.013     2.806    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X49Y106        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[2])
                                                      0.115     2.921 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.246     3.167    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X3Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     3.332 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     3.332    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X3Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[12])
                                                      0.541     3.873 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     3.873    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<12>
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     3.982 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.473     4.455    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CARRY_IN
    SLICE_X50Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.135     4.590 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.127     4.717    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q[3]
    SLICE_X50Y84         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     4.828 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[13]_INST_0/O
                         net (fo=1, routed)           0.233     5.061    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/grp_compute_fu_208_reg_file_2_1_d0[13]
    SLICE_X52Y84         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     5.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_3__1/O
                         net (fo=1, routed)           0.136     5.320    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0_2[13]
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_5_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[13])
                                                     -0.258     9.747    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_4_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 3.350ns (63.481%)  route 1.927ns (36.519%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/ap_clk
    SLICE_X52Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/din1_buf1_reg[1]/Q
                         net (fo=2, routed)           0.507     0.616    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[1]
    DSP48E2_X3Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     0.767 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.767    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X3Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.840 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.840    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X3Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     1.449 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     1.449    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER.V<32>
    DSP48E2_X3Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     1.495 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     1.495    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA.V_DATA<32>
    DSP48E2_X3Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     2.066 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.066    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.429 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.217     2.646    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[0]
    SLICE_X49Y111        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.771 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.013     2.784    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X49Y111        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[2])
                                                      0.115     2.899 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.246     3.145    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X3Y45        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     3.310 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     3.310    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X3Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[12])
                                                      0.541     3.851 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     3.851    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<12>
    DSP48E2_X3Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     3.960 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.373     4.333    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CARRY_IN
    SLICE_X51Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.191     4.524 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.190     4.714    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q[4]
    SLICE_X51Y106        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     4.803 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[14]_INST_0/O
                         net (fo=1, routed)           0.136     4.939    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/grp_compute_fu_208_reg_file_2_0_d0[14]
    SLICE_X52Y106        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.061 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U37/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_14__0/O
                         net (fo=1, routed)           0.245     5.306    bd_0_i/hls_inst/inst/reg_file_4_U/DINBDIN[14]
    RAMB36_X1Y20         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_4_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_4_U/ap_clk
    RAMB36_X1Y20         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_4_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     9.735    bd_0_i/hls_inst/inst/reg_file_4_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 3.290ns (62.664%)  route 1.960ns (37.336%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/ap_clk
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/Q
                         net (fo=2, routed)           0.530     0.638    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[4]
    DSP48E2_X3Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     0.789 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     0.789    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     0.862 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     0.862    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     1.471 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     1.471    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER.V<34>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     1.517 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     1.517    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     2.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.088    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.451 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.217     2.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[0]
    SLICE_X49Y106        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.793 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.013     2.806    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X49Y106        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[2])
                                                      0.115     2.921 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.246     3.167    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X3Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     3.332 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     3.332    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X3Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[12])
                                                      0.541     3.873 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     3.873    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<12>
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     3.982 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.473     4.455    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CARRY_IN
    SLICE_X50Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.132     4.587 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.190     4.777    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q[1]
    SLICE_X50Y84         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     4.922 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[11]_INST_0/O
                         net (fo=1, routed)           0.178     5.100    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/grp_compute_fu_208_reg_file_2_1_d0[11]
    SLICE_X52Y84         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     5.166 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_5__1/O
                         net (fo=1, routed)           0.113     5.279    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0_2[11]
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_5_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[11])
                                                     -0.266     9.739    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.739    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 3.171ns (62.259%)  route 1.922ns (37.741%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/ap_clk
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/Q
                         net (fo=2, routed)           0.530     0.638    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[4]
    DSP48E2_X3Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     0.789 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     0.789    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     0.862 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     0.862    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     1.471 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     1.471    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER.V<34>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     1.517 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     1.517    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     2.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.088    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.451 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.217     2.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[0]
    SLICE_X49Y106        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.793 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.013     2.806    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X49Y106        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[2])
                                                      0.115     2.921 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.246     3.167    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X3Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     3.332 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     3.332    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X3Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[1])
                                                      0.541     3.873 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     3.873    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<1>
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     3.982 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.489     4.471    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/mant_op[0]
    SLICE_X50Y84         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.571 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/m_axis_result_tdata[0]_INST_0/O
                         net (fo=1, routed)           0.228     4.799    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/grp_compute_fu_208_reg_file_2_1_d0[0]
    SLICE_X52Y83         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     4.923 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_16__1/O
                         net (fo=1, routed)           0.199     5.122    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0_2[0]
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_5_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.277     9.728    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 3.177ns (62.145%)  route 1.935ns (37.855%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/ap_clk
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/Q
                         net (fo=2, routed)           0.530     0.638    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[4]
    DSP48E2_X3Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     0.789 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     0.789    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     0.862 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     0.862    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     1.471 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     1.471    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER.V<34>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     1.517 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     1.517    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     2.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.088    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.451 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.217     2.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[0]
    SLICE_X49Y106        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.793 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.013     2.806    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X49Y106        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[2])
                                                      0.115     2.921 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.246     3.167    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X3Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     3.332 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     3.332    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X3Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[5])
                                                      0.541     3.873 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.873    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<5>
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     3.982 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.525     4.507    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/mant_op[4]
    SLICE_X52Y83         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     4.640 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/m_axis_result_tdata[4]_INST_0/O
                         net (fo=1, routed)           0.214     4.854    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/grp_compute_fu_208_reg_file_2_1_d0[4]
    SLICE_X52Y83         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.951 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_12__1/O
                         net (fo=1, routed)           0.190     5.141    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0_2[4]
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_5_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[4])
                                                     -0.256     9.749    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 3.207ns (62.954%)  route 1.887ns (37.046%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/ap_clk
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/Q
                         net (fo=2, routed)           0.530     0.638    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[4]
    DSP48E2_X3Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     0.789 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     0.789    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     0.862 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     0.862    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     1.471 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     1.471    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER.V<34>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     1.517 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     1.517    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     2.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.088    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.451 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.217     2.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[0]
    SLICE_X49Y106        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.793 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.013     2.806    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X49Y106        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[2])
                                                      0.115     2.921 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.246     3.167    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X3Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     3.332 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     3.332    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X3Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[3])
                                                      0.541     3.873 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     3.873    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<3>
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     3.982 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.388     4.370    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/mant_op[2]
    SLICE_X50Y85         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.480 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/m_axis_result_tdata[2]_INST_0/O
                         net (fo=1, routed)           0.245     4.725    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/grp_compute_fu_208_reg_file_2_1_d0[2]
    SLICE_X52Y85         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.875 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_14__1/O
                         net (fo=1, routed)           0.248     5.123    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0_2[2]
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_5_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[2])
                                                     -0.264     9.741    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 3.179ns (62.099%)  route 1.940ns (37.901%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/ap_clk
    SLICE_X52Y84         FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/din1_buf1_reg[4]/Q
                         net (fo=2, routed)           0.530     0.638    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[4]
    DSP48E2_X3Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     0.789 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     0.789    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     0.862 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     0.862    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     1.471 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     1.471    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_MULTIPLIER.V<34>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     1.517 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     1.517    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     2.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.088    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.451 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.217     2.668    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[0]
    SLICE_X49Y106        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     2.793 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.013     2.806    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X49Y106        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[2])
                                                      0.115     2.921 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.246     3.167    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X3Y43        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     3.332 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     3.332    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X3Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[9])
                                                      0.541     3.873 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     3.873    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<9>
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109     3.982 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.447     4.429    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/mant_op[8]
    SLICE_X50Y85         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.528 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/m_axis_result_tdata[8]_INST_0/O
                         net (fo=1, routed)           0.231     4.759    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/grp_compute_fu_208_reg_file_2_1_d0[8]
    SLICE_X52Y85         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.892 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_132_1_fu_32/hmul_16ns_16ns_16_2_max_dsp_1_U38/corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u/ram_reg_bram_0_i_8__1/O
                         net (fo=1, routed)           0.256     5.148    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0_2[8]
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3081, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_5_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[8])
                                                     -0.239     9.766    bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  4.617    




