\hypertarget{group___r_c_c_ex___m_c_o1___clock___source}{}\doxysection{MCO1 Clock Source}
\label{group___r_c_c_ex___m_c_o1___clock___source}\index{MCO1 Clock Source@{MCO1 Clock Source}}
Collaboration diagram for MCO1 Clock Source\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_c_c_ex___m_c_o1___clock___source}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_o1___clock___source_ga725a16362f3324ef5866dc5a1ff07cf5}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_o1___clock___source_gae8ca2959a1252ecd319843da02c79526}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_o1___clock___source_gad99c388c455852143220397db3730635}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_o1___clock___source_ga79d888f2238eaa4e4b8d02b3900ea18b}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501b78192ef13a7016e1f2089c9f8a3}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+DIV2}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}\label{group___r_c_c_ex___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_HSE@{RCC\_MCO1SOURCE\_HSE}}
\index{RCC\_MCO1SOURCE\_HSE@{RCC\_MCO1SOURCE\_HSE}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_HSE}{RCC\_MCO1SOURCE\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}})}



Definition at line 572 of file stm32f1xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___r_c_c_ex___m_c_o1___clock___source_gad99c388c455852143220397db3730635}\label{group___r_c_c_ex___m_c_o1___clock___source_gad99c388c455852143220397db3730635}} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_HSI@{RCC\_MCO1SOURCE\_HSI}}
\index{RCC\_MCO1SOURCE\_HSI@{RCC\_MCO1SOURCE\_HSI}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_HSI}{RCC\_MCO1SOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}})}



Definition at line 571 of file stm32f1xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___r_c_c_ex___m_c_o1___clock___source_ga725a16362f3324ef5866dc5a1ff07cf5}\label{group___r_c_c_ex___m_c_o1___clock___source_ga725a16362f3324ef5866dc5a1ff07cf5}} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_NOCLOCK@{RCC\_MCO1SOURCE\_NOCLOCK}}
\index{RCC\_MCO1SOURCE\_NOCLOCK@{RCC\_MCO1SOURCE\_NOCLOCK}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_NOCLOCK}{RCC\_MCO1SOURCE\_NOCLOCK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}})}



Definition at line 569 of file stm32f1xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___r_c_c_ex___m_c_o1___clock___source_ga79d888f2238eaa4e4b8d02b3900ea18b}\label{group___r_c_c_ex___m_c_o1___clock___source_ga79d888f2238eaa4e4b8d02b3900ea18b}} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_PLLCLK@{RCC\_MCO1SOURCE\_PLLCLK}}
\index{RCC\_MCO1SOURCE\_PLLCLK@{RCC\_MCO1SOURCE\_PLLCLK}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_PLLCLK}{RCC\_MCO1SOURCE\_PLLCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501b78192ef13a7016e1f2089c9f8a3}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+DIV2}})}



Definition at line 573 of file stm32f1xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

\mbox{\Hypertarget{group___r_c_c_ex___m_c_o1___clock___source_gae8ca2959a1252ecd319843da02c79526}\label{group___r_c_c_ex___m_c_o1___clock___source_gae8ca2959a1252ecd319843da02c79526}} 
\index{MCO1 Clock Source@{MCO1 Clock Source}!RCC\_MCO1SOURCE\_SYSCLK@{RCC\_MCO1SOURCE\_SYSCLK}}
\index{RCC\_MCO1SOURCE\_SYSCLK@{RCC\_MCO1SOURCE\_SYSCLK}!MCO1 Clock Source@{MCO1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_MCO1SOURCE\_SYSCLK}{RCC\_MCO1SOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}})}



Definition at line 570 of file stm32f1xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h.

