Info: Generated by version: 22.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_clock_bridge_0.ip --simulation=VHDL --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_clock_bridge_0 --family=Agilex --part=AGFB014R24B2E2V
Info: PCIE_HIP_FDAS_clock_bridge_0: "Transforming system: PCIE_HIP_FDAS_clock_bridge_0"
Info: PCIE_HIP_FDAS_clock_bridge_0: "Naming system components in system: PCIE_HIP_FDAS_clock_bridge_0"
Info: PCIE_HIP_FDAS_clock_bridge_0: "Processing generation queue"
Info: PCIE_HIP_FDAS_clock_bridge_0: "Generating: PCIE_HIP_FDAS_clock_bridge_0"
Info: PCIE_HIP_FDAS_clock_bridge_0: Done "PCIE_HIP_FDAS_clock_bridge_0" with 1 modules, 1 files
Info: Generating the following file(s) for MODELSIM simulator in C:/FDAS_PI17/FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1/Projects/SKA/altera/quartus/22.2/pcie_hip/ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_clock_bridge_0/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FDAS_PI17/FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1/Projects/SKA/altera/quartus/22.2/pcie_hip/ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_clock_bridge_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_clock_bridge_0.ip --simulator=MODELSIM --output-directory=C:/FDAS_PI17/FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1/Projects/SKA/altera/quartus/22.2/pcie_hip/ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_clock_bridge_0/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/FDAS_PI17/FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1/Projects/SKA/altera/quartus/22.2/pcie_hip/ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_clock_bridge_0/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FDAS_PI17/FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1/Projects/SKA/altera/quartus/22.2/pcie_hip/ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_clock_bridge_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_clock_bridge_0.ip --block-symbol-file --output-directory=C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_clock_bridge_0 --family=Agilex --part=AGFB014R24B2E2V
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_clock_bridge_0.ip --synthesis=VHDL --output-directory=C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_clock_bridge_0 --family=Agilex --part=AGFB014R24B2E2V
Info: PCIE_HIP_FDAS_clock_bridge_0: "Transforming system: PCIE_HIP_FDAS_clock_bridge_0"
Info: PCIE_HIP_FDAS_clock_bridge_0: "Naming system components in system: PCIE_HIP_FDAS_clock_bridge_0"
Info: PCIE_HIP_FDAS_clock_bridge_0: "Processing generation queue"
Info: PCIE_HIP_FDAS_clock_bridge_0: "Generating: PCIE_HIP_FDAS_clock_bridge_0"
Info: PCIE_HIP_FDAS_clock_bridge_0: Done "PCIE_HIP_FDAS_clock_bridge_0" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
