-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_gemm_relu_kernel_gemm_relu_Pipeline_l_S_i_j_k_0_k_l_i_l_j is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    buf0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    buf0_ce0 : OUT STD_LOGIC;
    buf0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buf1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    buf1_ce0 : OUT STD_LOGIC;
    buf1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    C_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    C_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_ce1 : OUT STD_LOGIC;
    C_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of kernel_gemm_relu_kernel_gemm_relu_Pipeline_l_S_i_j_k_0_k_l_i_l_j is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv19_40000 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv14_1000 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln25_fu_181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln32_fu_371_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln32_reg_475 : STD_LOGIC_VECTOR (11 downto 0);
    signal C_addr_reg_485 : STD_LOGIC_VECTOR (11 downto 0);
    signal C_addr_reg_485_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal C_addr_reg_485_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal C_addr_reg_485_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal C_addr_reg_485_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_119_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal v8_reg_496 : STD_LOGIC_VECTOR (31 downto 0);
    signal v9_reg_501 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_115_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal v10_reg_506 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_2_cast_fu_343_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln30_2_fu_366_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln32_fu_422_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_52 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln27_fu_377_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_56 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln26_3_fu_348_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten24_fu_60 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln26_4_fu_389_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal k_fu_64 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln25_1_fu_223_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten42_fu_68 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln25_1_fu_187_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal empty_fu_163_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_cast_fu_167_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln25_fu_159_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln26_fu_205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln25_fu_199_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln30_fu_235_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln25_1_fu_219_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_33_fu_175_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln27_fu_261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln25_fu_211_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln25_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln26_fu_273_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_35_fu_293_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_cast_fu_297_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln30_fu_231_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln25_3_fu_311_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln26_1_fu_319_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_36_fu_305_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln25_2_fu_247_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln26_2_fu_335_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln26_fu_285_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_cast_fu_239_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln30_1_fu_356_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln30_fu_360_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_cast_fu_327_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln26_1_fu_383_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_gemm_relu_fadd_32ns_32ns_32_3_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_gemm_relu_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_gemm_relu_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_3_full_dsp_1_U8 : component kernel_gemm_relu_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => v9_reg_501,
        din1 => v8_reg_496,
        ce => ap_const_logic_1,
        dout => grp_fu_115_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U9 : component kernel_gemm_relu_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buf0_q0,
        din1 => buf1_q0,
        ce => ap_const_logic_1,
        dout => grp_fu_119_p2);

    flow_control_loop_pipe_sequential_init_U : component kernel_gemm_relu_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    i_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_56 <= ap_const_lv7_0;
                elsif (((icmp_ln25_fu_181_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_56 <= select_ln26_3_fu_348_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten24_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten24_fu_60 <= ap_const_lv14_0;
                elsif (((icmp_ln25_fu_181_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten24_fu_60 <= select_ln26_4_fu_389_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten42_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten42_fu_68 <= ap_const_lv19_0;
                elsif (((icmp_ln25_fu_181_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten42_fu_68 <= add_ln25_1_fu_187_p2;
                end if;
            end if; 
        end if;
    end process;

    j_fu_52_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_52 <= ap_const_lv7_0;
                elsif (((icmp_ln25_fu_181_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    j_fu_52 <= add_ln27_fu_377_p2;
                end if;
            end if; 
        end if;
    end process;

    k_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_64 <= ap_const_lv7_0;
                elsif (((icmp_ln25_fu_181_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    k_fu_64 <= select_ln25_1_fu_223_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                C_addr_reg_485 <= zext_ln32_fu_422_p1(12 - 1 downto 0);
                C_addr_reg_485_pp0_iter3_reg <= C_addr_reg_485;
                C_addr_reg_485_pp0_iter4_reg <= C_addr_reg_485_pp0_iter3_reg;
                C_addr_reg_485_pp0_iter5_reg <= C_addr_reg_485_pp0_iter4_reg;
                C_addr_reg_485_pp0_iter6_reg <= C_addr_reg_485_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                v10_reg_506 <= grp_fu_115_p2;
                v8_reg_496 <= grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_181_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln32_reg_475 <= add_ln32_fu_371_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                v9_reg_501 <= C_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_address0 <= C_addr_reg_485_pp0_iter6_reg;
    C_address1 <= zext_ln32_fu_422_p1(12 - 1 downto 0);

    C_ce0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            C_ce0 <= ap_const_logic_1;
        else 
            C_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_ce1 <= ap_const_logic_1;
        else 
            C_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    C_d0 <= v10_reg_506;

    C_we0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            C_we0 <= ap_const_logic_1;
        else 
            C_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln25_1_fu_187_p2 <= std_logic_vector(unsigned(indvar_flatten42_fu_68) + unsigned(ap_const_lv19_1));
    add_ln25_fu_199_p2 <= std_logic_vector(unsigned(k_fu_64) + unsigned(ap_const_lv7_1));
    add_ln26_1_fu_383_p2 <= std_logic_vector(unsigned(indvar_flatten24_fu_60) + unsigned(ap_const_lv14_1));
    add_ln26_fu_273_p2 <= std_logic_vector(unsigned(select_ln25_fu_211_p3) + unsigned(ap_const_lv7_1));
    add_ln27_fu_377_p2 <= std_logic_vector(unsigned(select_ln26_fu_285_p3) + unsigned(ap_const_lv7_1));
    add_ln30_fu_360_p2 <= std_logic_vector(unsigned(tmp_7_cast_fu_239_p3) + unsigned(zext_ln30_1_fu_356_p1));
    add_ln32_fu_371_p2 <= std_logic_vector(unsigned(tmp_9_cast_fu_327_p3) + unsigned(zext_ln30_1_fu_356_p1));
    and_ln25_fu_267_p2 <= (xor_ln25_fu_255_p2 and icmp_ln27_fu_261_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln25_fu_181_p2)
    begin
        if (((icmp_ln25_fu_181_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    buf0_address0 <= select_ln26_2_cast_fu_343_p1(12 - 1 downto 0);

    buf0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf0_ce0 <= ap_const_logic_1;
        else 
            buf0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf1_address0 <= zext_ln30_2_fu_366_p1(12 - 1 downto 0);

    buf1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf1_ce0 <= ap_const_logic_1;
        else 
            buf1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_33_fu_175_p2 <= std_logic_vector(unsigned(tmp_5_cast_fu_167_p3) + unsigned(zext_ln25_fu_159_p1));
    empty_35_fu_293_p1 <= add_ln26_fu_273_p2(6 - 1 downto 0);
    empty_36_fu_305_p2 <= std_logic_vector(unsigned(tmp_8_cast_fu_297_p3) + unsigned(zext_ln30_fu_231_p1));
    empty_fu_163_p1 <= i_fu_56(6 - 1 downto 0);
    icmp_ln25_fu_181_p2 <= "1" when (indvar_flatten42_fu_68 = ap_const_lv19_40000) else "0";
    icmp_ln26_fu_205_p2 <= "1" when (indvar_flatten24_fu_60 = ap_const_lv14_1000) else "0";
    icmp_ln27_fu_261_p2 <= "1" when (j_fu_52 = ap_const_lv7_40) else "0";
    or_ln26_fu_279_p2 <= (icmp_ln26_fu_205_p2 or and_ln25_fu_267_p2);
    select_ln25_1_fu_223_p3 <= 
        add_ln25_fu_199_p2 when (icmp_ln26_fu_205_p2(0) = '1') else 
        k_fu_64;
    select_ln25_2_fu_247_p3 <= 
        zext_ln25_1_fu_219_p1 when (icmp_ln26_fu_205_p2(0) = '1') else 
        empty_33_fu_175_p2;
    select_ln25_3_fu_311_p3 <= 
        ap_const_lv6_0 when (icmp_ln26_fu_205_p2(0) = '1') else 
        empty_fu_163_p1;
    select_ln25_fu_211_p3 <= 
        ap_const_lv7_0 when (icmp_ln26_fu_205_p2(0) = '1') else 
        i_fu_56;
    select_ln26_1_fu_319_p3 <= 
        empty_35_fu_293_p1 when (and_ln25_fu_267_p2(0) = '1') else 
        select_ln25_3_fu_311_p3;
    select_ln26_2_cast_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln26_2_fu_335_p3),64));
    select_ln26_2_fu_335_p3 <= 
        empty_36_fu_305_p2 when (and_ln25_fu_267_p2(0) = '1') else 
        select_ln25_2_fu_247_p3;
    select_ln26_3_fu_348_p3 <= 
        add_ln26_fu_273_p2 when (and_ln25_fu_267_p2(0) = '1') else 
        select_ln25_fu_211_p3;
    select_ln26_4_fu_389_p3 <= 
        ap_const_lv14_1 when (icmp_ln26_fu_205_p2(0) = '1') else 
        add_ln26_1_fu_383_p2;
    select_ln26_fu_285_p3 <= 
        ap_const_lv7_0 when (or_ln26_fu_279_p2(0) = '1') else 
        j_fu_52;
    tmp_5_cast_fu_167_p3 <= (empty_fu_163_p1 & ap_const_lv6_0);
    tmp_7_cast_fu_239_p3 <= (trunc_ln30_fu_235_p1 & ap_const_lv6_0);
    tmp_8_cast_fu_297_p3 <= (empty_35_fu_293_p1 & ap_const_lv6_0);
    tmp_9_cast_fu_327_p3 <= (select_ln26_1_fu_319_p3 & ap_const_lv6_0);
    trunc_ln30_fu_235_p1 <= select_ln25_1_fu_223_p3(6 - 1 downto 0);
    xor_ln25_fu_255_p2 <= (icmp_ln26_fu_205_p2 xor ap_const_lv1_1);
    zext_ln25_1_fu_219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln25_fu_199_p2),12));
    zext_ln25_fu_159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_fu_64),12));
    zext_ln30_1_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln26_fu_285_p3),12));
    zext_ln30_2_fu_366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_fu_360_p2),64));
    zext_ln30_fu_231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln25_1_fu_223_p3),12));
    zext_ln32_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_reg_475),64));
end behav;
